Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 11:00:24 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.521    -7082.289                   4485                14198        0.029        0.000                      0                14198        1.500        0.000                       0                  2538  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.521    -5160.832                   4004                13717        0.029        0.000                      0                13717        3.750        0.000                       0                  2371  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -2.782     -614.322                    320                  321        0.263        0.000                      0                  321        1.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -6.520    -1920.285                    481                  481        0.029        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4004  Failing Endpoints,  Worst Slack      -38.521ns,  Total Violation    -5160.832ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.521ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.820ns  (logic 15.803ns (34.489%)  route 30.017ns (65.511%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    45.294    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.820 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.820    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                4.813     7.299    
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -45.820    
  -------------------------------------------------------------------
                         slack                                -38.521    

Slack (VIOLATED) :        -38.291ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.834ns  (logic 15.817ns (34.509%)  route 30.017ns (65.491%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    45.294    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.834 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.834    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.834    
  -------------------------------------------------------------------
                         slack                                -38.291    

Slack (VIOLATED) :        -38.216ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.759ns  (logic 15.742ns (34.402%)  route 30.017ns (65.598%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    45.294    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.759 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.759    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.759    
  -------------------------------------------------------------------
                         slack                                -38.216    

Slack (VIOLATED) :        -38.130ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.673ns  (logic 15.656ns (34.278%)  route 30.017ns (65.722%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.829    45.294    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.673 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.673    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.673    
  -------------------------------------------------------------------
                         slack                                -38.130    

Slack (VIOLATED) :        -36.937ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.479ns  (logic 15.291ns (34.378%)  route 29.188ns (65.622%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.479 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.479    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.479    
  -------------------------------------------------------------------
                         slack                                -36.937    

Slack (VIOLATED) :        -36.862ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.404ns  (logic 15.216ns (34.267%)  route 29.188ns (65.733%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.404 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.404    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.404    
  -------------------------------------------------------------------
                         slack                                -36.862    

Slack (VIOLATED) :        -36.831ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.465ns  (logic 15.277ns (34.357%)  route 29.188ns (65.643%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.465 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.465    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.149     7.635    
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                         -44.465    
  -------------------------------------------------------------------
                         slack                                -36.831    

Slack (VIOLATED) :        -36.776ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.318ns  (logic 15.130ns (34.139%)  route 29.188ns (65.861%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.301 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.638    43.939    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.318 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.318    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.318    
  -------------------------------------------------------------------
                         slack                                -36.776    

Slack (VIOLATED) :        -35.773ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.315ns  (logic 14.765ns (34.087%)  route 28.550ns (65.912%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.315 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.315    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X53Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -43.315    
  -------------------------------------------------------------------
                         slack                                -35.773    

Slack (VIOLATED) :        -35.698ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.240ns  (logic 14.690ns (33.973%)  route 28.550ns (66.027%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        2.213     3.507    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.631 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.793    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.917 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.171     4.088    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.212 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     4.508    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.632 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     4.934    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.058 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.220    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.344 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.171     5.515    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.639 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     5.979    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.103 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.149     6.252    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     6.530    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.429     7.084    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.208 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.359    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     7.774    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.898 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.049    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.173 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.327    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.451 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     8.802    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     8.926 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.171     9.097    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.221 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.503    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.627 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.165     9.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.916 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.212    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.336 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.424    10.759    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.883 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.045    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.169 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    11.340    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.464 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    11.805    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.929 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.077    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.201 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.356    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.480 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.308    12.788    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.074    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.198 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.480    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.604 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    13.896    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.020 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.181    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.305 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.448    14.753    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.302    15.179    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.303 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.465    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.760    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.884 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.360    16.244    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    16.368 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.404    16.772    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.896 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.047    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.171 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.325    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.449 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.492    18.371    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.495 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    18.657    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.781 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.304    19.085    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.209 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.518    19.727    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.851 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.009    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.133 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.294    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.418 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.814    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    20.938 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.232    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.356 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.279    21.635    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.759 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.917    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X52Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.041 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.510    22.551    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.675 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    22.940    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.064 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.212    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    23.336 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.636    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.760 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.909    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.033 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    24.187    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.311 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.421    24.732    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.856 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    25.015    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.139 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    25.300    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.424 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.406    25.831    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    25.955 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    26.257    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.381 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    26.679    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.803 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.957    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    27.081 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    27.566    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X48Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.092 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.667    28.759    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.285 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.662    29.947    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X49Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.473 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.648    31.122    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.648 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.286    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.812 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.922    33.734    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.260 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.641    34.901    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.427 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.638    36.066    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.592 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.994    37.585    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.111 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.806    38.917    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.443 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.807    40.250    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.776 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.834    41.611    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.137 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.775    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.240 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.240    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X53Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -43.240    
  -------------------------------------------------------------------
                         slack                                -35.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[31]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.158ns (44.098%)  route 0.200ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[31]/Q
                         net (fo=1, routed)           0.200     1.245    design_1_i/top_0/inst/tdc1/latches[31]
    SLICE_X53Y86         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y86         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[31]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/top_0/inst/tdc1/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[24]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.158ns (43.331%)  route 0.207ns (56.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[24]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[24]/Q
                         net (fo=1, routed)           0.207     1.251    design_1_i/top_0/inst/tdc1/latches[24]
    SLICE_X52Y83         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.813     1.179    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y83         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[24]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.070     1.214    design_1_i/top_0/inst/tdc1/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[1]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.158ns (42.719%)  route 0.212ns (57.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.549     0.885    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.158     1.043 r  design_1_i/top_0/inst/tdc1/latches_reg[1]/Q
                         net (fo=1, routed)           0.212     1.254    design_1_i/top_0/inst/tdc1/latches[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y86         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/top_0/inst/tdc1/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[17]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.158ns (43.181%)  route 0.208ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[17]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[17]/Q
                         net (fo=1, routed)           0.208     1.252    design_1_i/top_0/inst/tdc1/latches[17]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.811     1.177    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[17]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.072     1.214    design_1_i/top_0/inst/tdc1/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[16]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.158ns (43.187%)  route 0.208ns (56.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.550     0.886    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[16]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         LDCE (EnToQ_ldce_G_Q)        0.158     1.044 r  design_1_i/top_0/inst/tdc1/latches_reg[16]/Q
                         net (fo=1, routed)           0.208     1.251    design_1_i/top_0/inst/tdc1/latches[16]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.811     1.177    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[16]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.070     1.212    design_1_i/top_0/inst/tdc1/delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[27]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.158ns (42.481%)  route 0.214ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[27]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[27]/Q
                         net (fo=1, routed)           0.214     1.259    design_1_i/top_0/inst/tdc1/latches[27]
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.818     1.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[27]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.066     1.215    design_1_i/top_0/inst/tdc1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[9]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.158ns (42.472%)  route 0.214ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.550     0.886    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         LDCE (EnToQ_ldce_G_Q)        0.158     1.044 r  design_1_i/top_0/inst/tdc1/latches_reg[9]/Q
                         net (fo=1, routed)           0.214     1.258    design_1_i/top_0/inst/tdc1/latches[9]
    SLICE_X51Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[9]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.066     1.212    design_1_i/top_0/inst/tdc1/delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[15]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.158ns (42.483%)  route 0.214ns (57.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.550     0.886    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[15]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         LDCE (EnToQ_ldce_G_Q)        0.158     1.044 r  design_1_i/top_0/inst/tdc1/latches_reg[15]/Q
                         net (fo=1, routed)           0.214     1.258    design_1_i/top_0/inst/tdc1/latches[15]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.811     1.177    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y81         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[15]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.066     1.208    design_1_i/top_0/inst/tdc1/delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[23]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.160%)  route 0.217ns (57.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[23]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[23]/Q
                         net (fo=1, routed)           0.217     1.261    design_1_i/top_0/inst/tdc1/latches[23]
    SLICE_X51Y82         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.812     1.178    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[23]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.066     1.209    design_1_i/top_0/inst/tdc1/delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[4]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.091%)  route 0.227ns (58.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.549     0.885    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.158     1.043 r  design_1_i/top_0/inst/tdc1/latches_reg[4]/Q
                         net (fo=1, routed)           0.227     1.269    design_1_i/top_0/inst/tdc1/latches[4]
    SLICE_X50Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.063     1.209    design_1_i/top_0/inst/tdc1/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y90    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y92    design_1_i/rst_ps7_0_100M/U0/FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y93    design_1_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X52Y91    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y93    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y92    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y92    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y92    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y92    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/top_0/inst/ram1/ram_reg_8704_8959_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y71    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_1792_2047_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    design_1_i/top_0/inst/ram1/ram_reg_512_767_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    design_1_i/top_0/inst/ram1/ram_reg_512_767_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    design_1_i/top_0/inst/ram1/ram_reg_512_767_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    design_1_i/top_0/inst/ram1/ram_reg_512_767_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    design_1_i/top_0/inst/ram1/ram_reg_512_767_3_3/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          320  Failing Endpoints,  Worst Slack       -2.782ns,  Total Violation     -614.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.782ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 2.685ns (40.812%)  route 3.894ns (59.188%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.409     7.126    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.310     7.436 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.799     8.236    design_1_i/top_0/inst/virusEnQ[4]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483     5.486    design_1_i/top_0/inst/clk2
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.081     5.454    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                          5.454    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                 -2.782    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.685ns (41.679%)  route 3.757ns (58.321%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.466     7.184    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.310     7.494 r  design_1_i/top_0/inst/virusEnQ[1]_i_1/O
                         net (fo=1, routed)           0.606     8.099    design_1_i/top_0/inst/virusEnQ[1]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.173     5.657    
                         clock uncertainty           -0.065     5.592    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)       -0.081     5.511    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.685ns (42.635%)  route 3.613ns (57.365%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.426     7.143    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.310     7.453 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.501     7.955    design_1_i/top_0/inst/virusEnQ[5]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.114     5.598    
                         clock uncertainty           -0.065     5.533    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)       -0.067     5.466    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                          5.466    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.435ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.685ns (43.509%)  route 3.486ns (56.491%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5.473 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.329     7.046    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.310     7.356 r  design_1_i/top_0/inst/virusEnQ[17]_i_1/O
                         net (fo=1, routed)           0.472     7.828    design_1_i/top_0/inst/virusEnQ[17]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470     5.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
                         clock pessimism              0.014     5.487    
                         clock uncertainty           -0.065     5.421    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)       -0.028     5.393    design_1_i/top_0/inst/virusEnQ_reg[17]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -2.435    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.685ns (42.990%)  route 3.561ns (57.010%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.249     6.966    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.310     7.276 r  design_1_i/top_0/inst/virusEnQ[3]_i_1/O
                         net (fo=1, routed)           0.626     7.903    design_1_i/top_0/inst/virusEnQ[3]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.151     5.635    
                         clock uncertainty           -0.065     5.570    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.081     5.489    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.406ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 2.685ns (43.725%)  route 3.456ns (56.275%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 5.473 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.241     6.958    design_1_i/top_0/inst/virusEnD1
    SLICE_X52Y98         LUT6 (Prop_lut6_I4_O)        0.310     7.268 r  design_1_i/top_0/inst/virusEnQ[28]_i_1/O
                         net (fo=1, routed)           0.529     7.798    design_1_i/top_0/inst/virusEnQ[28]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.470     5.473    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/C
                         clock pessimism              0.014     5.487    
                         clock uncertainty           -0.065     5.421    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)       -0.030     5.391    design_1_i/top_0/inst/virusEnQ_reg[28]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                 -2.406    

Slack (VIOLATED) :        -2.356ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 3.026ns (50.958%)  route 2.912ns (49.042%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.642     1.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     2.163 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         0.987     3.150    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X49Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.274 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.274    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.824 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     3.824    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.938    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.166    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.280    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.394    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.030     6.564    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.688 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.895     7.583    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 -2.356    

Slack (VIOLATED) :        -2.356ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 3.026ns (50.958%)  route 2.912ns (49.042%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.642     1.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     2.163 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         0.987     3.150    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X49Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.274 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.274    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.824 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     3.824    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     3.938    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.166    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.001     4.280    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.394    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.508    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.030     6.564    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.688 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.895     7.583    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[7]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                 -2.356    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 2.685ns (43.421%)  route 3.499ns (56.579%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.104     6.822    design_1_i/top_0/inst/virusEnD1
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.310     7.132 r  design_1_i/top_0/inst/virusEnQ[34]_i_1/O
                         net (fo=1, routed)           0.709     7.841    design_1_i/top_0/inst/virusEnQ[34]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
                         clock pessimism              0.148     5.632    
                         clock uncertainty           -0.065     5.567    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)       -0.081     5.486    design_1_i/top_0/inst/virusEnQ_reg[34]
  -------------------------------------------------------------------
                         required time                          5.486    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 2.685ns (43.694%)  route 3.460ns (56.306%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  design_1_i/top_0/inst/virusEnQ_reg[1]/Q
                         net (fo=132, routed)         1.685     3.798    design_1_i/top_0/inst/virusEnQ[1]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     3.922 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.922    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.001     4.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.552    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.903    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     5.020    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.137    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.254    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.717 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=127, routed)         1.144     6.861    design_1_i/top_0/inst/virusEnD1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.310     7.171 r  design_1_i/top_0/inst/virusEnQ[7]_i_1/O
                         net (fo=1, routed)           0.631     7.802    design_1_i/top_0/inst/virusEnQ[7]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/C
                         clock pessimism              0.114     5.598    
                         clock uncertainty           -0.065     5.533    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)       -0.081     5.452    design_1_i/top_0/inst/virusEnQ_reg[7]
  -------------------------------------------------------------------
                         required time                          5.452    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.226ns (32.256%)  route 0.475ns (67.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X44Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=132, routed)         0.475     1.163    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X52Y100        LUT6 (Prop_lut6_I5_O)        0.098     1.261 r  design_1_i/top_0/inst/virusEnQ[45]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/top_0/inst/virusEnQ[45]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X52Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092     0.998    design_1_i/top_0/inst/virusEnQ_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.795%)  route 0.392ns (65.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[77]/Q
                         net (fo=132, routed)         0.276     1.078    design_1_i/top_0/inst/virusEnQ[77]
    SLICE_X45Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.123 r  design_1_i/top_0/inst/virusEnQ[78]_i_1/O
                         net (fo=1, routed)           0.115     1.239    design_1_i/top_0/inst/virusEnQ[78]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.070     0.975    design_1_i/top_0/inst/virusEnQ_reg[78]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.643%)  route 0.512ns (73.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X44Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusEnQ_reg[56]/Q
                         net (fo=132, routed)         0.399     1.101    design_1_i/top_0/inst/virusEnQ[56]
    SLICE_X48Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.146 r  design_1_i/top_0/inst/virusEnQ[57]_i_1/O
                         net (fo=1, routed)           0.113     1.259    design_1_i/top_0/inst/virusEnQ[57]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X49Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/top_0/inst/virusEnQ_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.093%)  route 0.360ns (65.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[78]/Q
                         net (fo=132, routed)         0.160     0.944    design_1_i/top_0/inst/virusEnQ[78]
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.989 r  design_1_i/top_0/inst/virusEnQ[79]_i_1/O
                         net (fo=1, routed)           0.199     1.188    design_1_i/top_0/inst/virusEnQ[79]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[79]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.076     0.900    design_1_i/top_0/inst/virusEnQ_reg[79]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.956%)  route 0.445ns (68.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         0.230     0.950    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.995 r  design_1_i/top_0/inst/virusEnQ[3]_i_1/O
                         net (fo=1, routed)           0.215     1.210    design_1_i/top_0/inst/virusEnQ[3]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.066     0.890    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.515%)  route 0.410ns (62.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  design_1_i/top_0/inst/virusEnQ_reg[26]/Q
                         net (fo=132, routed)         0.248     0.952    design_1_i/top_0/inst/virusEnQ[26]
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.098     1.050 r  design_1_i/top_0/inst/virusEnQ[27]_i_1/O
                         net (fo=1, routed)           0.162     1.212    design_1_i/top_0/inst/virusEnQ[27]_i_1_n_0
    SLICE_X45Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X45Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.066     0.890    design_1_i/top_0/inst/virusEnQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.590%)  route 0.453ns (68.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[59]/Q
                         net (fo=132, routed)         0.276     1.078    design_1_i/top_0/inst/virusEnQ[59]
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.123 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.177     1.300    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X49Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X49Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.066     0.971    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.200%)  route 0.461ns (68.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/top_0/inst/virusEnQ_reg[19]/Q
                         net (fo=132, routed)         0.293     1.013    design_1_i/top_0/inst/virusEnQ[19]
    SLICE_X52Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  design_1_i/top_0/inst/virusEnQ[20]_i_1/O
                         net (fo=1, routed)           0.168     1.227    design_1_i/top_0/inst/virusEnQ[20]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.072     0.896    design_1_i/top_0/inst/virusEnQ_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.246ns (36.905%)  route 0.421ns (63.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.148     0.786 r  design_1_i/top_0/inst/virusEnQ_reg[87]/Q
                         net (fo=132, routed)         0.244     1.031    design_1_i/top_0/inst/virusEnQ[87]
    SLICE_X48Y106        LUT6 (Prop_lut6_I5_O)        0.098     1.129 r  design_1_i/top_0/inst/virusEnQ[88]_i_1/O
                         net (fo=1, routed)           0.176     1.305    design_1_i/top_0/inst/virusEnQ[88]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[88]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.066     0.972    design_1_i/top_0/inst/virusEnQ_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.143%)  route 0.584ns (75.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[31]/Q
                         net (fo=132, routed)         0.379     1.080    design_1_i/top_0/inst/virusEnQ[31]
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.125 r  design_1_i/top_0/inst/virusEnQ[32]_i_1/O
                         net (fo=1, routed)           0.206     1.330    design_1_i/top_0/inst/virusEnQ[32]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.090     0.996    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y100    design_1_i/top_0/inst/virusCounterQ_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y99     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y99     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[78]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[80]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y106    design_1_i/top_0/inst/virusEnQ_reg[84]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y106    design_1_i/top_0/inst/virusEnQ_reg[86]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[96]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y100    design_1_i/top_0/inst/virusCounterQ_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y100    design_1_i/top_0/inst/virusCounterQ_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y99     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y99     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y99     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y99     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y99     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X49Y98     design_1_i/top_0/inst/virusEnQ_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          481  Failing Endpoints,  Worst Slack       -6.520ns,  Total Violation    -1920.285ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.520ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.785ns  (logic 2.755ns (40.603%)  route 4.030ns (59.397%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.731    18.926    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.050 r  design_1_i/top_0/inst/virusCounterQ[2]_i_1/O
                         net (fo=1, routed)           0.680    19.730    design_1_i/top_0/inst/virusCounterQ[2]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.013    13.210    design_1_i/top_0/inst/virusCounterQ_reg[2]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -19.730    
  -------------------------------------------------------------------
                         slack                                 -6.520    

Slack (VIOLATED) :        -6.490ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.687ns  (logic 2.755ns (41.196%)  route 3.932ns (58.803%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.644    18.840    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124    18.964 r  design_1_i/top_0/inst/virusCounterQ[24]_i_1/O
                         net (fo=1, routed)           0.668    19.632    design_1_i/top_0/inst/virusCounterQ[24]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X37Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)       -0.081    13.142    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                 -6.490    

Slack (VIOLATED) :        -6.478ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.743ns  (logic 2.755ns (40.855%)  route 3.988ns (59.145%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.821    19.016    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.140 r  design_1_i/top_0/inst/virusCounterQ[1]_i_1/O
                         net (fo=1, routed)           0.548    19.688    design_1_i/top_0/inst/virusCounterQ[1]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X36Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.013    13.210    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -19.688    
  -------------------------------------------------------------------
                         slack                                 -6.478    

Slack (VIOLATED) :        -6.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.718ns  (logic 2.755ns (41.011%)  route 3.963ns (58.989%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.686    18.882    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I0_O)        0.124    19.006 r  design_1_i/top_0/inst/virusCounterQ[25]_i_1/O
                         net (fo=1, routed)           0.657    19.663    design_1_i/top_0/inst/virusCounterQ[25]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X36Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.013    13.210    design_1_i/top_0/inst/virusCounterQ_reg[25]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -19.663    
  -------------------------------------------------------------------
                         slack                                 -6.452    

Slack (VIOLATED) :        -6.430ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.492ns  (logic 1.200ns (18.484%)  route 5.292ns (81.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.698    12.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    13.448 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=3, routed)           0.589    14.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    14.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=13, routed)          1.358    15.520    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I2_O)        0.124    15.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.665    16.309    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[4]
    SLICE_X35Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.433 r  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_23/O
                         net (fo=9, routed)           0.805    17.238    design_1_i/top_0/inst/AxiSupporter1/rdAddr[4]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.362 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_rewire/O
                         net (fo=2, routed)           0.442    17.803    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    17.927 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=34, routed)          0.925    18.852    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.508    19.484    design_1_i/top_0/inst/AxiSupporter1_n_362
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.054    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                 -6.430    

Slack (VIOLATED) :        -6.430ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.492ns  (logic 1.200ns (18.484%)  route 5.292ns (81.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.698    12.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    13.448 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=3, routed)           0.589    14.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    14.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=13, routed)          1.358    15.520    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I2_O)        0.124    15.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.665    16.309    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[4]
    SLICE_X35Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.433 r  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_23/O
                         net (fo=9, routed)           0.805    17.238    design_1_i/top_0/inst/AxiSupporter1/rdAddr[4]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.362 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_rewire/O
                         net (fo=2, routed)           0.442    17.803    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    17.927 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=34, routed)          0.925    18.852    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.508    19.484    design_1_i/top_0/inst/AxiSupporter1_n_362
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.054    design_1_i/top_0/inst/virusCounterQ_reg[28]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                 -6.430    

Slack (VIOLATED) :        -6.430ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.492ns  (logic 1.200ns (18.484%)  route 5.292ns (81.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.698    12.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    13.448 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=3, routed)           0.589    14.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    14.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=13, routed)          1.358    15.520    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I2_O)        0.124    15.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.665    16.309    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[4]
    SLICE_X35Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.433 r  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_23/O
                         net (fo=9, routed)           0.805    17.238    design_1_i/top_0/inst/AxiSupporter1/rdAddr[4]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.362 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_rewire/O
                         net (fo=2, routed)           0.442    17.803    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    17.927 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=34, routed)          0.925    18.852    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.508    19.484    design_1_i/top_0/inst/AxiSupporter1_n_362
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[30]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.054    design_1_i/top_0/inst/virusCounterQ_reg[30]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                 -6.430    

Slack (VIOLATED) :        -6.430ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.492ns  (logic 1.200ns (18.484%)  route 5.292ns (81.516%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.698    12.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    13.448 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=3, routed)           0.589    14.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[37]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.124    14.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=13, routed)          1.358    15.520    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X29Y88         LUT6 (Prop_lut6_I2_O)        0.124    15.644 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[4]_INST_0/O
                         net (fo=1, routed)           0.665    16.309    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[4]
    SLICE_X35Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.433 r  design_1_i/top_0/inst/AxiSupporter1/ram_reg_0_255_0_0_i_23/O
                         net (fo=9, routed)           0.805    17.238    design_1_i/top_0/inst/AxiSupporter1/rdAddr[4]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.124    17.362 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_rewire/O
                         net (fo=2, routed)           0.442    17.803    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    17.927 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=34, routed)          0.925    18.852    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    18.976 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.508    19.484    design_1_i/top_0/inst/AxiSupporter1_n_362
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y99         FDRE (Setup_fdre_C_CE)      -0.169    13.054    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -19.484    
  -------------------------------------------------------------------
                         slack                                 -6.430    

Slack (VIOLATED) :        -6.347ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.612ns  (logic 2.755ns (41.666%)  route 3.857ns (58.334%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.622    18.818    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    18.942 r  design_1_i/top_0/inst/virusCounterQ[11]_i_1/O
                         net (fo=1, routed)           0.615    19.557    design_1_i/top_0/inst/virusCounterQ[11]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X36Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.013    13.210    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -19.557    
  -------------------------------------------------------------------
                         slack                                 -6.347    

Slack (VIOLATED) :        -6.339ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/freqQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.604ns  (logic 2.755ns (41.716%)  route 3.849ns (58.284%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.651    12.945    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/freqQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  design_1_i/top_0/inst/freqQ_reg[8]/Q
                         net (fo=2, routed)           0.652    14.053    design_1_i/top_0/inst/freqQ_reg_n_0_[8]
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.124    14.177 r  design_1_i/top_0/inst/virusCounterQ[31]_i_92/O
                         net (fo=1, routed)           0.000    14.177    design_1_i/top_0/inst/virusCounterQ[31]_i_92_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.709 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.709    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_74_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.823 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.823    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_65_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.937    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_52_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.001    15.052    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_51_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.274 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_32/O[0]
                         net (fo=3, routed)           1.081    16.355    design_1_i/top_0/inst/virusCounterD2[24]
    SLICE_X40Y98         LUT4 (Prop_lut4_I2_O)        0.299    16.654 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.000    16.654    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.186 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3/CO[3]
                         net (fo=3, routed)           0.886    18.072    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_3_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.124    18.196 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.699    18.894    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    19.018 r  design_1_i/top_0/inst/virusCounterQ[3]_i_1/O
                         net (fo=1, routed)           0.531    19.549    design_1_i/top_0/inst/virusCounterQ[3]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.483    13.486    design_1_i/top_0/inst/clk2
    SLICE_X38Y99         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)       -0.013    13.210    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                 -6.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[19]/Q
                         net (fo=4, routed)           0.162     1.192    design_1_i/top_0/inst/virusMaskQ[19]
    SLICE_X50Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.237 r  design_1_i/top_0/inst/virusEnQ[19]_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/top_0/inst/virusEnQ[19]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.262     1.087    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     1.208    design_1_i/top_0/inst/virusEnQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.796%)  route 0.249ns (57.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/virusMaskQ_reg[5]/Q
                         net (fo=4, routed)           0.075     1.104    design_1_i/top_0/inst/virusMaskQ[5]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.149 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.173     1.322    design_1_i/top_0/inst/virusEnQ[5]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.070     1.160    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.936%)  route 0.258ns (58.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[84]/Q
                         net (fo=4, routed)           0.142     1.257    design_1_i/top_0/inst/virusMaskQ[84]
    SLICE_X44Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.302 r  design_1_i/top_0/inst/virusEnQ[84]_i_1/O
                         net (fo=1, routed)           0.116     1.418    design_1_i/top_0/inst/virusEnQ[84]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/top_0/inst/virusEnQ_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.597%)  route 0.309ns (62.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/virusMaskQ_reg[2]/Q
                         net (fo=4, routed)           0.309     1.337    design_1_i/top_0/inst/virusMaskQ[2]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.382 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.262     1.086    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.207    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[86]/Q
                         net (fo=4, routed)           0.164     1.279    design_1_i/top_0/inst/virusMaskQ[86]
    SLICE_X45Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.324 r  design_1_i/top_0/inst/virusEnQ[86]_i_1/O
                         net (fo=1, routed)           0.110     1.434    design_1_i/top_0/inst/virusEnQ[86]_i_1_n_0
    SLICE_X45Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X45Y106        FDRE (Hold_fdre_C_D)         0.072     1.248    design_1_i/top_0/inst/virusEnQ_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.654%)  route 0.240ns (56.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[39]/Q
                         net (fo=4, routed)           0.240     1.356    design_1_i/top_0/inst/virusMaskQ[39]
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.401 r  design_1_i/top_0/inst/virusEnQ[39]_i_1/O
                         net (fo=1, routed)           0.000     1.401    design_1_i/top_0/inst/virusEnQ[39]_i_1_n_0
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.262     1.087    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.092     1.179    design_1_i/top_0/inst/virusEnQ_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.687%)  route 0.366ns (66.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[15]/Q
                         net (fo=4, routed)           0.366     1.398    design_1_i/top_0/inst/virusMaskQ[15]
    SLICE_X50Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.443 r  design_1_i/top_0/inst/virusEnQ[15]_i_1/O
                         net (fo=1, routed)           0.000     1.443    design_1_i/top_0/inst/virusEnQ[15]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.262     1.087    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.120     1.207    design_1_i/top_0/inst/virusEnQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.286%)  route 0.341ns (64.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[45]/Q
                         net (fo=4, routed)           0.341     1.456    design_1_i/top_0/inst/virusMaskQ[45]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.501 r  design_1_i/top_0/inst/virusEnQ[45]_i_1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/top_0/inst/virusEnQ[45]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X52Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/top_0/inst/virusEnQ_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.986%)  route 0.378ns (67.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y97         FDRE                                         r  design_1_i/top_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/top_0/inst/state_reg[1]/Q
                         net (fo=114, routed)         0.378     1.411    design_1_i/top_0/inst/state[1]
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.456 r  design_1_i/top_0/inst/virusCounterQ[12]_i_1/O
                         net (fo=1, routed)           0.000     1.456    design_1_i/top_0/inst/virusCounterQ[12]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X38Y98         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.120     1.211    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.933%)  route 0.332ns (64.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y94         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[9]/Q
                         net (fo=4, routed)           0.157     1.189    design_1_i/top_0/inst/virusMaskQ[9]
    SLICE_X49Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.234 r  design_1_i/top_0/inst/virusEnQ[9]_i_1/O
                         net (fo=1, routed)           0.174     1.408    design_1_i/top_0/inst/virusEnQ[9]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2375, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.070     1.160    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.248    





