Data_ram.v,verilog,xil_defaultlib,../../../../Cache.srcs/sources_1/ip/Data_ram_0/Data_ram.v,
Data_ram_0.v,verilog,xil_defaultlib,../../../../Cache.srcs/sources_1/ip/Data_ram_0/sim/Data_ram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
