{"vcs1":{"timestamp_begin":1678048719.717731422, "rt":0.37, "ut":0.16, "st":0.08}}
{"vcselab":{"timestamp_begin":1678048720.144459344, "rt":0.42, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678048720.612713184, "rt":0.17, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678048719.484026124}
{"VCS_COMP_START_TIME": 1678048719.484026124}
{"VCS_COMP_END_TIME": 1678048720.841229726}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 337008}}
{"stitch_vcselab": {"peak_mem": 222640}}
