Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 09:04:31 2019
| Host         : Yahya-Elnouby running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file masterSlave_control_sets_placed.rpt
| Design       : masterSlave
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |             122 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+---------------+------------------+------------------+----------------+
|  slaveCounter/t20ms/clk            |               | clearSlave       |                1 |              1 |
|  slaveReg1/count/t20ms/clk2_reg_0  |               | clearSlave       |                1 |              1 |
|  masterCounter/t20ms/clk2_reg_0    |               | clearMaster      |                1 |              2 |
|  masterReg1/count/t20ms/clk2_reg_0 |               | clearMaster      |                1 |              2 |
|  masterReg1/count/finalCount_reg_0 |               | clearMaster      |                2 |              8 |
|  slaveReg1/count/finalCount_reg_0  |               | clearSlave       |                2 |              8 |
|  clock_IBUF_BUFG                   | clearSlave0   | masterOut06_out  |                4 |             14 |
|  clock_IBUF_BUFG                   |               |                  |                9 |             22 |
|  clock_IBUF_BUFG                   |               | clearMaster      |               14 |             50 |
|  clock_IBUF_BUFG                   |               | clearSlave       |               14 |             50 |
+------------------------------------+---------------+------------------+------------------+----------------+


