#!/usr/bin/env python
"""check_analog_lvs.py - the ade `lvs` gate (docs/design.md 1.5, 5,
"### M9."; docs/spikes/glayout.md).

    check_analog_lvs.py --workspace DIR [--block NAME] [--out FILE]

gates.yaml's ade.lvs row names this tool `analog_lvs`, distinct from vde's
own `lvs` (netgen against a hardened digital netlist, M4). Regenerates the
GDS fresh (layout_gen.build(), same as check_analog_drc.py - never a stale
GDS), extracts it with magic, then runs netgen under the PDK's own setup
(libs.tech/netgen/<pdk>_setup.tcl) against the block's real schematic.

The schematic is M8's own netlist: `netlist/<block>.cir`, or
`netlist/<block>.spice`. There is no fallback. A workspace without one is a
refusal, not an empty pass. The cell compared is spec/spec.yaml's `top`
(M8's subckt name, `current_mirror` for the mirror), or the block name
when the spec has none.

When the block has sizing/sizing.yaml, its values replace the subckt's own
parameter defaults and global .param assignments, and a `.param` line is
added for a sizing name the netlist uses but leaves to the bench, in a copy
under log/lvs/ before netgen reads it - the same values `{{SIZING}}` hands the bench - so LVS checks the
layout against the sizing the design is simulated at, not against whatever
defaults the netlist happened to ship.

A standard cell the netlist calls (a buf_20 driver) is compared device by
device, never as a black box: the layout's finalize() flattens it into its
transistors, so the copy under log/lvs/ also gets the PDK's own .SUBCKT for
it (layoutlib.std_cell_subckts) and netgen flattens the reference to the
same level. Any cell netgen still has to black-box, other than the PDK
device classes whose properties its setup compares, is a refusal.

A device model the netlist spells in another case than the PDK's netgen
setup (cap_mim_2f0ff for its cap_mim_2f0fF) is respelt in that copy too
(layoutlib.setup_spelling): SPICE is case-blind but the setup's class
lookups are not, so the MIM cap would never be equated with the extracted
cap_mim_2f0_m4m5_noshield.

A netgen result counts as PASS only on a final "Circuits match uniquely."
with no property error anywhere in the log (layoutlib.run_netgen_lvs), so a
device sized differently in the generator than in the netlist (gates.yaml's
own planted ade.lvs fault) fails here even though the topology matches.
"""
from __future__ import annotations

import argparse
import re
import sys
from pathlib import Path

SCRIPTS = Path(__file__).resolve().parent
ENGINE = SCRIPTS.parent
sys.path.insert(0, str(SCRIPTS))
sys.path.insert(0, str(ENGINE / "lib"))
import checklib  # noqa: E402
import layoutlib  # noqa: E402
import layout_gen  # noqa: E402
import netlistlib  # noqa: E402
from checklib import CheckError  # noqa: E402

SCRIPT = "check_analog_lvs"


def find_reference_netlist(ws: Path, block: str) -> Path:
    for ext in (".cir", ".spice"):
        p = ws / "netlist" / f"{block}{ext}"
        if p.is_file():
            return p
    raise CheckError(
        f"no reference schematic for LVS: looked for netlist/{block}.cir "
        f"and netlist/{block}.spice (M8's netlist) - a gate with nothing to "
        "compare against is a refusal, never a pass")


def reference_cell(ws: Path, block: str, ref_text: str) -> str:
    cell = block
    spec = ws / "spec" / "spec.yaml"
    if spec.is_file():
        import yaml
        data = yaml.safe_load(spec.read_text(encoding="utf-8")) or {}
        if isinstance(data, dict) and data.get("top"):
            cell = str(data["top"])
    if cell.lower() not in netlistlib.subckt_pins(ref_text):
        raise CheckError(
            f"the reference netlist declares no .subckt {cell} (spec.yaml's "
            "top, or the block name) - nothing to compare the layout with")
    return cell


def _number(name: str, val) -> float:
    """A sizing value as a number. YAML reads `1e-06` (no decimal point) as
    a string, so a numeric string is taken as its number. Anything else, in
    a name the netlist uses, is a refusal: netgen has no bench to evaluate
    an expression."""
    try:
        return float(val)
    except (TypeError, ValueError):
        raise CheckError(
            f"sizing.yaml's {name} is {val!r}, not a number - lvs writes "
            "sizing values into the netlist netgen reads, so give it a "
            "plain number") from None


def sized_reference(ref_text: str, cell: str, sizing: dict) -> tuple[str, dict]:
    """ref_text with the sizing values put where the netlist takes its W/L
    from. Returns (text, {name: value applied}). Three places, in order:
    `cell`'s own `.subckt` parameter defaults; a global `.param` line's
    assignment; and, for a sizing name the text uses (`{w_tail}`) but never
    defines - a library whose bench supplies the .param lines - a `.param`
    line added before the subckt, since netgen has no bench to take it from.
    A sizing name the text never mentions is left alone: it may be a
    bench-level .param."""
    applied: dict[str, float] = {}
    out = []
    head = re.compile(rf"^\s*\.subckt\s+{re.escape(cell)}\s", re.IGNORECASE)
    param = re.compile(r"^\s*\.param\s", re.IGNORECASE)
    values = {name: (spec["value"] if isinstance(spec, dict) else spec)
              for name, spec in sizing.items()}
    head_at = None
    for line in ref_text.splitlines(keepends=True):
        is_head = bool(head.match(line))
        if is_head and head_at is None:
            head_at = len(out)
        if is_head or param.match(line):
            for name, val in values.items():
                pat = re.compile(rf"(\s{re.escape(name)}\s*=\s*)[^\s]+",
                                 re.IGNORECASE)
                if pat.search(line):
                    val = values[name] = _number(name, val)
                    line = pat.sub(lambda m: f"{m.group(1)}{val:.6g}", line,
                                   count=1)
                    applied[name] = val
        out.append(line)
    missing = [name for name in values if name not in applied
               and re.search(rf"\{{\s*{re.escape(name)}\s*\}}", ref_text,
                             re.IGNORECASE)]
    if missing and head_at is not None:
        values.update({name: _number(name, values[name]) for name in missing})
        out.insert(head_at, ".param " + " ".join(
            f"{name}={values[name]:.6g}" for name in missing) + "\n")
        applied.update({name: values[name] for name in missing})
    return "".join(out), applied


def with_std_cells(ref_text: str) -> tuple[str, list[str]]:
    """ref_text with the PDK's own .SUBCKT of every standard cell it calls
    but does not define, put first: netgen makes a placeholder of a cell
    called before its definition. Returns (text, the cells added)."""
    cells_text, cells = layoutlib.std_cell_subckts(ref_text)
    return (cells_text + ref_text if cells else ref_text), cells


def run(argv=None):
    ap = argparse.ArgumentParser(description=__doc__.splitlines()[0])
    ap.add_argument("--workspace", required=True, help="block workspace")
    ap.add_argument("--block", help="override state.json's 'block'")
    ap.add_argument("--out", help="write result JSON here instead of stdout")
    args = ap.parse_args(argv)

    ws = Path(args.workspace).resolve()  # tools run with cwd=log/
    block = layout_gen.block_of(ws, args.block)
    ref_path = find_reference_netlist(ws, block)
    ref_text = ref_path.read_text(encoding="utf-8", errors="replace")
    ref_cell = reference_cell(ws, block, ref_text)

    gds_path, topcell, _abs_path, _abstract = layout_gen.build(ws, block)

    work_dir = ws / "log" / "lvs"
    work_dir.mkdir(parents=True, exist_ok=True)

    import sim_run
    sizing = sim_run.load_sizing(ws)
    ref_for_lvs = ref_path.resolve()
    text, applied = ref_text, {}
    if sizing:
        text, applied = sized_reference(ref_text, ref_cell, sizing)
    text, std_cells = with_std_cells(text)
    spelt = layoutlib.setup_spelling(text, layoutlib.netgen_setup())
    if applied or std_cells or spelt != text:
        text = spelt
        ref_for_lvs = work_dir / f"{block}.lvs{ref_path.suffix}"
        ref_for_lvs.write_text(text, encoding="utf-8")

    extracted_spice, _extract_log = layoutlib.run_magic_extract(
        work_dir, gds_path.resolve(), topcell, parasitics=False)

    out_log = work_dir / "netgen_lvs.log"
    matched, lvs_text = layoutlib.run_netgen_lvs(
        work_dir, extracted_spice.name, topcell,
        ref_for_lvs, ref_cell, out_log.name)

    rel_ref = str(ref_path.relative_to(ws))
    violations = []
    if not matched:
        excerpt = "\n".join(lvs_text.strip().splitlines()[-40:])
        violations.append(checklib.violation(
            "analog_lvs", "error", rel_ref, ref_cell, "lvs_mismatch", [],
            f"netgen LVS did not report a clean unique match: {excerpt}",
            "netgen"))

    payload = checklib.report(
        SCRIPT, ws / "layout", violations, topcell=topcell,
        gds=str(gds_path.relative_to(ws)), reference=rel_ref,
        reference_cell=ref_cell, sizing_applied=applied,
        std_cells_flattened=std_cells,
        log=str(out_log.relative_to(ws)))
    return payload, args.out


def main(argv=None) -> int:
    return checklib.cli_wrap(SCRIPT, lambda: run(argv))


if __name__ == "__main__":
    raise SystemExit(main())
