//! **************************************************************************
// Written by: Map P.68d on Thu Mar 15 10:26:54 2018
//! **************************************************************************

SCHEMATIC START;
COMP "red_o<3>" LOCATE = SITE "B6" LEVEL 1;
COMP "reset_n_i" LOCATE = SITE "AE24" LEVEL 1;
COMP "red_o<4>" LOCATE = SITE "A6" LEVEL 1;
COMP "red_o<5>" LOCATE = SITE "A7" LEVEL 1;
COMP "red_o<6>" LOCATE = SITE "B8" LEVEL 1;
COMP "red_o<7>" LOCATE = SITE "A8" LEVEL 1;
COMP "psave_o" LOCATE = SITE "A2" LEVEL 1;
COMP "blue_o<0>" LOCATE = SITE "A18" LEVEL 1;
COMP "blue_o<1>" LOCATE = SITE "B18" LEVEL 1;
COMP "sync_o" LOCATE = SITE "A17" LEVEL 1;
COMP "blue_o<2>" LOCATE = SITE "L17" LEVEL 1;
COMP "blue_o<3>" LOCATE = SITE "M18" LEVEL 1;
COMP "blue_o<4>" LOCATE = SITE "C18" LEVEL 1;
COMP "blue_o<5>" LOCATE = SITE "K18" LEVEL 1;
COMP "blue_o<6>" LOCATE = SITE "C19" LEVEL 1;
COMP "blue_o<7>" LOCATE = SITE "C20" LEVEL 1;
COMP "clk_i" LOCATE = SITE "M21" LEVEL 1;
COMP "blank_o" LOCATE = SITE "B16" LEVEL 1;
COMP "green_o<0>" LOCATE = SITE "A9" LEVEL 1;
COMP "vga_vsync_o" LOCATE = SITE "A22" LEVEL 1;
COMP "green_o<1>" LOCATE = SITE "A11" LEVEL 1;
COMP "green_o<2>" LOCATE = SITE "B12" LEVEL 1;
COMP "green_o<3>" LOCATE = SITE "A12" LEVEL 1;
COMP "green_o<4>" LOCATE = SITE "N17" LEVEL 1;
COMP "green_o<5>" LOCATE = SITE "A13" LEVEL 1;
COMP "green_o<6>" LOCATE = SITE "N18" LEVEL 1;
COMP "green_o<7>" LOCATE = SITE "A16" LEVEL 1;
COMP "vga_hsync_o" LOCATE = SITE "B22" LEVEL 1;
COMP "red_o<0>" LOCATE = SITE "B4" LEVEL 1;
COMP "pix_clock_o" LOCATE = SITE "C14" LEVEL 1;
COMP "red_o<1>" LOCATE = SITE "A4" LEVEL 1;
COMP "red_o<2>" LOCATE = SITE "A5" LEVEL 1;
PIN vga_top_i/Maddsub_n0100_pins<92> = BEL "vga_top_i/Maddsub_n0100" PINNAME
        CLK;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem32_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem32" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem32_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem32" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem31_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem31" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem31_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem31" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem29_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem29" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem29_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem29" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem28_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem28" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem28_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem28" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem30_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem30" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem30_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem30" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem27_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem27" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem27_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem27" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem26_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem26" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem26_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem26" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem24_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem24" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem24_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem24" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem23_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem23" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem23_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem23" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem25_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem25" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem25_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem25" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem22_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem22" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem22_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem22" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem21_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem21" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem21_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem21" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem19_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem19" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem19_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem19" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem18_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem18" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem18_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem18" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem20_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem20" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem20_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem20" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem16_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem16" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem16_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem16" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem15_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem15" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem15_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem15" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem17_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem17" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem17_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem17" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem13_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem13" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem13_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem13" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem12_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem12" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem12_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem12" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem14_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem14" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem14_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem14" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem11_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem11" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem11_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem11" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem10_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem10" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem10_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem10" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem8_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem8" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem8_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem8" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem7_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem7" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem7_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem7" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem9_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem9" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem9_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem9" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem5_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem5" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem5_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem5" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem4_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem4" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem4_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem4" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem6_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem6" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem6_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem6" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem2_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem2" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem2_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem2" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem1_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem1" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem1_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem1" PINNAME CLKB;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem3_pins<28> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem3" PINNAME CLKA;
PIN vga_top_i/graphics_mem_i/Mram_graphics_mem3_pins<29> = BEL
        "vga_top_i/graphics_mem_i/Mram_graphics_mem3" PINNAME CLKB;
PIN clk5m_inst_pins<1> = BEL "clk5m_inst" PINNAME CK0;
PIN clk5m_inst_pins<2> = BEL "clk5m_inst" PINNAME CK1;
TIMEGRP vga_top_i_vga_i_res_1_dcm25_i_clkfx = BEL
        "vga_top_i/vga_i/locked_del_reg_r" PIN
        "vga_top_i/Maddsub_n0100_pins<92>" BEL "pixel_address_0" BEL
        "pixel_address_1" BEL "pixel_address_2" BEL "pixel_address_3" BEL
        "pixel_address_4" BEL "pixel_address_5" BEL "pixel_address_6" BEL
        "pixel_address_7" BEL "pixel_address_8" BEL "pixel_address_9" BEL
        "pixel_address_10" BEL "pixel_address_11" BEL "pixel_address_12" BEL
        "pixel_address_13" BEL "pixel_address_14" BEL "pixel_address_15" BEL
        "pixel_address_16" BEL "pixel_address_17" BEL "pixel_address_18" BEL
        "vga_top_i/vga_i/SRL16_inst/SRL16E" BEL
        "vga_top_i/vga_i/res_1.dcm25_i/clkout1_buf" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_9" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_8" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_7" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_6" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_5" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_4" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_3" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_2" BEL
        "vga_top_i/vga_i/vga_sync_i/h_count_r_1" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_9" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_8" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_7" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_6" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_5" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_4" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_3" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_2" BEL
        "vga_top_i/vga_i/vga_sync_i/v_count_r_1" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_out_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_r" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_out_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/blank_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/psave_r" BEL
        "vga_top_i/vga_i/vga_sync_i/vert_sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/horiz_sync_r" BEL
        "vga_top_i/vga_i/vga_sync_i/green_r_0" BEL
        "vga_top_i/vga_i/vga_sync_i/blank_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/sync_d_r" BEL
        "vga_top_i/vga_i/vga_sync_i/psave_d_r" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem32_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem32_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem31_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem31_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem29_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem29_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem28_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem28_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem30_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem30_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem27_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem27_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem26_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem26_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem24_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem24_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem23_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem23_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem25_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem25_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem22_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem22_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem21_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem21_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem19_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem19_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem18_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem18_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem20_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem20_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem16_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem16_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem15_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem15_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem17_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem17_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem13_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem13_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem12_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem12_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem14_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem14_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem11_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem11_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem10_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem10_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem8_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem8_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem7_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem7_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem9_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem9_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem5_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem5_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem4_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem4_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem6_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem6_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem2_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem2_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem1_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem1_pins<29>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem3_pins<28>" PIN
        "vga_top_i/graphics_mem_i/Mram_graphics_mem3_pins<29>" PIN
        "clk5m_inst_pins<1>" PIN "clk5m_inst_pins<2>" PIN "clk5m_inst_pins<1>"
        PIN "clk5m_inst_pins<2>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst_pins<2> = BEL
        "vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP clk_i = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst_pins<2>";
SCHEMATIC END;

