branch-instructions
branch-misses
cache-misses
cache-references
cpu-cycles
instructions
stalled-cycles-backend
stalled-cycles-frontend
alignment-faults
bpf-output
context-switches
cpu-clock
cpu-migrations
dummy
emulation-faults
major-faults
minor-faults
page-faults
task-clock
bp_l1_btb_correct
bp_l2_btb_correct
bp_l1_tlb_miss_l2_hit
bp_l1_tlb_miss_l2_miss
bp_snp_re_sync
bp_tlb_rel
ic_cache_fill_l2
ic_cache_fill_sys
ic_cache_inval.fill_invalidated
ic_cache_inval.l2_invalidating_probe
ic_fetch_stall.ic_stall_any
ic_fetch_stall.ic_stall_back_pressure
ic_fetch_stall.ic_stall_dq_empty
ic_fw32
ic_fw32_miss
l2_cache_req_stat.ic_fill_hit_s
l2_cache_req_stat.ic_fill_hit_x
l2_cache_req_stat.ic_fill_miss
l2_cache_req_stat.ls_rd_blk_c
l2_cache_req_stat.ls_rd_blk_cs
l2_cache_req_stat.ls_rd_blk_l_hit_s
l2_cache_req_stat.ls_rd_blk_l_hit_x
l2_cache_req_stat.ls_rd_blk_x
l2_fill_pending.l2_fill_busy
l2_latency.l2_cycles_waiting_on_fills
l2_request_g1.cacheable_ic_read
l2_request_g1.change_to_x
l2_request_g1.l2_hw_pf
l2_request_g1.ls_rd_blk_c_s
l2_request_g1.other_requests
l2_request_g1.prefetch_l2
l2_request_g1.rd_blk_l
l2_request_g1.rd_blk_x
l2_request_g2.bus_locks_originator
l2_request_g2.bus_locks_responses
l2_request_g2.group1
l2_request_g2.ic_rd_sized
l2_request_g2.ic_rd_sized_nc
l2_request_g2.ls_rd_sized
l2_request_g2.ls_rd_sized_nc
l2_request_g2.smc_inval
l2_wcb_req.cl_zero
l2_wcb_req.wcb_close
l2_wcb_req.wcb_write
l2_wcb_req.zero_byte_store
l3_comb_clstr_state.other_l3_miss_typs
l3_comb_clstr_state.request_miss
l3_lookup_state.all_l3_req_typs
l3_request_g1.caching_l3_cache_accesses
ex_div_busy
ex_div_count
ex_ret_brn
ex_ret_brn_far
ex_ret_brn_ind_misp
ex_ret_brn_misp
ex_ret_brn_resync
ex_ret_brn_tkn
ex_ret_brn_tkn_misp
ex_ret_cond
ex_ret_cond_misp
ex_ret_cops
ex_ret_fus_brnch_inst
ex_ret_instr
ex_ret_mmx_fp_instr.mmx_instr
ex_ret_mmx_fp_instr.sse_instr
ex_ret_mmx_fp_instr.x87_instr
ex_ret_near_ret
ex_ret_near_ret_mispred
ex_tagged_ibs_ops.ibs_count_rollover
ex_tagged_ibs_ops.ibs_tagged_ops
ex_tagged_ibs_ops.ibs_tagged_ops_ret
fp_num_mov_elim_scal_op.opt_potential
fp_num_mov_elim_scal_op.optimized
fp_num_mov_elim_scal_op.sse_mov_ops
fp_num_mov_elim_scal_op.sse_mov_ops_elim
fp_ret_sse_avx_ops.all
fp_ret_sse_avx_ops.dp_add_sub_flops
fp_ret_sse_avx_ops.dp_div_flops
fp_ret_sse_avx_ops.dp_mult_add_flops
fp_ret_sse_avx_ops.dp_mult_flops
fp_ret_sse_avx_ops.sp_add_sub_flops
fp_ret_sse_avx_ops.sp_div_flops
fp_ret_sse_avx_ops.sp_mult_add_flops
fp_ret_sse_avx_ops.sp_mult_flops
fp_retired_ser_ops.sse_bot_ret
fp_retired_ser_ops.sse_ctrl_ret
fp_retired_ser_ops.x87_bot_ret
fp_retired_ser_ops.x87_ctrl_ret
fp_retx87_fp_ops.add_sub_ops
fp_retx87_fp_ops.all
fp_retx87_fp_ops.div_sqr_r_ops
fp_retx87_fp_ops.mul_ops
fp_sched_empty
fpu_pipe_assignment.dual
fpu_pipe_assignment.total
ls_dc_accesses
ls_dispatch.ld_dispatch
ls_dispatch.ld_st_dispatch
ls_dispatch.store_dispatch
ls_inef_sw_pref.data_pipe_sw_pf_dc_hit
ls_inef_sw_pref.mab_mch_cnt
ls_l1_d_tlb_miss.all
ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit
ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss
ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit
ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss
ls_l1_d_tlb_miss.tlb_reload_32k_l2_hit
ls_l1_d_tlb_miss.tlb_reload_32k_l2_miss
ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit
ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss
ls_locks.bus_lock
ls_misal_accesses
ls_not_halted_cyc
ls_pref_instr_disp.load_prefetch_w
ls_pref_instr_disp.prefetch_nta
ls_pref_instr_disp.store_prefetch_w
ls_stlf
ls_tablewalker.perf_mon_tablewalk_alloc_dside
ls_tablewalker.perf_mon_tablewalk_alloc_iside
ic_oc_mode_switch.ic_oc_mode_switch
ic_oc_mode_switch.oc_ic_mode_switch
