#NET "clk" TNM-NET = "clk";
#TIMESPEC "TS-clk" = PERIOD "clk" 20 ns HIGH 50 % ;


#FPGA_GCLK
#NET "Bad_CLK" LOC = "N8" ;
#CLK_LFC
NET "scaler" LOC = "N7" ;


#CLK_LFC

#IO PORTs
#A
#A
NET "PORTA<0>" LOC = "P5" ;
NET "PORTA<1>" LOC = "N5" ;
NET "PORTA<2>" LOC = "N6" ;
NET "PORTA<3>" LOC = "P7" ;
NET "PORTA<4>" LOC = "P12" ;
NET "PORTA<5>" LOC = "N12" ;
NET "PORTA<6>" LOC = "L14" ;
#NET "PORTA<7>" LOC = "L13" | IOSTANDARD = LVCMOS33 | PULLUP;


#NET "PWR" LOC = "A3";