# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2022.09p001 64 bits
# build date: 2022.10.25 11:32:28 UTC
# ----------------------------------------
# started   : 2025-01-29 08:02:55 CST
# hostname  : icpc.(none)
# pid       : 90377
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35155' '-nowindow' '-style' 'windows' '-data' 'AAAA5nicbY7BCoJQFETPS9xGP6L9gDtpZ0QF1U7ENALRSItoU5/an7zGF0JBA/fOzGXuu88A0cNai4N3V5uQMGfFTH3BRgw7phTcONFwppNbS5VSWzJNCk1iqb1UTe58xdGpmvaPD5XNtO9gXh8mMnzDLJ8/DP4QVI1UYwI92JBy4KID/aTUN6860Olc1YffgRsgGg==' '-proj' '/home/master/Dataset/bitRam/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/master/Dataset/bitRam/jgproject/.tmp/.initCmds.tcl' 'fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/master/Dataset/bitRam/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/master/.config/cadence/jasper.conf".
% analyze -clear
% analyze -sv12 ./bitRam.sv
[-- (VERI-1482)] Analyzing Verilog file '/export/SoftWare/Cadence/JASPERGOLD22.09.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './bitRam.sv'
% analyze -sv12 ./bitRam_sva.sv
[-- (VERI-1482)] Analyzing Verilog file './bitRam_sva.sv'
% analyze -sv12 ./bitRam_bind.svh
[-- (VERI-1482)] Analyzing Verilog file './bitRam_bind.svh'
% 
% elaborate -top bitRam
INFO (ISW003): Top module name is "bitRam".
[INFO (HIER-8002)] ./bitRam.sv(260): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./bitRam_bind.svh(9): port 'bitRam' is not connected on this instance
[INFO (VERI-1018)] ./bitRam_sva.sv(171): compiling module 'bitRam_sva'
[INFO (VERI-1018)] ./bitRam.sv(211): compiling module 'bitRam'
[WARN (VERI-1142)] ./bitRam.sv(229): system task 'write' is ignored for synthesis
[WARN (VERI-8028)] ./bitRam_bind.svh(1): missing/open ports on instance u_bitRam_sva of module bitRam_sva
[WARN (VDB-1013)] ./bitRam_bind.svh(9): input port 'bitRam[127]' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 1. Use "get_design_info -list multiple_driven" for more information.
bitRam
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 68 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 128 design flops, 0 of 0 design latches, 158 of 158 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
0: Using multistage preprocessing
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Starting reduce
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a19" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "bitRam.u_bitRam_sva.assert_a19:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 66
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 90504@icpc(local) jg_90377_icpc_1
0.0.N: Proofgrid shell started at 90503@icpc(local) jg_90377_icpc_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a22"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a22" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.u_bitRam_sva.assert_a22:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "bitRam.u_bitRam_sva.assert_a22".
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a22"	[0.01 s].
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a10"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a10" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.u_bitRam_sva.assert_a10:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.u_bitRam_sva.assert_a10".
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a10"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a20" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a20:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a17" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a17:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a9:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a28" in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a28:precondition1" was covered in 1 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a30" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a30:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a26" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a26:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a31" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a31:precondition1" was covered in 1 cycles in 0.02 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "bitRam.u_bitRam_sva.assert_a18" in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a18:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a2:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a4:precondition1" was covered in 1 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a7:precondition1" was covered in 1 cycles in 0.03 s.
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a14"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a14" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.u_bitRam_sva.assert_a14:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.u_bitRam_sva.assert_a14".
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a14"	[0.00 s].
0.0.Ht: Proofgrid shell started at 90537@icpc(local) jg_90377_icpc_1
0.0.B: Proofgrid shell started at 90538@icpc(local) jg_90377_icpc_1
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a16"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a16" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "bitRam.u_bitRam_sva.assert_a16:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.u_bitRam_sva.assert_a16".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a15" in 0.00 s by the incidental trace "bitRam.u_bitRam_sva.assert_a16".
INFO (IPF047): 0.0.N: The cover property "bitRam.u_bitRam_sva.assert_a15:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "bitRam.u_bitRam_sva.assert_a16".
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a16"	[0.00 s].
0.0.Hp: Trace Attempt  2	[0.04 s]
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a13" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a13:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a0" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a0:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a3" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a3:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a9" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a33:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a5" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a5:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a21" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a21:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a29" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a29:precondition1" was covered in 2 cycles in 0.04 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a23" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a23:precondition1" was covered in 2 cycles in 0.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a25" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a25:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a32" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a32:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a11" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a11:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a6" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a6:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a8" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a8:precondition1" was covered in 2 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a24" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a24:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a27" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a27:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a33" in 0.06 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a12" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a12:precondition1" was covered in 2 cycles in 0.06 s.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a1" in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "bitRam.u_bitRam_sva.assert_a1:precondition1" was covered in 2 cycles in 0.06 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a7" in 0.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a2" in 0.07 s.
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0.0.Hp: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "bitRam.u_bitRam_sva.assert_a4" in 0.07 s.
0.0.Hp: All properties determined. [0.04 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a32"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a32"	[0.00 s].
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a27"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a27"	[0.00 s].
0.0.N: Starting proof for property "bitRam.u_bitRam_sva.assert_a4"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "bitRam.u_bitRam_sva.assert_a4"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.07 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.08 s)
0.0.B: Exited with Success (@ 0.08 s)
0.0.N: All properties determined. [0.01 s]
0.0.N: Exited with Success (@ 0.08 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 51.86 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.03        0.07        0.00       70.93 %
     Hp        0.03        0.07        0.00       71.90 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.03        0.04        0.00       51.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.14        0.15        0.00

    Data read    : 55.49 kiB
    Data written : 4.62 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 68
                 assertions                   : 34
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 34 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 34
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 34 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % report -summary -force -result -file fpv.rpt
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.346 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
