#ifndef _PMDEF_H_
#define _PMDEF_H_

#include <windows.h>


enum PMNAME
{
	CYL_MGZ_IN_STOPPER_UD_01			= 0, 
	CYL_MGZ_IN_STOPPER_UD_02			= 1, 
	CYL_MGZ_IN_STOPPER_UD_03			= 2, 
	CYL_MGZ_IN_LOAD_STOPPER_UD			= 3, 
	CYL_MGZ_OUT_STOPPER_FB_01			= 4, 
	CYL_MGZ_OUT_STOPPER_FB_02			= 5, 
	CYL_MGZ_CLAMP_OC					= 6,
	CYL_MGZ_CLAMP_ALIGN_FB				= 7, 
	CYL_RAIL_GRIPPER_OC					= 8, 
	SOL_INDEX_STAGE_KIT_OC_01			= 9,
	SOL_INDEX_STAGE_KIT_OC_02			= 10,
	SOL_INDEX_STAGE_KIT_OC_03			= 11,
	SOL_INDEX_STAGE_KIT_OC_04			= 12,
	CYL_INDEX_DUST_SHUTTER_OC_01		= 13,
	CYL_INDEX_DUST_SHUTTER_OC_02		= 14,
	CYL_INDEX_DUST_SHUTTER_OC_03		= 15,
	CYL_INDEX_DUST_SHUTTER_OC_04		= 16,
	SOL_INDEX_STAGE_AIR_BLOW_0102		= 17,
	SOL_INDEX_STAGE_AIR_BLOW_0304		= 18,	
	CYL_INDEX_MASK_KIT_FIX_L_FB_01		= 19,
	CYL_INDEX_MASK_KIT_FIX_R_FB_01		= 20, 
	CYL_INDEX_MASK_KIT_FIX_UD_01		= 21, 
	CYL_INDEX_MASK_KIT_FIX_L_FB_02		= 22, 
	CYL_INDEX_MASK_KIT_FIX_R_FB_02		= 23, 
	CYL_INDEX_MASK_KIT_FIX_UD_02		= 24, 
	CYL_INDEX_MASK_KIT_FIX_L_FB_03		= 25, 
	CYL_INDEX_MASK_KIT_FIX_R_FB_03		= 26, 
	CYL_INDEX_MASK_KIT_FIX_UD_03		= 27, 
	CYL_INDEX_MASK_KIT_FIX_L_FB_04		= 28, 
	CYL_INDEX_MASK_KIT_FIX_R_FB_04		= 29, 
	CYL_INDEX_MASK_KIT_FIX_UD_04		= 30, 
	CYL_MASK_KIT_PICKER_UD_01			= 31, 
	CYL_MASK_KIT_PICKER_UD_02			= 32, 
	CYL_MASK_KIT_PICKER_UD_03			= 33, 
	CYL_MASK_KIT_PICKER_UD_04			= 34, 
	CYL_MASK_KIT_PICKER_OC_01			= 35, 
	CYL_MASK_KIT_PICKER_OC_02			= 36, 
	CYL_MASK_KIT_PICKER_OC_03			= 37, 
	CYL_MASK_KIT_PICKER_OC_04			= 38, 
	CYL_ROUTER_BIT_CHANGE_CLAMP_UD_01	= 39, 
	CYL_ROUTER_BIT_CHANGE_CLAMP_UD_02	= 40, 
	CYL_ROUTER_BIT_CHANGE_CLAMP_OC_01	= 41, 
	CYL_ROUTER_BIT_CHANGE_CLAMP_OC_02	= 42,	
	SOL_SPD_AIR_BLOW_0102				= 43,
	SOL_SPD_AIR_BLOW_0304				= 44,
	SOL_SPD_CHUCK_OC_01					= 45, 
	SOL_SPD_CHUCK_OC_02					= 46, 
	SOL_SPD_CHUCK_OC_03					= 47,
	SOL_SPD_CHUCK_OC_04					= 48,
	SOL_ROUTER_IONIZER_01				= 49,
	SOL_ROUTER_IONIZER_02				= 50,
	SOL_ROUTER_IONIZER_03				= 51,
	SOL_ROUTER_IONIZER_04				= 52,
	VAC_OUTPNP							= 53, 
	VAC_OUTPNP_EJECT					= 54, 
	CYL_OUTPNP_SCRAP_OC_F				= 55,
	CYL_OUTPNP_SCRAP_OC_R				= 56,
	CYL_OUTPNP_SCRAP_UD					= 57,
	CYL_OUTPNP_SCRAP_FIX_UD_F		    = 58,	
	CYL_OUTPNP_SCRAP_FIX_UD_R		    = 59,
	SOL_OUTPNP_KIT_CLAMP_OC				= 60,
	SPINDLE_F_01						= 61,
	SPINDLE_R_01						= 62,

	CYL_RAIL_GRIPPER_FB			    	= 63,

	SPINDLE_F_02						= 64,
	SPINDLE_R_02						= 65,
	
	MAX_PM_NO							= 66,
};


#endif//_PMDEF_H_
