Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/CE433/ThucHanh/Clock_B4/ --output-directory=D:/CE433/ThucHanh/Clock_B4/system/ --report-file=bsf:D:/CE433/ThucHanh/Clock_B4/system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/CE433/ThucHanh/Clock_B4/system.qsys
Progress: Loading Clock_B4/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding hex [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/CE433/ThucHanh/Clock_B4/ --output-directory=D:/CE433/ThucHanh/Clock_B4/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/CE433/ThucHanh/Clock_B4/system.sopcinfo --report-file=html:D:/CE433/ThucHanh/Clock_B4/system.html --report-file=qip:D:/CE433/ThucHanh/Clock_B4/system/synthesis/system.qip --report-file=cmp:D:/CE433/ThucHanh/Clock_B4/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/CE433/ThucHanh/Clock_B4/system.qsys --language=VERILOG
Progress: Loading Clock_B4/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding hex [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 55 connections
Info: merlin_domain_transform: After transform: 30 modules, 145 connections
Info: merlin_router_transform: After transform: 38 modules, 174 connections
Info: reset_adaptation_transform: After transform: 40 modules, 153 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 187 connections
Info: merlin_mm_transform: After transform: 55 modules, 187 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 190 connections
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus/quartus2/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0001_nios2_qsys_0_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0001_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2025.05.25 21:25:18 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.05.25 21:25:18 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Couldn't query license setup in Quartus directory D:/quartus/quartus2/quartus
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.05.25 21:25:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2025.05.25 21:25:20 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/quartus/quartus2/quartus/bin/perl/bin/perl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0002_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/quartus/quartus2/quartus/bin/perl/bin/perl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'system_timer_0'
Info: timer_0:   Generation command is [exec D:/quartus/quartus2/quartus/bin/perl/bin/perl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer_0 --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0004_timer_0_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0004_timer_0_gen//system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'system_timer_0'
Info: timer_0: "system" instantiated altera_avalon_timer "timer_0"
Info: sw: Starting RTL generation for module 'system_sw'
Info: sw:   Generation command is [exec D:/quartus/quartus2/quartus/bin/perl/bin/perl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_sw --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0005_sw_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0005_sw_gen//system_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'system_sw'
Info: sw: "system" instantiated altera_avalon_pio "sw"
Info: hex: Starting RTL generation for module 'system_hex'
Info: hex:   Generation command is [exec D:/quartus/quartus2/quartus/bin/perl/bin/perl.exe -I D:/quartus/quartus2/quartus/common/ip/altera/common/perl/5.8.3 -I D:/quartus/quartus2/quartus/sopc_builder/bin/europa -I D:/quartus/quartus2/quartus/sopc_builder/bin/perl_lib -I D:/quartus/quartus2/quartus/sopc_builder/bin -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus/quartus2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_hex --dir=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0006_hex_gen/ --quartus_dir=D:/quartus/quartus2/quartus --verilog --config=C:/Users/Admin/AppData/Local/Temp/alt0233_7285963622015497633.dir/0006_hex_gen//system_hex_component_configuration.pl  --do_build_sim=0  ]
Info: hex: Done RTL generation for module 'system_hex'
Info: hex: "system" instantiated altera_avalon_pio "hex"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_003: "system" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/CE433/ThucHanh/Clock_B4/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/CE433/ThucHanh/Clock_B4/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 25 modules, 76 files, 1561248 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
