# Pipelined-RISCV-verilog

5-stage pipelined RISC-V RV32I base instruction set. Verilog implementation.

## Environment
+ Cyclone IV FPGA
+ Instruction/Data Memory use embedded 1-PORT RAM.

## Architecture style
This code's ISA follows 

"The RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20190608-Base-Ratified" downloaded from riscv.org.

Architecture style follows 

"Computer Organization and Design The Hardware/Software Interface: RISC-V Edition, Patterson", Chapter 4.
