<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1544</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1544-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1544.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-264&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:922px;left:68px;white-space:nowrap" class="ft02">35.17&#160;&#160;MSRS IN INTEL</p>
<p style="position:absolute;top:924px;left:284px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:922px;left:298px;white-space:nowrap" class="ft02">&#160;XEON PHI™ PROCESSOR 3200/5200/7200 SERIES</p>
<p style="position:absolute;top:958px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:956px;left:99px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:958px;left:110px;white-space:nowrap" class="ft03">&#160;Xeon Phi™ processor 3200, 5200,&#160;7200 series,&#160;with&#160;CPUID DisplayFamily_DisplayModel signature&#160;06_57H,&#160;</p>
<p style="position:absolute;top:975px;left:68px;white-space:nowrap" class="ft06">supports the&#160;MSR interfaces&#160;liste<a href="o_fe12b1e2a880e0ce-1545.html">d in Table 35-40</a>. These&#160;processors&#160;are&#160;based on the&#160;Knights Landing&#160;microarchi-<br/>tecture. Some&#160;MSRs are shared between a&#160;pair of&#160;processor cores,&#160;the scope is&#160;marked&#160;as module.</p>
<p style="position:absolute;top:207px;left:79px;white-space:nowrap" class="ft03">434H</p>
<p style="position:absolute;top:207px;left:135px;white-space:nowrap" class="ft03">1076</p>
<p style="position:absolute;top:207px;left:185px;white-space:nowrap" class="ft03">IA32_MC13_CTL</p>
<p style="position:absolute;top:207px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:207px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:223px;left:449px;white-space:nowrap" class="ft07"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:261px;left:449px;white-space:nowrap" class="ft03">memory controllers.</p>
<p style="position:absolute;top:231px;left:79px;white-space:nowrap" class="ft03">435H</p>
<p style="position:absolute;top:231px;left:135px;white-space:nowrap" class="ft03">1077</p>
<p style="position:absolute;top:231px;left:185px;white-space:nowrap" class="ft03">IA32_MC13_STATUS</p>
<p style="position:absolute;top:231px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:254px;left:79px;white-space:nowrap" class="ft03">436H</p>
<p style="position:absolute;top:254px;left:135px;white-space:nowrap" class="ft03">1078</p>
<p style="position:absolute;top:254px;left:185px;white-space:nowrap" class="ft03">IA32_MC13_ADDR</p>
<p style="position:absolute;top:254px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:279px;left:79px;white-space:nowrap" class="ft03">437H</p>
<p style="position:absolute;top:279px;left:135px;white-space:nowrap" class="ft03">1079</p>
<p style="position:absolute;top:279px;left:185px;white-space:nowrap" class="ft03">IA32_MC13_MISC</p>
<p style="position:absolute;top:279px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:306px;left:79px;white-space:nowrap" class="ft03">438H</p>
<p style="position:absolute;top:306px;left:135px;white-space:nowrap" class="ft03">1080</p>
<p style="position:absolute;top:306px;left:185px;white-space:nowrap" class="ft03">IA32_MC14_CTL</p>
<p style="position:absolute;top:306px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:306px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:322px;left:449px;white-space:nowrap" class="ft07"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:360px;left:449px;white-space:nowrap" class="ft03">memory controllers.</p>
<p style="position:absolute;top:330px;left:79px;white-space:nowrap" class="ft03">439H</p>
<p style="position:absolute;top:330px;left:135px;white-space:nowrap" class="ft03">1081</p>
<p style="position:absolute;top:330px;left:185px;white-space:nowrap" class="ft03">IA32_MC14_STATUS</p>
<p style="position:absolute;top:330px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:353px;left:79px;white-space:nowrap" class="ft03">43AH</p>
<p style="position:absolute;top:353px;left:135px;white-space:nowrap" class="ft03">1082</p>
<p style="position:absolute;top:353px;left:185px;white-space:nowrap" class="ft03">IA32_MC14_ADDR</p>
<p style="position:absolute;top:353px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:378px;left:79px;white-space:nowrap" class="ft03">43BH</p>
<p style="position:absolute;top:378px;left:135px;white-space:nowrap" class="ft03">1083</p>
<p style="position:absolute;top:378px;left:185px;white-space:nowrap" class="ft03">IA32_MC14_MISC</p>
<p style="position:absolute;top:378px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:405px;left:80px;white-space:nowrap" class="ft03">43CH</p>
<p style="position:absolute;top:405px;left:135px;white-space:nowrap" class="ft03">1084</p>
<p style="position:absolute;top:405px;left:185px;white-space:nowrap" class="ft03">IA32_MC15_CTL</p>
<p style="position:absolute;top:405px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:405px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:421px;left:449px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:459px;left:449px;white-space:nowrap" class="ft03">memory controllers.</p>
<p style="position:absolute;top:429px;left:79px;white-space:nowrap" class="ft03">43DH</p>
<p style="position:absolute;top:429px;left:135px;white-space:nowrap" class="ft03">1085</p>
<p style="position:absolute;top:429px;left:185px;white-space:nowrap" class="ft03">IA32_MC15_STATUS</p>
<p style="position:absolute;top:429px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:453px;left:80px;white-space:nowrap" class="ft03">43EH</p>
<p style="position:absolute;top:453px;left:135px;white-space:nowrap" class="ft03">1086</p>
<p style="position:absolute;top:453px;left:185px;white-space:nowrap" class="ft03">IA32_MC15_ADDR</p>
<p style="position:absolute;top:453px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:477px;left:80px;white-space:nowrap" class="ft03">43FH</p>
<p style="position:absolute;top:477px;left:135px;white-space:nowrap" class="ft03">1087</p>
<p style="position:absolute;top:477px;left:185px;white-space:nowrap" class="ft03">IA32_MC15_MISC</p>
<p style="position:absolute;top:477px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:504px;left:79px;white-space:nowrap" class="ft03">440H</p>
<p style="position:absolute;top:504px;left:135px;white-space:nowrap" class="ft03">1088</p>
<p style="position:absolute;top:504px;left:185px;white-space:nowrap" class="ft03">IA32_MC16_CTL</p>
<p style="position:absolute;top:504px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:504px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:520px;left:449px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:558px;left:449px;white-space:nowrap" class="ft03">memory controllers</p>
<p style="position:absolute;top:528px;left:79px;white-space:nowrap" class="ft03">441H</p>
<p style="position:absolute;top:528px;left:135px;white-space:nowrap" class="ft03">1089</p>
<p style="position:absolute;top:528px;left:185px;white-space:nowrap" class="ft03">IA32_MC16_STATUS</p>
<p style="position:absolute;top:528px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:552px;left:79px;white-space:nowrap" class="ft03">442H</p>
<p style="position:absolute;top:552px;left:135px;white-space:nowrap" class="ft03">1090</p>
<p style="position:absolute;top:552px;left:185px;white-space:nowrap" class="ft03">IA32_MC16_ADDR</p>
<p style="position:absolute;top:552px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:575px;left:79px;white-space:nowrap" class="ft03">443H</p>
<p style="position:absolute;top:575px;left:135px;white-space:nowrap" class="ft03">1091</p>
<p style="position:absolute;top:575px;left:185px;white-space:nowrap" class="ft03">IA32_MC16_MISC</p>
<p style="position:absolute;top:575px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:602px;left:79px;white-space:nowrap" class="ft03">444H</p>
<p style="position:absolute;top:602px;left:135px;white-space:nowrap" class="ft03">1092</p>
<p style="position:absolute;top:602px;left:185px;white-space:nowrap" class="ft03">IA32_MC17_CTL</p>
<p style="position:absolute;top:602px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:602px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:619px;left:449px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:656px;left:449px;white-space:nowrap" class="ft03">memory controllers.</p>
<p style="position:absolute;top:627px;left:79px;white-space:nowrap" class="ft03">445H</p>
<p style="position:absolute;top:627px;left:135px;white-space:nowrap" class="ft03">1093</p>
<p style="position:absolute;top:627px;left:185px;white-space:nowrap" class="ft03">IA32_MC17_STATUS</p>
<p style="position:absolute;top:627px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:651px;left:79px;white-space:nowrap" class="ft03">446H</p>
<p style="position:absolute;top:651px;left:135px;white-space:nowrap" class="ft03">1094</p>
<p style="position:absolute;top:651px;left:185px;white-space:nowrap" class="ft03">IA32_MC17_ADDR</p>
<p style="position:absolute;top:651px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:674px;left:79px;white-space:nowrap" class="ft03">447H</p>
<p style="position:absolute;top:674px;left:135px;white-space:nowrap" class="ft03">1095</p>
<p style="position:absolute;top:674px;left:185px;white-space:nowrap" class="ft03">IA32_MC17_MISC</p>
<p style="position:absolute;top:674px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:699px;left:79px;white-space:nowrap" class="ft03">448H</p>
<p style="position:absolute;top:699px;left:135px;white-space:nowrap" class="ft03">1096</p>
<p style="position:absolute;top:699px;left:185px;white-space:nowrap" class="ft03">IA32_MC18_CTL</p>
<p style="position:absolute;top:699px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:699px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:715px;left:449px;white-space:nowrap" class="ft07"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Banks&#160;MC13&#160;through&#160;MC&#160;18&#160;report&#160;MC&#160;error&#160;from&#160;the&#160;integrated&#160;</p>
<p style="position:absolute;top:753px;left:449px;white-space:nowrap" class="ft03">memory controllers.</p>
<p style="position:absolute;top:723px;left:79px;white-space:nowrap" class="ft03">449H</p>
<p style="position:absolute;top:723px;left:135px;white-space:nowrap" class="ft03">1097</p>
<p style="position:absolute;top:723px;left:185px;white-space:nowrap" class="ft03">IA32_MC18_STATUS</p>
<p style="position:absolute;top:723px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:746px;left:79px;white-space:nowrap" class="ft03">44AH</p>
<p style="position:absolute;top:746px;left:135px;white-space:nowrap" class="ft03">1098</p>
<p style="position:absolute;top:746px;left:185px;white-space:nowrap" class="ft03">IA32_MC18_ADDR</p>
<p style="position:absolute;top:746px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:771px;left:79px;white-space:nowrap" class="ft03">44BH</p>
<p style="position:absolute;top:771px;left:135px;white-space:nowrap" class="ft03">1099</p>
<p style="position:absolute;top:771px;left:185px;white-space:nowrap" class="ft03">IA32_MC18_MISC</p>
<p style="position:absolute;top:771px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:795px;left:80px;white-space:nowrap" class="ft03">44CH</p>
<p style="position:absolute;top:795px;left:135px;white-space:nowrap" class="ft03">1100</p>
<p style="position:absolute;top:795px;left:185px;white-space:nowrap" class="ft03">IA32_MC19_CTL</p>
<p style="position:absolute;top:795px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:795px;left:449px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a>&#160;through<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:811px;left:449px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4,&#160;“IA32_MCi_MISC MSRs.”.<br/></a>Bank&#160;MC19&#160;reports&#160;MC&#160;error from&#160;a link&#160;interconnect&#160;module.</p>
<p style="position:absolute;top:818px;left:79px;white-space:nowrap" class="ft03">44DH</p>
<p style="position:absolute;top:818px;left:135px;white-space:nowrap" class="ft03">1101</p>
<p style="position:absolute;top:818px;left:185px;white-space:nowrap" class="ft03">IA32_MC19_STATUS</p>
<p style="position:absolute;top:818px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:843px;left:80px;white-space:nowrap" class="ft03">44EH</p>
<p style="position:absolute;top:843px;left:135px;white-space:nowrap" class="ft03">1102</p>
<p style="position:absolute;top:843px;left:185px;white-space:nowrap" class="ft03">IA32_MC19_ADDR</p>
<p style="position:absolute;top:843px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:867px;left:80px;white-space:nowrap" class="ft03">44FH</p>
<p style="position:absolute;top:867px;left:135px;white-space:nowrap" class="ft03">1103</p>
<p style="position:absolute;top:867px;left:185px;white-space:nowrap" class="ft03">IA32_MC19_MISC</p>
<p style="position:absolute;top:867px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:100px;left:70px;white-space:nowrap" class="ft05">Table 35-39. &#160;Machine&#160;Check&#160;MSRs&#160;Supported&#160;by&#160;Future&#160;Intel® Xeon®&#160;Processors with&#160;DisplayFamily_DisplayModel&#160;</p>
<p style="position:absolute;top:118px;left:425px;white-space:nowrap" class="ft05">06_55H</p>
<p style="position:absolute;top:142px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:159px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:142px;left:379px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:182px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
