<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMiRo-OS: ChibiOS/HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMiRo-OS
   &#160;<span id="projectnumber">2.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__stm32f407gdisc1__cfg__chibioshal.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ChibiOS/HAL<div class="ingroups"><a class="el" href="group__modules.html">Devices (a.k.a. Modules)</a> &raquo; <a class="el" href="group__stm32f407gdisc1.html">STM32F407G-DISC1</a> &raquo; <a class="el" href="group__stm32f407gdisc1__cfg.html">Configurations</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Todo.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0c6e082281a64ec7ff64672f81580f84"><td class="memItemLeft" align="right" valign="top"><a id="ga0c6e082281a64ec7ff64672f81580f84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CHIBIOS_HAL_CONF_</b></td></tr>
<tr class="separator:ga0c6e082281a64ec7ff64672f81580f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d2ee57d42f6bf6ab17cf6ea78fbf4e"><td class="memItemLeft" align="right" valign="top"><a id="gae4d2ee57d42f6bf6ab17cf6ea78fbf4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CHIBIOS_HAL_CONF_VER_8_0_</b></td></tr>
<tr class="separator:gae4d2ee57d42f6bf6ab17cf6ea78fbf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2311bcc7b41bfba183c9ec1a64a11e93"><td class="memItemLeft" align="right" valign="top"><a id="ga2311bcc7b41bfba183c9ec1a64a11e93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga2311bcc7b41bfba183c9ec1a64a11e93">HAL_USE_PAL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga2311bcc7b41bfba183c9ec1a64a11e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PAL subsystem. <br /></td></tr>
<tr class="separator:ga2311bcc7b41bfba183c9ec1a64a11e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413a1b6c0ca2c9e524df50ceac1275fd"><td class="memItemLeft" align="right" valign="top"><a id="ga413a1b6c0ca2c9e524df50ceac1275fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga413a1b6c0ca2c9e524df50ceac1275fd">HAL_USE_ADC</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga413a1b6c0ca2c9e524df50ceac1275fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ADC subsystem. <br /></td></tr>
<tr class="separator:ga413a1b6c0ca2c9e524df50ceac1275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e351185eace5acfd90b65c9fe796355"><td class="memItemLeft" align="right" valign="top"><a id="ga2e351185eace5acfd90b65c9fe796355"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga2e351185eace5acfd90b65c9fe796355">HAL_USE_CAN</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga2e351185eace5acfd90b65c9fe796355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the CAN subsystem. <br /></td></tr>
<tr class="separator:ga2e351185eace5acfd90b65c9fe796355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afc9d1e6be6098bf66d1b9b1914ac51"><td class="memItemLeft" align="right" valign="top"><a id="ga6afc9d1e6be6098bf66d1b9b1914ac51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga6afc9d1e6be6098bf66d1b9b1914ac51">HAL_USE_CRY</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga6afc9d1e6be6098bf66d1b9b1914ac51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the cryptographic subsystem. <br /></td></tr>
<tr class="separator:ga6afc9d1e6be6098bf66d1b9b1914ac51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9dbe1932df28930e9cfff6000b43d6"><td class="memItemLeft" align="right" valign="top"><a id="gafa9dbe1932df28930e9cfff6000b43d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gafa9dbe1932df28930e9cfff6000b43d6">HAL_USE_DAC</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gafa9dbe1932df28930e9cfff6000b43d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DAC subsystem. <br /></td></tr>
<tr class="separator:gafa9dbe1932df28930e9cfff6000b43d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dce30ad876a7395110beee8c9a5bcf4"><td class="memItemLeft" align="right" valign="top"><a id="ga3dce30ad876a7395110beee8c9a5bcf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga3dce30ad876a7395110beee8c9a5bcf4">HAL_USE_EFL</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga3dce30ad876a7395110beee8c9a5bcf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the EFlash subsystem. <br /></td></tr>
<tr class="separator:ga3dce30ad876a7395110beee8c9a5bcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4702b9e1b6fa2869e26c274fccd53f0"><td class="memItemLeft" align="right" valign="top"><a id="gab4702b9e1b6fa2869e26c274fccd53f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gab4702b9e1b6fa2869e26c274fccd53f0">HAL_USE_GPT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gab4702b9e1b6fa2869e26c274fccd53f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the GPT subsystem. <br /></td></tr>
<tr class="separator:gab4702b9e1b6fa2869e26c274fccd53f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5eb94efa72e401dc17a356b27f4e7e5"><td class="memItemLeft" align="right" valign="top"><a id="gae5eb94efa72e401dc17a356b27f4e7e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gae5eb94efa72e401dc17a356b27f4e7e5">HAL_USE_I2C</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gae5eb94efa72e401dc17a356b27f4e7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C subsystem. <br /></td></tr>
<tr class="separator:gae5eb94efa72e401dc17a356b27f4e7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a92967aad4c273b71d8db15731d50d4"><td class="memItemLeft" align="right" valign="top"><a id="ga5a92967aad4c273b71d8db15731d50d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga5a92967aad4c273b71d8db15731d50d4">HAL_USE_I2S</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga5a92967aad4c273b71d8db15731d50d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2S subsystem. <br /></td></tr>
<tr class="separator:ga5a92967aad4c273b71d8db15731d50d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58fde738d018b1233a5441ae4c6245b"><td class="memItemLeft" align="right" valign="top"><a id="gac58fde738d018b1233a5441ae4c6245b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gac58fde738d018b1233a5441ae4c6245b">HAL_USE_ICU</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gac58fde738d018b1233a5441ae4c6245b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ICU subsystem. <br /></td></tr>
<tr class="separator:gac58fde738d018b1233a5441ae4c6245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da24d012c72a79db22e5621b391d3da"><td class="memItemLeft" align="right" valign="top"><a id="ga0da24d012c72a79db22e5621b391d3da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga0da24d012c72a79db22e5621b391d3da">HAL_USE_MAC</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga0da24d012c72a79db22e5621b391d3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the MAC subsystem. <br /></td></tr>
<tr class="separator:ga0da24d012c72a79db22e5621b391d3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4461ac2cc33590839ed91f2e940079"><td class="memItemLeft" align="right" valign="top"><a id="gafc4461ac2cc33590839ed91f2e940079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gafc4461ac2cc33590839ed91f2e940079">HAL_USE_MMC_SPI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gafc4461ac2cc33590839ed91f2e940079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the MMC_SPI subsystem. <br /></td></tr>
<tr class="separator:gafc4461ac2cc33590839ed91f2e940079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7a560610f96b2858d51c36d65f8c2f"><td class="memItemLeft" align="right" valign="top"><a id="gafb7a560610f96b2858d51c36d65f8c2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gafb7a560610f96b2858d51c36d65f8c2f">HAL_USE_PWM</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gafb7a560610f96b2858d51c36d65f8c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWM subsystem. <br /></td></tr>
<tr class="separator:gafb7a560610f96b2858d51c36d65f8c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b052f0e037972fc7ab3a72087c14d7"><td class="memItemLeft" align="right" valign="top"><a id="ga99b052f0e037972fc7ab3a72087c14d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga99b052f0e037972fc7ab3a72087c14d7">HAL_USE_QEI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga99b052f0e037972fc7ab3a72087c14d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the QEI subsystem. <br /></td></tr>
<tr class="separator:ga99b052f0e037972fc7ab3a72087c14d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d20632810c9bb1601a19973977f55c"><td class="memItemLeft" align="right" valign="top"><a id="ga17d20632810c9bb1601a19973977f55c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga17d20632810c9bb1601a19973977f55c">HAL_USE_RTC</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga17d20632810c9bb1601a19973977f55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the RTC subsystem. <br /></td></tr>
<tr class="separator:ga17d20632810c9bb1601a19973977f55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f315a18b911f426da736c42ab20325"><td class="memItemLeft" align="right" valign="top"><a id="ga06f315a18b911f426da736c42ab20325"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga06f315a18b911f426da736c42ab20325">HAL_USE_SDC</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga06f315a18b911f426da736c42ab20325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SDC subsystem. <br /></td></tr>
<tr class="separator:ga06f315a18b911f426da736c42ab20325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720d92b9c3a00d952f6f0c8665b54ebb"><td class="memItemLeft" align="right" valign="top"><a id="ga720d92b9c3a00d952f6f0c8665b54ebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga720d92b9c3a00d952f6f0c8665b54ebb">HAL_USE_SERIAL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga720d92b9c3a00d952f6f0c8665b54ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SERIAL subsystem. <br /></td></tr>
<tr class="separator:ga720d92b9c3a00d952f6f0c8665b54ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c970fb20565143ad8b65720c0b2d0e"><td class="memItemLeft" align="right" valign="top"><a id="ga79c970fb20565143ad8b65720c0b2d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga79c970fb20565143ad8b65720c0b2d0e">HAL_USE_SERIAL_USB</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga79c970fb20565143ad8b65720c0b2d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SERIAL over USB subsystem. <br /></td></tr>
<tr class="separator:ga79c970fb20565143ad8b65720c0b2d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f39dcdca49f804a5bbce108da17e54e"><td class="memItemLeft" align="right" valign="top"><a id="ga5f39dcdca49f804a5bbce108da17e54e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga5f39dcdca49f804a5bbce108da17e54e">HAL_USE_SIO</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga5f39dcdca49f804a5bbce108da17e54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SIO subsystem. <br /></td></tr>
<tr class="separator:ga5f39dcdca49f804a5bbce108da17e54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a3c5bee9ed1f665aace8b88fed9b2b"><td class="memItemLeft" align="right" valign="top"><a id="ga33a3c5bee9ed1f665aace8b88fed9b2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga33a3c5bee9ed1f665aace8b88fed9b2b">HAL_USE_SPI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga33a3c5bee9ed1f665aace8b88fed9b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI subsystem. <br /></td></tr>
<tr class="separator:ga33a3c5bee9ed1f665aace8b88fed9b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f5ecf9adab30d9a0cea8fe306ae76e"><td class="memItemLeft" align="right" valign="top"><a id="ga11f5ecf9adab30d9a0cea8fe306ae76e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga11f5ecf9adab30d9a0cea8fe306ae76e">HAL_USE_TRNG</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga11f5ecf9adab30d9a0cea8fe306ae76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TRNG subsystem. <br /></td></tr>
<tr class="separator:ga11f5ecf9adab30d9a0cea8fe306ae76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73220cad2edf2aee77b7ce1b53cacff0"><td class="memItemLeft" align="right" valign="top"><a id="ga73220cad2edf2aee77b7ce1b53cacff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga73220cad2edf2aee77b7ce1b53cacff0">HAL_USE_UART</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga73220cad2edf2aee77b7ce1b53cacff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the UART subsystem. <br /></td></tr>
<tr class="separator:ga73220cad2edf2aee77b7ce1b53cacff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8f8fc6010f46f5baae4a369e14974e"><td class="memItemLeft" align="right" valign="top"><a id="gafc8f8fc6010f46f5baae4a369e14974e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gafc8f8fc6010f46f5baae4a369e14974e">HAL_USE_USB</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gafc8f8fc6010f46f5baae4a369e14974e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USB subsystem. <br /></td></tr>
<tr class="separator:gafc8f8fc6010f46f5baae4a369e14974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3be0803223f25a5edeed87f56b526c3"><td class="memItemLeft" align="right" valign="top"><a id="gac3be0803223f25a5edeed87f56b526c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gac3be0803223f25a5edeed87f56b526c3">HAL_USE_WDG</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gac3be0803223f25a5edeed87f56b526c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the WDG subsystem. <br /></td></tr>
<tr class="separator:gac3be0803223f25a5edeed87f56b526c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8667460a7b5c6e318d510722d7d0e900"><td class="memItemLeft" align="right" valign="top"><a id="ga8667460a7b5c6e318d510722d7d0e900"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga8667460a7b5c6e318d510722d7d0e900">HAL_USE_WSPI</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga8667460a7b5c6e318d510722d7d0e900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the WSPI subsystem. <br /></td></tr>
<tr class="separator:ga8667460a7b5c6e318d510722d7d0e900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6b7a1d53c34840c28812d66317791a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga7f6b7a1d53c34840c28812d66317791a">PAL_USE_CALLBACKS</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga7f6b7a1d53c34840c28812d66317791a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga7f6b7a1d53c34840c28812d66317791a">More...</a><br /></td></tr>
<tr class="separator:ga7f6b7a1d53c34840c28812d66317791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208046a85e4e6a358c2c6590449f76af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga208046a85e4e6a358c2c6590449f76af">PAL_USE_WAIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga208046a85e4e6a358c2c6590449f76af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga208046a85e4e6a358c2c6590449f76af">More...</a><br /></td></tr>
<tr class="separator:ga208046a85e4e6a358c2c6590449f76af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e892a4090185fbdda9bb105bc03b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga39e892a4090185fbdda9bb105bc03b4f">ADC_USE_WAIT</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga39e892a4090185fbdda9bb105bc03b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga39e892a4090185fbdda9bb105bc03b4f">More...</a><br /></td></tr>
<tr class="separator:ga39e892a4090185fbdda9bb105bc03b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0893cb47e338c2dabad34b974a0a88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gac0893cb47e338c2dabad34b974a0a88d">ADC_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gac0893cb47e338c2dabad34b974a0a88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the <code>adcAcquireBus()</code> and <code>adcReleaseBus()</code> APIs.  <a href="#gac0893cb47e338c2dabad34b974a0a88d">More...</a><br /></td></tr>
<tr class="separator:gac0893cb47e338c2dabad34b974a0a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5294d9d12e4186c781df3b2f1d8bd80b"><td class="memItemLeft" align="right" valign="top"><a id="ga5294d9d12e4186c781df3b2f1d8bd80b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga5294d9d12e4186c781df3b2f1d8bd80b">CAN_USE_SLEEP_MODE</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga5294d9d12e4186c781df3b2f1d8bd80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode related APIs inclusion switch. <br /></td></tr>
<tr class="separator:ga5294d9d12e4186c781df3b2f1d8bd80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4933b8609e6e61d34785dfc4ea4718f"><td class="memItemLeft" align="right" valign="top"><a id="gad4933b8609e6e61d34785dfc4ea4718f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gad4933b8609e6e61d34785dfc4ea4718f">CAN_ENFORCE_USE_CALLBACKS</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gad4933b8609e6e61d34785dfc4ea4718f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enforces the driver to use direct callbacks rather than OSAL events. <br /></td></tr>
<tr class="separator:gad4933b8609e6e61d34785dfc4ea4718f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf928366a58646214378d8eef8263a453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gaf928366a58646214378d8eef8263a453">HAL_CRY_USE_FALLBACK</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gaf928366a58646214378d8eef8263a453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SW fall-back of the cryptographic driver.  <a href="#gaf928366a58646214378d8eef8263a453">More...</a><br /></td></tr>
<tr class="separator:gaf928366a58646214378d8eef8263a453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398a24db3d6c21e660212176cce2bc97"><td class="memItemLeft" align="right" valign="top"><a id="ga398a24db3d6c21e660212176cce2bc97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga398a24db3d6c21e660212176cce2bc97">HAL_CRY_ENFORCE_FALLBACK</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga398a24db3d6c21e660212176cce2bc97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Makes the driver forcibly use the fall-back implementations. <br /></td></tr>
<tr class="separator:ga398a24db3d6c21e660212176cce2bc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9d70d609613cedfc4fa271c5acc184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga6d9d70d609613cedfc4fa271c5acc184">DAC_USE_WAIT</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga6d9d70d609613cedfc4fa271c5acc184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga6d9d70d609613cedfc4fa271c5acc184">More...</a><br /></td></tr>
<tr class="separator:ga6d9d70d609613cedfc4fa271c5acc184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ef252d5060d6a917775b8f5faefc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gaa5ef252d5060d6a917775b8f5faefc51">DAC_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gaa5ef252d5060d6a917775b8f5faefc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the <code>dacAcquireBus()</code> and <code>dacReleaseBus()</code> APIs.  <a href="#gaa5ef252d5060d6a917775b8f5faefc51">More...</a><br /></td></tr>
<tr class="separator:gaa5ef252d5060d6a917775b8f5faefc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7125642404a6fd3d4985d1cb6e1b7b0a"><td class="memItemLeft" align="right" valign="top"><a id="ga7125642404a6fd3d4985d1cb6e1b7b0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga7125642404a6fd3d4985d1cb6e1b7b0a">I2C_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga7125642404a6fd3d4985d1cb6e1b7b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the mutual exclusion APIs on the I2C bus. <br /></td></tr>
<tr class="separator:ga7125642404a6fd3d4985d1cb6e1b7b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad763d9426413cf2fe3922ebb8578bc59"><td class="memItemLeft" align="right" valign="top"><a id="gad763d9426413cf2fe3922ebb8578bc59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gad763d9426413cf2fe3922ebb8578bc59">MAC_USE_ZERO_COPY</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gad763d9426413cf2fe3922ebb8578bc59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the zero-copy API. <br /></td></tr>
<tr class="separator:gad763d9426413cf2fe3922ebb8578bc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887da1c1383a9e7b45c4464877a7e05e"><td class="memItemLeft" align="right" valign="top"><a id="ga887da1c1383a9e7b45c4464877a7e05e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga887da1c1383a9e7b45c4464877a7e05e">MAC_USE_EVENTS</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga887da1c1383a9e7b45c4464877a7e05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables an event sources for incoming packets. <br /></td></tr>
<tr class="separator:ga887da1c1383a9e7b45c4464877a7e05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3087dfffa81dd8a0a80ee92746e65fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga3087dfffa81dd8a0a80ee92746e65fe2">MMC_NICE_WAITING</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga3087dfffa81dd8a0a80ee92746e65fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delays insertions.  <a href="#ga3087dfffa81dd8a0a80ee92746e65fe2">More...</a><br /></td></tr>
<tr class="separator:ga3087dfffa81dd8a0a80ee92746e65fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d39f0c9799062f0698d97c26e6fa42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga8d39f0c9799062f0698d97c26e6fa42d">SDC_INIT_RETRY</a>&#160;&#160;&#160;100</td></tr>
<tr class="memdesc:ga8d39f0c9799062f0698d97c26e6fa42d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of initialization attempts before rejecting the card.  <a href="#ga8d39f0c9799062f0698d97c26e6fa42d">More...</a><br /></td></tr>
<tr class="separator:ga8d39f0c9799062f0698d97c26e6fa42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f938eff7370feb8de8411e255d21b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga4f938eff7370feb8de8411e255d21b01">SDC_MMC_SUPPORT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga4f938eff7370feb8de8411e255d21b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Include support for MMC cards.  <a href="#ga4f938eff7370feb8de8411e255d21b01">More...</a><br /></td></tr>
<tr class="separator:ga4f938eff7370feb8de8411e255d21b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3391c832c171a8606b0fc864766f08ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga3391c832c171a8606b0fc864766f08ba">SDC_NICE_WAITING</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga3391c832c171a8606b0fc864766f08ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delays insertions.  <a href="#ga3391c832c171a8606b0fc864766f08ba">More...</a><br /></td></tr>
<tr class="separator:ga3391c832c171a8606b0fc864766f08ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4075652ed97018b997b66119b6054816"><td class="memItemLeft" align="right" valign="top"><a id="ga4075652ed97018b997b66119b6054816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga4075652ed97018b997b66119b6054816">SDC_INIT_OCR_V20</a>&#160;&#160;&#160;0x50FF8000U</td></tr>
<tr class="memdesc:ga4075652ed97018b997b66119b6054816"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCR initialization constant for V20 cards. <br /></td></tr>
<tr class="separator:ga4075652ed97018b997b66119b6054816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5f20ab8b47c26bb88687cf22452218"><td class="memItemLeft" align="right" valign="top"><a id="ga6a5f20ab8b47c26bb88687cf22452218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga6a5f20ab8b47c26bb88687cf22452218">SDC_INIT_OCR</a>&#160;&#160;&#160;0x80100000U</td></tr>
<tr class="memdesc:ga6a5f20ab8b47c26bb88687cf22452218"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCR initialization constant for non-V20 cards. <br /></td></tr>
<tr class="separator:ga6a5f20ab8b47c26bb88687cf22452218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4c08ac23f83ac9d58c50ff840de516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gacb4c08ac23f83ac9d58c50ff840de516">SERIAL_DEFAULT_BITRATE</a>&#160;&#160;&#160;115200</td></tr>
<tr class="memdesc:gacb4c08ac23f83ac9d58c50ff840de516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default bit rate.  <a href="#gacb4c08ac23f83ac9d58c50ff840de516">More...</a><br /></td></tr>
<tr class="separator:gacb4c08ac23f83ac9d58c50ff840de516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a9fb00c7a1ce0fe70f263d8fd820e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga81a9fb00c7a1ce0fe70f263d8fd820e8">SERIAL_BUFFERS_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga81a9fb00c7a1ce0fe70f263d8fd820e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial buffers size.  <a href="#ga81a9fb00c7a1ce0fe70f263d8fd820e8">More...</a><br /></td></tr>
<tr class="separator:ga81a9fb00c7a1ce0fe70f263d8fd820e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf56cd41fe3c1b782319254f498f0840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gadf56cd41fe3c1b782319254f498f0840">SIO_DEFAULT_BITRATE</a>&#160;&#160;&#160;38400</td></tr>
<tr class="memdesc:gadf56cd41fe3c1b782319254f498f0840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default bit rate.  <a href="#gadf56cd41fe3c1b782319254f498f0840">More...</a><br /></td></tr>
<tr class="separator:gadf56cd41fe3c1b782319254f498f0840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af79383aebbf10e586d0b601cc07a6c"><td class="memItemLeft" align="right" valign="top"><a id="ga1af79383aebbf10e586d0b601cc07a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga1af79383aebbf10e586d0b601cc07a6c">SIO_USE_SYNCHRONIZATION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga1af79383aebbf10e586d0b601cc07a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support for thread synchronization API. <br /></td></tr>
<tr class="separator:ga1af79383aebbf10e586d0b601cc07a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24727a5407c6a41af53b59588592da80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga24727a5407c6a41af53b59588592da80">SERIAL_USB_BUFFERS_SIZE</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:ga24727a5407c6a41af53b59588592da80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial over USB buffers size.  <a href="#ga24727a5407c6a41af53b59588592da80">More...</a><br /></td></tr>
<tr class="separator:ga24727a5407c6a41af53b59588592da80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c332b2493fd2106beb13425549120fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga0c332b2493fd2106beb13425549120fe">SERIAL_USB_BUFFERS_NUMBER</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0c332b2493fd2106beb13425549120fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial over USB number of buffers.  <a href="#ga0c332b2493fd2106beb13425549120fe">More...</a><br /></td></tr>
<tr class="separator:ga0c332b2493fd2106beb13425549120fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9ab1488423fa10a22f506c6e74b563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga0c9ab1488423fa10a22f506c6e74b563">SPI_USE_WAIT</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga0c9ab1488423fa10a22f506c6e74b563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga0c9ab1488423fa10a22f506c6e74b563">More...</a><br /></td></tr>
<tr class="separator:ga0c9ab1488423fa10a22f506c6e74b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f1e6c4916a04f70e268c594faaa227"><td class="memItemLeft" align="right" valign="top"><a id="ga24f1e6c4916a04f70e268c594faaa227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga24f1e6c4916a04f70e268c594faaa227">SPI_USE_ASSERT_ON_ERROR</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga24f1e6c4916a04f70e268c594faaa227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an assertion on function errors before returning. <br /></td></tr>
<tr class="separator:ga24f1e6c4916a04f70e268c594faaa227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d1818f9631f955f7cc94629b1d5498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga36d1818f9631f955f7cc94629b1d5498">SPI_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga36d1818f9631f955f7cc94629b1d5498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the <code>spiAcquireBus()</code> and <code>spiReleaseBus()</code> APIs.  <a href="#ga36d1818f9631f955f7cc94629b1d5498">More...</a><br /></td></tr>
<tr class="separator:ga36d1818f9631f955f7cc94629b1d5498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c76adbcd61b596f7af3c5448534a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gabc1c76adbcd61b596f7af3c5448534a7">SPI_SELECT_MODE</a>&#160;&#160;&#160;SPI_SELECT_MODE_LINE</td></tr>
<tr class="memdesc:gabc1c76adbcd61b596f7af3c5448534a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handling method for SPI CS line.  <a href="#gabc1c76adbcd61b596f7af3c5448534a7">More...</a><br /></td></tr>
<tr class="separator:gabc1c76adbcd61b596f7af3c5448534a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccbb19b26b53ba0a8e40cb6b8650114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga3ccbb19b26b53ba0a8e40cb6b8650114">UART_USE_WAIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga3ccbb19b26b53ba0a8e40cb6b8650114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga3ccbb19b26b53ba0a8e40cb6b8650114">More...</a><br /></td></tr>
<tr class="separator:ga3ccbb19b26b53ba0a8e40cb6b8650114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae689e57cf792af401c324de566038687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gae689e57cf792af401c324de566038687">UART_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gae689e57cf792af401c324de566038687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the <code>uartAcquireBus()</code> and <code>uartReleaseBus()</code> APIs.  <a href="#gae689e57cf792af401c324de566038687">More...</a><br /></td></tr>
<tr class="separator:gae689e57cf792af401c324de566038687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150144a73f541c7aca03c61f5ae16a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#ga150144a73f541c7aca03c61f5ae16a6e">USB_USE_WAIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga150144a73f541c7aca03c61f5ae16a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#ga150144a73f541c7aca03c61f5ae16a6e">More...</a><br /></td></tr>
<tr class="separator:ga150144a73f541c7aca03c61f5ae16a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2ef47cbdd6357300f07a8f534b525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gabe2ef47cbdd6357300f07a8f534b525d">WSPI_USE_WAIT</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gabe2ef47cbdd6357300f07a8f534b525d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables synchronous APIs.  <a href="#gabe2ef47cbdd6357300f07a8f534b525d">More...</a><br /></td></tr>
<tr class="separator:gabe2ef47cbdd6357300f07a8f534b525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf61573774e030f18f903fce854f7b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f407gdisc1__cfg__chibioshal.html#gadf61573774e030f18f903fce854f7b1a">WSPI_USE_MUTUAL_EXCLUSION</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gadf61573774e030f18f903fce854f7b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the <code>wspiAcquireBus()</code> and <code>wspiReleaseBus()</code> APIs.  <a href="#gadf61573774e030f18f903fce854f7b1a">More...</a><br /></td></tr>
<tr class="separator:gadf61573774e030f18f903fce854f7b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c41ac9534659a9a1d50d6772bdb7c91"><td class="memItemLeft" align="right" valign="top"><a id="ga6c41ac9534659a9a1d50d6772bdb7c91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F4xx_MCUCONF</b></td></tr>
<tr class="separator:ga6c41ac9534659a9a1d50d6772bdb7c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53bd5c2b11b39ed0691812bf91b6144"><td class="memItemLeft" align="right" valign="top"><a id="gac53bd5c2b11b39ed0691812bf91b6144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F405_MCUCONF</b></td></tr>
<tr class="separator:gac53bd5c2b11b39ed0691812bf91b6144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb579efb75147d7b6341465bb59f11a6"><td class="memItemLeft" align="right" valign="top"><a id="gabb579efb75147d7b6341465bb59f11a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F415_MCUCONF</b></td></tr>
<tr class="separator:gabb579efb75147d7b6341465bb59f11a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb36e6e11262ea2ca40a8f50da930002"><td class="memItemLeft" align="right" valign="top"><a id="gaeb36e6e11262ea2ca40a8f50da930002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F407_MCUCONF</b></td></tr>
<tr class="separator:gaeb36e6e11262ea2ca40a8f50da930002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7275e212adb489098bfcb05dc20afd16"><td class="memItemLeft" align="right" valign="top"><a id="ga7275e212adb489098bfcb05dc20afd16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32F417_MCUCONF</b></td></tr>
<tr class="separator:ga7275e212adb489098bfcb05dc20afd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top"><a id="gaffb519ca907542b6bff9104700c0009d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_NO_INIT</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top"><a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PVD_ENABLE</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLS</b>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top"><a id="ga2fc47be2589d2a861f2a7e94048d7035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_BKPRAM_ENABLE</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top"><a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HSI_ENABLED</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top"><a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LSI_ENABLED</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top"><a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HSE_ENABLED</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top"><a id="ga05b49e91f478558d33b2b862718758fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_LSE_ENABLED</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top"><a id="gab61440cd331858b31458b3ce72abf906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CLOCK48_REQUIRED</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top"><a id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SW</b>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top"><a id="ga811cfbd049f0ab00976def9593849d32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLSRC</b>&#160;&#160;&#160;STM32_PLLSRC_HSE</td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top"><a id="gacba56aaa8c0bd717ad217771ee8300c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLM_VALUE</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top"><a id="ga42a8bb439be9c6c643c7ab48f02ee662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLN_VALUE</b>&#160;&#160;&#160;336</td></tr>
<tr class="separator:ga42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top"><a id="ga0a2a10496ad437bb1bf6bf23892148e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLP_VALUE</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top"><a id="gadc27d1e2fcdedcb56fc15a41e5f43d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLQ_VALUE</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top"><a id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HPRE</b>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PPRE1</b>&#160;&#160;&#160;STM32_PPRE1_DIV4</td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top"><a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PPRE2</b>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top"><a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTCSEL</b>&#160;&#160;&#160;STM32_RTCSEL_LSI</td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top"><a id="gaea50a21db71009ebc7951180dc0d29ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTCPRE_VALUE</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top"><a id="ga66f4dea2ca69a6afdc2a05593ddb4999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MCO1SEL</b>&#160;&#160;&#160;STM32_MCO1SEL_HSI</td></tr>
<tr class="separator:ga66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top"><a id="gaeadb80a063dd3d4975ca3947a18ff995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MCO1PRE</b>&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td></tr>
<tr class="separator:gaeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top"><a id="gada1164056ea271b26c923140f69ace87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MCO2SEL</b>&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td></tr>
<tr class="separator:gada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top"><a id="ga7625378f7bf7e1a50a58739742839619"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MCO2PRE</b>&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td></tr>
<tr class="separator:ga7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top"><a id="ga54203015c2973969adee1dd719010d3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2SSRC</b>&#160;&#160;&#160;STM32_I2SSRC_CKIN</td></tr>
<tr class="separator:ga54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top"><a id="gaa2179285dbf70d5d5a370c3353737813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLI2SN_VALUE</b>&#160;&#160;&#160;192</td></tr>
<tr class="separator:gaa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top"><a id="gaa6385bafac509e5ef0926a722fc54adb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PLLI2SR_VALUE</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41843060367f2e2b20468f1a5769948b"><td class="memItemLeft" align="right" valign="top"><a id="ga41843060367f2e2b20468f1a5769948b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI0_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga41843060367f2e2b20468f1a5769948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5e4469d6bb2263c760f685f9ce86ef"><td class="memItemLeft" align="right" valign="top"><a id="ga6f5e4469d6bb2263c760f685f9ce86ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI1_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6f5e4469d6bb2263c760f685f9ce86ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ffb9c3ba8d88b6367b675054e3c710"><td class="memItemLeft" align="right" valign="top"><a id="gae4ffb9c3ba8d88b6367b675054e3c710"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI2_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae4ffb9c3ba8d88b6367b675054e3c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fe6fb696c105d6e048bde844db0224"><td class="memItemLeft" align="right" valign="top"><a id="ga38fe6fb696c105d6e048bde844db0224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI3_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga38fe6fb696c105d6e048bde844db0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366b4f70dd30f409ad8c14e609e4bbaa"><td class="memItemLeft" align="right" valign="top"><a id="ga366b4f70dd30f409ad8c14e609e4bbaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI4_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga366b4f70dd30f409ad8c14e609e4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129d06108ea8829ba174e33ff73e7e67"><td class="memItemLeft" align="right" valign="top"><a id="ga129d06108ea8829ba174e33ff73e7e67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI5_9_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga129d06108ea8829ba174e33ff73e7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memItemLeft" align="right" valign="top"><a id="ga2f21ba8c5368006a26a3e5e1d7e60fdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI10_15_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7f425a6497d9bc92b54a3c420731fe"><td class="memItemLeft" align="right" valign="top"><a id="ga0a7f425a6497d9bc92b54a3c420731fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI16_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0a7f425a6497d9bc92b54a3c420731fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2286ff5fc5fdf03b469795a704619e"><td class="memItemLeft" align="right" valign="top"><a id="ga9d2286ff5fc5fdf03b469795a704619e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI17_PRIORITY</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga9d2286ff5fc5fdf03b469795a704619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b7522f34798df184f9e8d5024881df"><td class="memItemLeft" align="right" valign="top"><a id="ga15b7522f34798df184f9e8d5024881df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI18_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga15b7522f34798df184f9e8d5024881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memItemLeft" align="right" valign="top"><a id="ga2c23ca2f86fdf0dee176c1f762d2b2dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI19_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d47540519839760fa98c1b07e38a15e"><td class="memItemLeft" align="right" valign="top"><a id="ga3d47540519839760fa98c1b07e38a15e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI20_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3d47540519839760fa98c1b07e38a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fda7273ead6331f250642d18e55b25"><td class="memItemLeft" align="right" valign="top"><a id="ga71fda7273ead6331f250642d18e55b25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI21_PRIORITY</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga71fda7273ead6331f250642d18e55b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4331268b38458a2ad2cb4ff49021e371"><td class="memItemLeft" align="right" valign="top"><a id="ga4331268b38458a2ad2cb4ff49021e371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_EXTI22_PRIORITY</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga4331268b38458a2ad2cb4ff49021e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b831d797ee0373adbd64ecb8fea802"><td class="memItemLeft" align="right" valign="top"><a id="ga75b831d797ee0373adbd64ecb8fea802"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM1_BRK_TIM9_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga75b831d797ee0373adbd64ecb8fea802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e86e72cf894d2541c7281dba08d54df"><td class="memItemLeft" align="right" valign="top"><a id="ga0e86e72cf894d2541c7281dba08d54df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM1_UP_TIM10_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0e86e72cf894d2541c7281dba08d54df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6180f96ab7e469c2640208eaaf092c6"><td class="memItemLeft" align="right" valign="top"><a id="gac6180f96ab7e469c2640208eaaf092c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM1_TRGCO_TIM11_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac6180f96ab7e469c2640208eaaf092c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfdd029a5a6ccdf27dbb44496687794a"><td class="memItemLeft" align="right" valign="top"><a id="gadfdd029a5a6ccdf27dbb44496687794a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM1_CC_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadfdd029a5a6ccdf27dbb44496687794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a198b443047d1c7f0c8a63814f10b4"><td class="memItemLeft" align="right" valign="top"><a id="ga73a198b443047d1c7f0c8a63814f10b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM2_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga73a198b443047d1c7f0c8a63814f10b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f843d7cc191d089060ce8c9cf2a36b"><td class="memItemLeft" align="right" valign="top"><a id="ga82f843d7cc191d089060ce8c9cf2a36b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM3_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga82f843d7cc191d089060ce8c9cf2a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa7622cf407262b87afcc9b100945d1"><td class="memItemLeft" align="right" valign="top"><a id="ga7aa7622cf407262b87afcc9b100945d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM4_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7aa7622cf407262b87afcc9b100945d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ba904a80d78b89d77e6b637018dd43"><td class="memItemLeft" align="right" valign="top"><a id="ga22ba904a80d78b89d77e6b637018dd43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM5_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga22ba904a80d78b89d77e6b637018dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82292d66a44fde79e42fa1415e8970d8"><td class="memItemLeft" align="right" valign="top"><a id="ga82292d66a44fde79e42fa1415e8970d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM6_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga82292d66a44fde79e42fa1415e8970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7830a1ded607a7eca54d6d83e544bd0"><td class="memItemLeft" align="right" valign="top"><a id="gac7830a1ded607a7eca54d6d83e544bd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM7_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac7830a1ded607a7eca54d6d83e544bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f31c7a5818aefe570bdc913d6d034b"><td class="memItemLeft" align="right" valign="top"><a id="ga52f31c7a5818aefe570bdc913d6d034b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM8_BRK_TIM12_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga52f31c7a5818aefe570bdc913d6d034b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6162f13f4495fe981d3ccd86de2b2c5a"><td class="memItemLeft" align="right" valign="top"><a id="ga6162f13f4495fe981d3ccd86de2b2c5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM8_UP_TIM13_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6162f13f4495fe981d3ccd86de2b2c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc9c80de52b455ce5716ccb0c00e055"><td class="memItemLeft" align="right" valign="top"><a id="ga8bc9c80de52b455ce5716ccb0c00e055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM8_TRGCO_TIM14_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8bc9c80de52b455ce5716ccb0c00e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ebeaa7aa7da2abc838900d137f12f0"><td class="memItemLeft" align="right" valign="top"><a id="gaf1ebeaa7aa7da2abc838900d137f12f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_TIM8_CC_PRIORITY</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf1ebeaa7aa7da2abc838900d137f12f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d2dbb7435d0de2baadcd664c05f831"><td class="memItemLeft" align="right" valign="top"><a id="gaf3d2dbb7435d0de2baadcd664c05f831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_USART1_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf3d2dbb7435d0de2baadcd664c05f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf63803378ecbffbc065ca679d14241"><td class="memItemLeft" align="right" valign="top"><a id="ga1cf63803378ecbffbc065ca679d14241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_USART2_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1cf63803378ecbffbc065ca679d14241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e86000358460638b91377b49baf2a58"><td class="memItemLeft" align="right" valign="top"><a id="ga2e86000358460638b91377b49baf2a58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_USART3_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2e86000358460638b91377b49baf2a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605afb3e9eeac151150a9ebcab9400e6"><td class="memItemLeft" align="right" valign="top"><a id="ga605afb3e9eeac151150a9ebcab9400e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_UART4_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga605afb3e9eeac151150a9ebcab9400e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7822898d25e5d7f57e19db582c2291e"><td class="memItemLeft" align="right" valign="top"><a id="gac7822898d25e5d7f57e19db582c2291e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_UART5_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac7822898d25e5d7f57e19db582c2291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7589580542df9ac572fdc7aaa61ae94"><td class="memItemLeft" align="right" valign="top"><a id="gae7589580542df9ac572fdc7aaa61ae94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IRQ_USART6_PRIORITY</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae7589580542df9ac572fdc7aaa61ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f41637b35e1b3176029cd1ea95e481"><td class="memItemLeft" align="right" valign="top"><a id="ga47f41637b35e1b3176029cd1ea95e481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADCPRE</b>&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV4</td></tr>
<tr class="separator:ga47f41637b35e1b3176029cd1ea95e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top"><a id="ga7256aa7c13b88f877cfb8d4913dcec0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_USE_ADC1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0324f80d5775896053a81432c0475ac3"><td class="memItemLeft" align="right" valign="top"><a id="ga0324f80d5775896053a81432c0475ac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_USE_ADC2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0324f80d5775896053a81432c0475ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbb6a582b057e5065023d7b0fb27821"><td class="memItemLeft" align="right" valign="top"><a id="gabdbb6a582b057e5065023d7b0fb27821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_USE_ADC3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gabdbb6a582b057e5065023d7b0fb27821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top"><a id="ga5a1f7bc818507d43f4d6592bff2ad486"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC1_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 4)</td></tr>
<tr class="separator:ga5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14406df3e82b63f96a67959b5dbff667"><td class="memItemLeft" align="right" valign="top"><a id="ga14406df3e82b63f96a67959b5dbff667"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC2_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:ga14406df3e82b63f96a67959b5dbff667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34182c029cd8f6e924f1b449e3bae0e"><td class="memItemLeft" align="right" valign="top"><a id="gab34182c029cd8f6e924f1b449e3bae0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC3_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 1)</td></tr>
<tr class="separator:gab34182c029cd8f6e924f1b449e3bae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top"><a id="gad19de93466026d8b03a895cae792bce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC1_DMA_PRIORITY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top"><a id="ga65cadd46c1d4b5739f1ef3a623faf196"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC2_DMA_PRIORITY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top"><a id="gaba49d4d898766a690874ccc9e072e4e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC3_DMA_PRIORITY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e21948e78c6cf50c04e64363637dd4"><td class="memItemLeft" align="right" valign="top"><a id="ga58e21948e78c6cf50c04e64363637dd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_IRQ_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga58e21948e78c6cf50c04e64363637dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top"><a id="ga19080c8c395ae24df995fa57a2291465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top"><a id="ga6d5f6197c12d2a74a041b54d6e1b80a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC2_DMA_IRQ_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top"><a id="ga45424a47f5a33df11692d9763b72aa48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_ADC3_DMA_IRQ_PRIORITY</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top"><a id="ga89f37b0b924eaabb6185f95446eed1dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_USE_CAN1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b873df699111f00e6093ed5759e08e"><td class="memItemLeft" align="right" valign="top"><a id="ga00b873df699111f00e6093ed5759e08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_USE_CAN2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga00b873df699111f00e6093ed5759e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top"><a id="gabe8dc2c331e59b626884d0b40433bfab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_CAN1_IRQ_PRIORITY</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea17e07d4f22e7757ac6193ab9d72a15"><td class="memItemLeft" align="right" valign="top"><a id="gaea17e07d4f22e7757ac6193ab9d72a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_CAN2_IRQ_PRIORITY</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaea17e07d4f22e7757ac6193ab9d72a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top"><a id="gaede2afbb11fd84b6db4e101664b4b722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DUAL_MODE</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top"><a id="ga44a9902eb911602a3e113a64907cc051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_USE_DAC1_CH1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top"><a id="ga50529a6ef0b6920d19203b8dd5473aa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_USE_DAC1_CH2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top"><a id="ga0f4f7b6d6f81c3776c89d829bf32f318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top"><a id="gaa2f70df5cf087cd6960d96a88fa9a8dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top"><a id="ga97e3b10a8ba64b330697293890ae9dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH1_DMA_PRIORITY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top"><a id="gaf5e7dd5c5bd6b91423c84da0f38b7821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH2_DMA_PRIORITY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top"><a id="ga1d984652edc3d0045750f20e2094fe15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH1_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:ga1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top"><a id="ga730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH2_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:ga730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top"><a id="ga44c0e5a4a20e05dbb598a408cf1ebee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top"><a id="ga87dac50603730367a564c5ba63c6e9a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top"><a id="ga13e83c85f2c204e9302199f07dfc982e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top"><a id="ga8433ca3b26de12e90ad85d24ddc146ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top"><a id="ga742ec02fd96ff66ed1de33aef54f0707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top"><a id="gaab9d5547752dc673dc08c01b257bbc5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM6</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top"><a id="ga841def6dae41ef14c28273dc71c917df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM7</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top"><a id="ga1b1fc49ad496637c0d24c274c6c17c01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM8</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae899fce9dc050c533cf90d97599d27"><td class="memItemLeft" align="right" valign="top"><a id="ga2ae899fce9dc050c533cf90d97599d27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM9</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2ae899fce9dc050c533cf90d97599d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memItemLeft" align="right" valign="top"><a id="ga22579ca1cdb2ad9af4e8d493c22c03ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM10</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga22579ca1cdb2ad9af4e8d493c22c03ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b58d4e2c9e019ecd077794231a0a17"><td class="memItemLeft" align="right" valign="top"><a id="gaa2b58d4e2c9e019ecd077794231a0a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM11</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaa2b58d4e2c9e019ecd077794231a0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cad374b91eaa3e5ff2a68319d1721a"><td class="memItemLeft" align="right" valign="top"><a id="gad9cad374b91eaa3e5ff2a68319d1721a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM12</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad9cad374b91eaa3e5ff2a68319d1721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebafb129c3becefecb5add3c7d3ee6a"><td class="memItemLeft" align="right" valign="top"><a id="gabebafb129c3becefecb5add3c7d3ee6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM13</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gabebafb129c3becefecb5add3c7d3ee6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top"><a id="ga690972d52bfd04ed8051b61a661f2f53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPT_USE_TIM14</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top"><a id="gad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_USE_I2C1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top"><a id="ga58845293676556a52d2046a00bcfbf9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_USE_I2C2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086d8965c7249503bdce6f9b4a7352cb"><td class="memItemLeft" align="right" valign="top"><a id="ga086d8965c7249503bdce6f9b4a7352cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_USE_I2C3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga086d8965c7249503bdce6f9b4a7352cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top"><a id="ga84197e5ed8ac37628137ae10b1e55a80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_BUSY_TIMEOUT</b>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top"><a id="gadae68423fc725ae1da125e4929e6de73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:gadae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top"><a id="gaaad3d45e3630b5efb746260aedba2bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:gaaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4cea50a1c9434b330a6a6f13432e00"><td class="memItemLeft" align="right" valign="top"><a id="ga2b4cea50a1c9434b330a6a6f13432e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:ga2b4cea50a1c9434b330a6a6f13432e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170ef2ff695720e55d0957eb1951a99"><td class="memItemLeft" align="right" valign="top"><a id="ga3170ef2ff695720e55d0957eb1951a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:ga3170ef2ff695720e55d0957eb1951a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39873d5a932294ccab14f1bdd766fffb"><td class="memItemLeft" align="right" valign="top"><a id="ga39873d5a932294ccab14f1bdd766fffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C3_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:ga39873d5a932294ccab14f1bdd766fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac12a927168fe9a90122b0a54110e24"><td class="memItemLeft" align="right" valign="top"><a id="ga9ac12a927168fe9a90122b0a54110e24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C3_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:ga9ac12a927168fe9a90122b0a54110e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top"><a id="ga904706fc1fb970ddb6dc919a651cbc48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_IRQ_PRIORITY</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top"><a id="gace43c4d497b0be3dbe8c28836fafd0a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_IRQ_PRIORITY</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top"><a id="ga978ffaebe063c8a9f64525ed2f13bd09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C3_IRQ_PRIORITY</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top"><a id="gafd104f0cde2014ea9788f9e3f71de00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_DMA_PRIORITY</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top"><a id="ga6b4a662792401dae73ae072183bd8e02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_DMA_PRIORITY</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top"><a id="ga43838b989448ecf9013b0e07e8bba565"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C3_DMA_PRIORITY</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top"><a id="ga98f682be6c4559a663f6279c867cd69a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_DMA_ERROR_HOOK</b>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:ga98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd22e1bd87deb8a1af4147fb1d1f56a8"><td class="memItemLeft" align="right" valign="top"><a id="gacd22e1bd87deb8a1af4147fb1d1f56a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_USE_SPI2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gacd22e1bd87deb8a1af4147fb1d1f56a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0212e8071f0240410c1c341389596a7b"><td class="memItemLeft" align="right" valign="top"><a id="ga0212e8071f0240410c1c341389596a7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_USE_SPI3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0212e8071f0240410c1c341389596a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c246418932b7600c8226c1d8795b3e0"><td class="memItemLeft" align="right" valign="top"><a id="ga8c246418932b7600c8226c1d8795b3e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI2_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8c246418932b7600c8226c1d8795b3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memItemLeft" align="right" valign="top"><a id="ga8efaca9152088f4b512f9fcd3c5cc3b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI3_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bf5d54f8163403a4108ef3de30ffbd"><td class="memItemLeft" align="right" valign="top"><a id="gac8bf5d54f8163403a4108ef3de30ffbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI2_DMA_PRIORITY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac8bf5d54f8163403a4108ef3de30ffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1411b30180879096a278d276620892"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1411b30180879096a278d276620892"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI3_DMA_PRIORITY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6c1411b30180879096a278d276620892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7274407f8027e27d348b078dc9b7c256"><td class="memItemLeft" align="right" valign="top"><a id="ga7274407f8027e27d348b078dc9b7c256"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI2_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:ga7274407f8027e27d348b078dc9b7c256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1063ddaea19482e9cbc08125f10c921d"><td class="memItemLeft" align="right" valign="top"><a id="ga1063ddaea19482e9cbc08125f10c921d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI2_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:ga1063ddaea19482e9cbc08125f10c921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a304120f94a8d132b5dc90a65d4dc2"><td class="memItemLeft" align="right" valign="top"><a id="ga31a304120f94a8d132b5dc90a65d4dc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI3_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:ga31a304120f94a8d132b5dc90a65d4dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ce8c8f2c768074caa2c28c2c78bec0"><td class="memItemLeft" align="right" valign="top"><a id="gab2ce8c8f2c768074caa2c28c2c78bec0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_SPI3_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:gab2ce8c8f2c768074caa2c28c2c78bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e72e40f561c49b450e3074e7a0ca2c"><td class="memItemLeft" align="right" valign="top"><a id="ga20e72e40f561c49b450e3074e7a0ca2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2S_DMA_ERROR_HOOK</b>(i2sp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:ga20e72e40f561c49b450e3074e7a0ca2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top"><a id="ga5f5e9b802c24ad1637cd2aaee14606ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top"><a id="ga9d125141e8f301e2b6d590067fd7890e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top"><a id="ga877fa83cee0173d5f451b77e59180725"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c55b2ce77da8f5c236bc960b30beed"><td class="memItemLeft" align="right" valign="top"><a id="ga91c55b2ce77da8f5c236bc960b30beed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga91c55b2ce77da8f5c236bc960b30beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb5ae4322aab0bda8084bd23f3eeb56"><td class="memItemLeft" align="right" valign="top"><a id="gafbb5ae4322aab0bda8084bd23f3eeb56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gafbb5ae4322aab0bda8084bd23f3eeb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5d34aeac1b12c901e2fed5952ae29d"><td class="memItemLeft" align="right" valign="top"><a id="ga2b5d34aeac1b12c901e2fed5952ae29d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM8</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2b5d34aeac1b12c901e2fed5952ae29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memItemLeft" align="right" valign="top"><a id="gac08fa5f6e6f65e2c919ffd636fc888eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM9</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe3cd1e77dffcc0fc2de6db32042715"><td class="memItemLeft" align="right" valign="top"><a id="gaffe3cd1e77dffcc0fc2de6db32042715"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM10</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaffe3cd1e77dffcc0fc2de6db32042715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0aa2ac469a6ef6afbc88b50d21f389"><td class="memItemLeft" align="right" valign="top"><a id="ga1c0aa2ac469a6ef6afbc88b50d21f389"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM11</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1c0aa2ac469a6ef6afbc88b50d21f389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd74521ba57795583d262784a2e7667"><td class="memItemLeft" align="right" valign="top"><a id="gacbd74521ba57795583d262784a2e7667"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM12</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gacbd74521ba57795583d262784a2e7667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6848ba7ceed677ae8b11e47413c8b1"><td class="memItemLeft" align="right" valign="top"><a id="gafd6848ba7ceed677ae8b11e47413c8b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM13</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gafd6848ba7ceed677ae8b11e47413c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965297c08bbd33c9b6964bd17e3bd6a2"><td class="memItemLeft" align="right" valign="top"><a id="ga965297c08bbd33c9b6964bd17e3bd6a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ICU_USE_TIM14</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga965297c08bbd33c9b6964bd17e3bd6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ad81d320aaeb3ca4899228c4155848"><td class="memItemLeft" align="right" valign="top"><a id="ga00ad81d320aaeb3ca4899228c4155848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_TRANSMIT_BUFFERS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga00ad81d320aaeb3ca4899228c4155848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836b06331ed123d7742dd7aba7db02fd"><td class="memItemLeft" align="right" valign="top"><a id="ga836b06331ed123d7742dd7aba7db02fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_RECEIVE_BUFFERS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga836b06331ed123d7742dd7aba7db02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1635e93ba4b8de905dfc7558fc043a3"><td class="memItemLeft" align="right" valign="top"><a id="gaf1635e93ba4b8de905dfc7558fc043a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_BUFFERS_SIZE</b>&#160;&#160;&#160;1522</td></tr>
<tr class="separator:gaf1635e93ba4b8de905dfc7558fc043a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7607417f985da8e638c7871afc61003a"><td class="memItemLeft" align="right" valign="top"><a id="ga7607417f985da8e638c7871afc61003a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_PHY_TIMEOUT</b>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga7607417f985da8e638c7871afc61003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd42d4db3b7dfc7e12f68466ccf55f15"><td class="memItemLeft" align="right" valign="top"><a id="gafd42d4db3b7dfc7e12f68466ccf55f15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_ETH1_CHANGE_PHY_STATE</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gafd42d4db3b7dfc7e12f68466ccf55f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcd7b72b6811260a2a9a6ce03756b29"><td class="memItemLeft" align="right" valign="top"><a id="gaddcd7b72b6811260a2a9a6ce03756b29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_ETH1_IRQ_PRIORITY</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaddcd7b72b6811260a2a9a6ce03756b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a241d0b75f05fe97673e1bd71bff136"><td class="memItemLeft" align="right" valign="top"><a id="ga1a241d0b75f05fe97673e1bd71bff136"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_MAC_IP_CHECKSUM_OFFLOAD</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1a241d0b75f05fe97673e1bd71bff136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top"><a id="ga554728f749ad9aca0102d189cc6bb9e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_ADVANCED</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top"><a id="ga6f066eafb341c481f419dc609e1cd147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top"><a id="ga061e9a31faab6d787c73d7f21893e483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top"><a id="ga3f108deab28dba83858c5a6d5089a322"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ecf8f03432b8aabf2f96ca370310d6"><td class="memItemLeft" align="right" valign="top"><a id="gaa4ecf8f03432b8aabf2f96ca370310d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaa4ecf8f03432b8aabf2f96ca370310d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98fcb3612d26b3cf74c2d28e4994249"><td class="memItemLeft" align="right" valign="top"><a id="gae98fcb3612d26b3cf74c2d28e4994249"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae98fcb3612d26b3cf74c2d28e4994249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9be48d9e825a860764b4a928124f046"><td class="memItemLeft" align="right" valign="top"><a id="gaf9be48d9e825a860764b4a928124f046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM8</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf9be48d9e825a860764b4a928124f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c57d64b293ef3b265175e2a2f9004a"><td class="memItemLeft" align="right" valign="top"><a id="ga78c57d64b293ef3b265175e2a2f9004a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM9</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga78c57d64b293ef3b265175e2a2f9004a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a661d68e3adb7d22e441c7550f5f66"><td class="memItemLeft" align="right" valign="top"><a id="gab3a661d68e3adb7d22e441c7550f5f66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM10</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab3a661d68e3adb7d22e441c7550f5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169e84738c53e6293836b5cd6e55c790"><td class="memItemLeft" align="right" valign="top"><a id="ga169e84738c53e6293836b5cd6e55c790"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM11</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga169e84738c53e6293836b5cd6e55c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f23cb3a0ac62370e6216218aeef68d1"><td class="memItemLeft" align="right" valign="top"><a id="ga1f23cb3a0ac62370e6216218aeef68d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM12</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1f23cb3a0ac62370e6216218aeef68d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bba40e4d2d88af2929428017408e17"><td class="memItemLeft" align="right" valign="top"><a id="ga68bba40e4d2d88af2929428017408e17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM13</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga68bba40e4d2d88af2929428017408e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2aae071a6b7909bee7a1a7b1595b98"><td class="memItemLeft" align="right" valign="top"><a id="ga7a2aae071a6b7909bee7a1a7b1595b98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PWM_USE_TIM14</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7a2aae071a6b7909bee7a1a7b1595b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab047313b94213e723aa9457d40fc5dc3"><td class="memItemLeft" align="right" valign="top"><a id="gab047313b94213e723aa9457d40fc5dc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_PRESA_VALUE</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gab047313b94213e723aa9457d40fc5dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5ea6f9775215dc0f6c75244bbdabe2"><td class="memItemLeft" align="right" valign="top"><a id="gabb5ea6f9775215dc0f6c75244bbdabe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_PRESS_VALUE</b>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:gabb5ea6f9775215dc0f6c75244bbdabe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9429cc1d79dd9990e7eef350d6c6852"><td class="memItemLeft" align="right" valign="top"><a id="gaa9429cc1d79dd9990e7eef350d6c6852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_CR_INIT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa9429cc1d79dd9990e7eef350d6c6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8147974425e64e44807e01638739cd6"><td class="memItemLeft" align="right" valign="top"><a id="gaa8147974425e64e44807e01638739cd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_TAMPCR_INIT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa8147974425e64e44807e01638739cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8dcd788c90fb949c1c103d85eb2113"><td class="memItemLeft" align="right" valign="top"><a id="gada8dcd788c90fb949c1c103d85eb2113"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_PRIORITY</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gada8dcd788c90fb949c1c103d85eb2113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e466a98c91762b5ef81caa63b4d745"><td class="memItemLeft" align="right" valign="top"><a id="gaf7e466a98c91762b5ef81caa63b4d745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_IRQ_PRIORITY</b>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaf7e466a98c91762b5ef81caa63b4d745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20eafd1cb6f83cbd057dab18c2a6462d"><td class="memItemLeft" align="right" valign="top"><a id="ga20eafd1cb6f83cbd057dab18c2a6462d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_WRITE_TIMEOUT_MS</b>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:ga20eafd1cb6f83cbd057dab18c2a6462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5498cae29922990f276ed50f25b90884"><td class="memItemLeft" align="right" valign="top"><a id="ga5498cae29922990f276ed50f25b90884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_READ_TIMEOUT_MS</b>&#160;&#160;&#160;1000</td></tr>
<tr class="separator:ga5498cae29922990f276ed50f25b90884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76aeddaeff614e55e90337ca86e33e70"><td class="memItemLeft" align="right" valign="top"><a id="ga76aeddaeff614e55e90337ca86e33e70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_CLOCK_ACTIVATION_DELAY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga76aeddaeff614e55e90337ca86e33e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c8e2d64659c3d56a23647ac8c4e992"><td class="memItemLeft" align="right" valign="top"><a id="ga19c8e2d64659c3d56a23647ac8c4e992"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_UNALIGNED_SUPPORT</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga19c8e2d64659c3d56a23647ac8c4e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae4f606c65a38ec13692b57895e2399"><td class="memItemLeft" align="right" valign="top"><a id="gaaae4f606c65a38ec13692b57895e2399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td></tr>
<tr class="separator:gaaae4f606c65a38ec13692b57895e2399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top"><a id="ga7f657adda8b7f6aa955f0806a29b0b9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_USART1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top"><a id="gacf6b4949732fac0a1ded862174aabba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_USART2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gacf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top"><a id="ga59976b6c28b2561d2b6bd7e3940ea377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_USART3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memItemLeft" align="right" valign="top"><a id="ga9863e1adf0d2aab7bf31b61fe4a6118e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_UART4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6366c26f605ce31e89deee1af686f5e6"><td class="memItemLeft" align="right" valign="top"><a id="ga6366c26f605ce31e89deee1af686f5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_UART5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6366c26f605ce31e89deee1af686f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa35e1fea5f5813af76c2d2b9c03215"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa35e1fea5f5813af76c2d2b9c03215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SERIAL_USE_USART6</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5fa35e1fea5f5813af76c2d2b9c03215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top"><a id="gaf105fbdfb7b9076472b373ed0c7b3fef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_USE_SPI1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top"><a id="ga626416dc22cf5f3deff2a8c7d8efa5b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_USE_SPI2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top"><a id="gafe588bf112fc8f8a22c767aa3d3bcbb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_USE_SPI3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gafe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top"><a id="ga620b74e1fca03c6e11c054d137c56524"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 0)</td></tr>
<tr class="separator:ga620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top"><a id="ga9f72e7206a6300a9d86bccf73f85279a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td></tr>
<tr class="separator:ga9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa499e5a7c6352b58178e0651483d88ee"><td class="memItemLeft" align="right" valign="top"><a id="gaa499e5a7c6352b58178e0651483d88ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:gaa499e5a7c6352b58178e0651483d88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aefcd7246075d08426d5bc833e86b97"><td class="memItemLeft" align="right" valign="top"><a id="ga9aefcd7246075d08426d5bc833e86b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:ga9aefcd7246075d08426d5bc833e86b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9e4ecbe8f121a049306536fa66542c"><td class="memItemLeft" align="right" valign="top"><a id="gacb9e4ecbe8f121a049306536fa66542c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:gacb9e4ecbe8f121a049306536fa66542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7890ef7b4b607b90eb9eafae504f0d"><td class="memItemLeft" align="right" valign="top"><a id="ga4d7890ef7b4b607b90eb9eafae504f0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:ga4d7890ef7b4b607b90eb9eafae504f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top"><a id="ga22d3ce19419dc8bbc47f94c065f3271c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_DMA_PRIORITY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top"><a id="ga90bd623120d1e54038094fba54ba05c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_DMA_PRIORITY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top"><a id="ga0330335b8223bb2fd7b30a8bf6748a25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_DMA_PRIORITY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top"><a id="ga0b3f4734d9855324ef89b57cb9858e49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top"><a id="ga47d90eaca23f3eea99d74d1bb3539541"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top"><a id="ga311306228435a4ddb879e8f0d80e3c10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_IRQ_PRIORITY</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top"><a id="gafda450bd11b4c1408739367b23c9f852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_DMA_ERROR_HOOK</b>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:gafda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top"><a id="ga0086a7a701003e795861e93bd2c7a7fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ST_IRQ_PRIORITY</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top"><a id="ga607a901e51e89bc6f1a2a1051a3cf359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ST_USE_TIMER</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top"><a id="ga7b366b1eb660467c7ef9667705ad8308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_USART1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top"><a id="gad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_USART2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top"><a id="ga42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_USART3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf6f75268559ffdb5d7f9b53a319267"><td class="memItemLeft" align="right" valign="top"><a id="ga2bf6f75268559ffdb5d7f9b53a319267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_UART4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2bf6f75268559ffdb5d7f9b53a319267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51645272d956b6e1ec578bdcd88c88b0"><td class="memItemLeft" align="right" valign="top"><a id="ga51645272d956b6e1ec578bdcd88c88b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_UART5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga51645272d956b6e1ec578bdcd88c88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5d3dfc7539503f8639d4be5b81928d"><td class="memItemLeft" align="right" valign="top"><a id="ga6f5d3dfc7539503f8639d4be5b81928d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USE_USART6</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6f5d3dfc7539503f8639d4be5b81928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top"><a id="ga969b79cb637b8b69cec9257705d74484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART1_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td></tr>
<tr class="separator:ga969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top"><a id="ga02c568ae2c758034cdf478f81b447af3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART1_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td></tr>
<tr class="separator:ga02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top"><a id="gaf80e6c340ebc738f24275329c32db853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART2_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:gaf80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top"><a id="gaacb71b8fee4d07ab0317ac8cc6ee9856"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART2_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:gaacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5644ee22605eb7f136b390dba9f9725"><td class="memItemLeft" align="right" valign="top"><a id="gad5644ee22605eb7f136b390dba9f9725"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART3_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:gad5644ee22605eb7f136b390dba9f9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5339fe32096faad20bbcf31d2d5b45d1"><td class="memItemLeft" align="right" valign="top"><a id="ga5339fe32096faad20bbcf31d2d5b45d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART3_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:ga5339fe32096faad20bbcf31d2d5b45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb98861d06d9f4145f01c9d4d0fa09dd"><td class="memItemLeft" align="right" valign="top"><a id="gafb98861d06d9f4145f01c9d4d0fa09dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART4_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:gafb98861d06d9f4145f01c9d4d0fa09dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4258a650515c19e5df92b5917399195"><td class="memItemLeft" align="right" valign="top"><a id="gae4258a650515c19e5df92b5917399195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART4_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:gae4258a650515c19e5df92b5917399195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25122dae8d088e5f5a12926e43d78efb"><td class="memItemLeft" align="right" valign="top"><a id="ga25122dae8d088e5f5a12926e43d78efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART5_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:ga25122dae8d088e5f5a12926e43d78efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b92c8345705d855f58f3cc0a3610175"><td class="memItemLeft" align="right" valign="top"><a id="ga9b92c8345705d855f58f3cc0a3610175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART5_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:ga9b92c8345705d855f58f3cc0a3610175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf68b359bf671f56cd200677a8496a5"><td class="memItemLeft" align="right" valign="top"><a id="ga0cf68b359bf671f56cd200677a8496a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART6_RX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:ga0cf68b359bf671f56cd200677a8496a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32ac88b3b64552f9ecec5a038dfc544"><td class="memItemLeft" align="right" valign="top"><a id="gae32ac88b3b64552f9ecec5a038dfc544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART6_TX_DMA_STREAM</b>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td></tr>
<tr class="separator:gae32ac88b3b64552f9ecec5a038dfc544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top"><a id="ga8307c6c43bf456405efe19e5908d5a25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART1_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top"><a id="ga02ab064f32c429288dce0b15b2e443a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART2_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top"><a id="ga4f49346cf0c36ac85466517ceff6299b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART3_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top"><a id="ga02086c51746a93818f7b50d8d184bdfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART4_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top"><a id="ga1b30eda5a6f930b068db7bc108e0478d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART5_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top"><a id="ga7e58662e757ecd7f20e8135c82393312"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART6_DMA_PRIORITY</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top"><a id="ga9a4cb321d74c57b544a1628faaae1569"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_DMA_ERROR_HOOK</b>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:ga9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top"><a id="gac7d6b8123d2eacf524927fc68f70baa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_USE_OTG1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a0c40fe1260ca2265cc01d42668ca7"><td class="memItemLeft" align="right" valign="top"><a id="ga56a0c40fe1260ca2265cc01d42668ca7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_USE_OTG2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga56a0c40fe1260ca2265cc01d42668ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top"><a id="gaa6f3292830116ce88ed2268f15f45448"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_OTG1_IRQ_PRIORITY</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4026ae95617bb7ee1cbc32248e97e263"><td class="memItemLeft" align="right" valign="top"><a id="ga4026ae95617bb7ee1cbc32248e97e263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_OTG2_IRQ_PRIORITY</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga4026ae95617bb7ee1cbc32248e97e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top"><a id="ga3bef70abed53b8df90c5edb807077e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_OTG1_RX_FIFO_SIZE</b>&#160;&#160;&#160;512</td></tr>
<tr class="separator:ga3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6ca71505c504cbd011d772af8cf665"><td class="memItemLeft" align="right" valign="top"><a id="ga7c6ca71505c504cbd011d772af8cf665"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_OTG2_RX_FIFO_SIZE</b>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:ga7c6ca71505c504cbd011d772af8cf665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3f6d6fa204b07d1f9d0aaaab8eb770"><td class="memItemLeft" align="right" valign="top"><a id="ga6f3f6d6fa204b07d1f9d0aaaab8eb770"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_HOST_WAKEUP_DURATION</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6f3f6d6fa204b07d1f9d0aaaab8eb770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top"><a id="ga3d89a31bf8ff315d8c13102cea1284ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_WDG_USE_IWDG</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Todo. </p>
<p>Todo </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac0893cb47e338c2dabad34b974a0a88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0893cb47e338c2dabad34b974a0a88d">&#9670;&nbsp;</a></span>ADC_USE_MUTUAL_EXCLUSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_USE_MUTUAL_EXCLUSION&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the <code>adcAcquireBus()</code> and <code>adcReleaseBus()</code> APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga39e892a4090185fbdda9bb105bc03b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e892a4090185fbdda9bb105bc03b4f">&#9670;&nbsp;</a></span>ADC_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_USE_WAIT&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="gaa5ef252d5060d6a917775b8f5faefc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ef252d5060d6a917775b8f5faefc51">&#9670;&nbsp;</a></span>DAC_USE_MUTUAL_EXCLUSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_USE_MUTUAL_EXCLUSION&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the <code>dacAcquireBus()</code> and <code>dacReleaseBus()</code> APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga6d9d70d609613cedfc4fa271c5acc184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9d70d609613cedfc4fa271c5acc184">&#9670;&nbsp;</a></span>DAC_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_USE_WAIT&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="gaf928366a58646214378d8eef8263a453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf928366a58646214378d8eef8263a453">&#9670;&nbsp;</a></span>HAL_CRY_USE_FALLBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_CRY_USE_FALLBACK&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the SW fall-back of the cryptographic driver. </p>
<p>When enabled, this option, activates a fall-back software implementation for algorithms not supported by the underlying hardware. </p><dl class="section note"><dt>Note</dt><dd>Fall-back implementations may not be present for all algorithms. </dd></dl>

</div>
</div>
<a id="ga3087dfffa81dd8a0a80ee92746e65fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3087dfffa81dd8a0a80ee92746e65fe2">&#9670;&nbsp;</a></span>MMC_NICE_WAITING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMC_NICE_WAITING&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delays insertions. </p>
<p>If enabled this options inserts delays into the MMC waiting routines releasing some extra CPU time for the threads with lower priority, this may slow down the driver a bit however. This option is recommended also if the SPI driver does not use a DMA channel and heavily loads the CPU. </p>

</div>
</div>
<a id="ga7f6b7a1d53c34840c28812d66317791a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6b7a1d53c34840c28812d66317791a">&#9670;&nbsp;</a></span>PAL_USE_CALLBACKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_USE_CALLBACKS&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga208046a85e4e6a358c2c6590449f76af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga208046a85e4e6a358c2c6590449f76af">&#9670;&nbsp;</a></span>PAL_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_USE_WAIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga8d39f0c9799062f0698d97c26e6fa42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d39f0c9799062f0698d97c26e6fa42d">&#9670;&nbsp;</a></span>SDC_INIT_RETRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_INIT_RETRY&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of initialization attempts before rejecting the card. </p>
<dl class="section note"><dt>Note</dt><dd>Attempts are performed at 10mS intervals. </dd></dl>

</div>
</div>
<a id="ga4f938eff7370feb8de8411e255d21b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f938eff7370feb8de8411e255d21b01">&#9670;&nbsp;</a></span>SDC_MMC_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MMC_SUPPORT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Include support for MMC cards. </p>
<dl class="section note"><dt>Note</dt><dd>MMC support is not yet implemented so this option must be kept at <code>FALSE</code>. </dd></dl>

</div>
</div>
<a id="ga3391c832c171a8606b0fc864766f08ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3391c832c171a8606b0fc864766f08ba">&#9670;&nbsp;</a></span>SDC_NICE_WAITING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_NICE_WAITING&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delays insertions. </p>
<p>If enabled this options inserts delays into the MMC waiting routines releasing some extra CPU time for the threads with lower priority, this may slow down the driver a bit however. </p>

</div>
</div>
<a id="ga81a9fb00c7a1ce0fe70f263d8fd820e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a9fb00c7a1ce0fe70f263d8fd820e8">&#9670;&nbsp;</a></span>SERIAL_BUFFERS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_BUFFERS_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial buffers size. </p>
<p>Configuration parameter, you can change the depth of the queue buffers depending on the requirements of your application. </p><dl class="section note"><dt>Note</dt><dd>The default is 16 bytes for both the transmission and receive buffers. </dd></dl>

</div>
</div>
<a id="gacb4c08ac23f83ac9d58c50ff840de516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb4c08ac23f83ac9d58c50ff840de516">&#9670;&nbsp;</a></span>SERIAL_DEFAULT_BITRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_DEFAULT_BITRATE&#160;&#160;&#160;115200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default bit rate. </p>
<p>Configuration parameter, this is the baud rate selected for the default configuration. </p>

</div>
</div>
<a id="ga0c332b2493fd2106beb13425549120fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c332b2493fd2106beb13425549120fe">&#9670;&nbsp;</a></span>SERIAL_USB_BUFFERS_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_USB_BUFFERS_NUMBER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial over USB number of buffers. </p>
<dl class="section note"><dt>Note</dt><dd>The default is 2 buffers. </dd></dl>

</div>
</div>
<a id="ga24727a5407c6a41af53b59588592da80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24727a5407c6a41af53b59588592da80">&#9670;&nbsp;</a></span>SERIAL_USB_BUFFERS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_USB_BUFFERS_SIZE&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial over USB buffers size. </p>
<p>Configuration parameter, the buffer size must be a multiple of the USB data endpoint maximum packet size. </p><dl class="section note"><dt>Note</dt><dd>The default is 256 bytes for both the transmission and receive buffers. </dd></dl>

</div>
</div>
<a id="gadf56cd41fe3c1b782319254f498f0840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf56cd41fe3c1b782319254f498f0840">&#9670;&nbsp;</a></span>SIO_DEFAULT_BITRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIO_DEFAULT_BITRATE&#160;&#160;&#160;38400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default bit rate. </p>
<p>Configuration parameter, this is the baud rate selected for the default configuration. </p>

</div>
</div>
<a id="gabc1c76adbcd61b596f7af3c5448534a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1c76adbcd61b596f7af3c5448534a7">&#9670;&nbsp;</a></span>SPI_SELECT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_MODE&#160;&#160;&#160;SPI_SELECT_MODE_LINE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handling method for SPI CS line. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga36d1818f9631f955f7cc94629b1d5498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d1818f9631f955f7cc94629b1d5498">&#9670;&nbsp;</a></span>SPI_USE_MUTUAL_EXCLUSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_USE_MUTUAL_EXCLUSION&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the <code>spiAcquireBus()</code> and <code>spiReleaseBus()</code> APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga0c9ab1488423fa10a22f506c6e74b563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c9ab1488423fa10a22f506c6e74b563">&#9670;&nbsp;</a></span>SPI_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_USE_WAIT&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="gae689e57cf792af401c324de566038687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae689e57cf792af401c324de566038687">&#9670;&nbsp;</a></span>UART_USE_MUTUAL_EXCLUSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_USE_MUTUAL_EXCLUSION&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the <code>uartAcquireBus()</code> and <code>uartReleaseBus()</code> APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga3ccbb19b26b53ba0a8e40cb6b8650114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ccbb19b26b53ba0a8e40cb6b8650114">&#9670;&nbsp;</a></span>UART_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_USE_WAIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="ga150144a73f541c7aca03c61f5ae16a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150144a73f541c7aca03c61f5ae16a6e">&#9670;&nbsp;</a></span>USB_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_USE_WAIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="gadf61573774e030f18f903fce854f7b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf61573774e030f18f903fce854f7b1a">&#9670;&nbsp;</a></span>WSPI_USE_MUTUAL_EXCLUSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WSPI_USE_MUTUAL_EXCLUSION&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the <code>wspiAcquireBus()</code> and <code>wspiReleaseBus()</code> APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
<a id="gabe2ef47cbdd6357300f07a8f534b525d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe2ef47cbdd6357300f07a8f534b525d">&#9670;&nbsp;</a></span>WSPI_USE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WSPI_USE_WAIT&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables synchronous APIs. </p>
<dl class="section note"><dt>Note</dt><dd>Disabling this option saves both code and data space. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
