<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64SIMDInstrOpt.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64SIMDInstrOpt.cpp.html'>AArch64SIMDInstrOpt.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//</i></td></tr>
<tr><th id="2">2</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="3">3</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="4">4</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="5">5</th><td><i>//</i></td></tr>
<tr><th id="6">6</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>// This file contains a pass that performs optimization on SIMD instructions</i></td></tr>
<tr><th id="9">9</th><td><i>// with high latency by splitting them into more efficient series of</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// 1. Rewrite certain SIMD instructions with vector element due to their</i></td></tr>
<tr><th id="13">13</th><td><i>// inefficiency on some targets.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>// For example:</i></td></tr>
<tr><th id="16">16</th><td><i>//    fmla v0.4s, v1.4s, v2.s[1]</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// Is rewritten into:</i></td></tr>
<tr><th id="19">19</th><td><i>//    dup v3.4s, v2.s[1]</i></td></tr>
<tr><th id="20">20</th><td><i>//    fmla v0.4s, v1.4s, v3.4s</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>// 2. Rewrite interleaved memory access instructions due to their</i></td></tr>
<tr><th id="23">23</th><td><i>// inefficiency on some targets.</i></td></tr>
<tr><th id="24">24</th><td><i>//</i></td></tr>
<tr><th id="25">25</th><td><i>// For example:</i></td></tr>
<tr><th id="26">26</th><td><i>//    st2 {v0.4s, v1.4s}, addr</i></td></tr>
<tr><th id="27">27</th><td><i>//</i></td></tr>
<tr><th id="28">28</th><td><i>// Is rewritten into:</i></td></tr>
<tr><th id="29">29</th><td><i>//    zip1 v2.4s, v0.4s, v1.4s</i></td></tr>
<tr><th id="30">30</th><td><i>//    zip2 v3.4s, v0.4s, v1.4s</i></td></tr>
<tr><th id="31">31</th><td><i>//    stp  q2, q3,  addr</i></td></tr>
<tr><th id="32">32</th><td><i>//</i></td></tr>
<tr><th id="33">33</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/unordered_map.html">&lt;unordered_map&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-simdinstr-opt"</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumModifiedInstr = {&quot;aarch64-simdinstr-opt&quot;, &quot;NumModifiedInstr&quot;, &quot;Number of SIMD instructions modified&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumModifiedInstr" title='NumModifiedInstr' data-ref="NumModifiedInstr">NumModifiedInstr</dfn>,</td></tr>
<tr><th id="59">59</th><td>          <q>"Number of SIMD instructions modified"</q>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AARCH64_VECTOR_BY_ELEMENT_OPT_NAME" data-ref="_M/AARCH64_VECTOR_BY_ELEMENT_OPT_NAME">AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</dfn>                                     \</u></td></tr>
<tr><th id="62">62</th><td><u>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 SIMD instructions optimization pass"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>namespace</b> {</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="67">67</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::ID" title='(anonymous namespace)::AArch64SIMDInstrOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::ID">ID</dfn>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::TII" title='(anonymous namespace)::AArch64SIMDInstrOpt::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::TII">TII</dfn>;</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::MRI" title='(anonymous namespace)::AArch64SIMDInstrOpt::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MRI">MRI</dfn>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-type='llvm::TargetSchedModel' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">// The two maps below are used to cache decisions instead of recomputing:</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">  // This is used to cache instruction replacement decisions within function</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">  // units and across function units.</i></td></tr>
<tr><th id="76">76</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&gt;, <em>bool</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-type='std::map&lt;std::pair&lt;unsigned int, std::string&gt;, bool&gt;' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</dfn>;</td></tr>
<tr><th id="77">77</th><td>  <i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">// This is used to cache the decision of whether to leave the interleaved</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">  // store instructions replacement pass early or not for a particular target.</i></td></tr>
<tr><th id="79">79</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map">unordered_map</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>, <em>bool</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit" title='(anonymous namespace)::AArch64SIMDInstrOpt::InterlEarlyExit' data-type='std::unordered_map&lt;std::string, bool&gt;' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">InterlEarlyExit</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="82">82</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem" title='(anonymous namespace)::AArch64SIMDInstrOpt::VectorElem' data-type='0' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem">VectorElem</dfn>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave" title='(anonymous namespace)::AArch64SIMDInstrOpt::Interleave' data-type='1' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave">Interleave</dfn></td></tr>
<tr><th id="84">84</th><td>  } <dfn class="tu typedef" id="(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass" title='(anonymous namespace)::AArch64SIMDInstrOpt::Subpass' data-type='enum Subpass' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass">Subpass</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo">// Instruction represented by OrigOpc is replaced by instructions in ReplOpc.</i></td></tr>
<tr><th id="87">87</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo" title='(anonymous namespace)::AArch64SIMDInstrOpt::InstReplInfo' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo">InstReplInfo</dfn> {</td></tr>
<tr><th id="88">88</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::OrigOpc" title='(anonymous namespace)::AArch64SIMDInstrOpt::InstReplInfo::OrigOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::OrigOpc">OrigOpc</dfn>;</td></tr>
<tr><th id="89">89</th><td>		<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::ReplOpc" title='(anonymous namespace)::AArch64SIMDInstrOpt::InstReplInfo::ReplOpc' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::ReplOpc">ReplOpc</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::RC" title='(anonymous namespace)::AArch64SIMDInstrOpt::InstReplInfo::RC' data-type='const llvm::TargetRegisterClass' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo::RC">RC</dfn>;</td></tr>
<tr><th id="91">91</th><td>  };</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RuleST2" data-ref="_M/RuleST2">RuleST2</dfn>(OpcOrg, OpcR0, OpcR1, OpcR2, RC) \</u></td></tr>
<tr><th id="94">94</th><td><u>  {OpcOrg, {OpcR0, OpcR1, OpcR2}, RC}</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RuleST4" data-ref="_M/RuleST4">RuleST4</dfn>(OpcOrg, OpcR0, OpcR1, OpcR2, OpcR3, OpcR4, OpcR5, OpcR6, \</u></td></tr>
<tr><th id="96">96</th><td><u>                OpcR7, OpcR8, OpcR9, RC) \</u></td></tr>
<tr><th id="97">97</th><td><u>  {OpcOrg, \</u></td></tr>
<tr><th id="98">98</th><td><u>   {OpcR0, OpcR1, OpcR2, OpcR3, OpcR4, OpcR5, OpcR6, OpcR7, OpcR8, OpcR9}, RC}</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::IRT">// The Instruction Replacement Table:</i></td></tr>
<tr><th id="101">101</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo" title='(anonymous namespace)::AArch64SIMDInstrOpt::InstReplInfo' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InstReplInfo">InstReplInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::IRT" title='(anonymous namespace)::AArch64SIMDInstrOpt::IRT' data-type='std::vector&lt;InstReplInfo&gt;' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::IRT">IRT</dfn> = {</td></tr>
<tr><th id="102">102</th><td>    <i>// ST2 instructions</i></td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov2d, {AArch64::ZIP1v2i64, AArch64::ZIP2v2i64, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2d</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i64</span>,</td></tr>
<tr><th id="104">104</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="105">105</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov4s, {AArch64::ZIP1v4i32, AArch64::ZIP2v4i32, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4s</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i32</span>,</td></tr>
<tr><th id="106">106</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="107">107</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov2s, {AArch64::ZIP1v2i32, AArch64::ZIP2v2i32, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2s</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i32</span>,</td></tr>
<tr><th id="108">108</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>),</td></tr>
<tr><th id="109">109</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov8h, {AArch64::ZIP1v8i16, AArch64::ZIP2v8i16, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8h</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i16</span>,</td></tr>
<tr><th id="110">110</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="111">111</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov4h, {AArch64::ZIP1v4i16, AArch64::ZIP2v4i16, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4h</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i16</span>,</td></tr>
<tr><th id="112">112</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>),</td></tr>
<tr><th id="113">113</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov16b, {AArch64::ZIP1v16i8, AArch64::ZIP2v16i8, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov16b</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v16i8</span>,</td></tr>
<tr><th id="114">114</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="115">115</th><td>    <a class="macro" href="#93" title="{AArch64::ST2Twov8b, {AArch64::ZIP1v8i8, AArch64::ZIP2v8i8, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST2">RuleST2</a>(AArch64::<span class='error' title="no member named &apos;ST2Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8b</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i8</span>,</td></tr>
<tr><th id="116">116</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>),</td></tr>
<tr><th id="117">117</th><td>    <i>// ST4 instructions</i></td></tr>
<tr><th id="118">118</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv2d, {AArch64::ZIP1v2i64, AArch64::ZIP2v2i64, AArch64::ZIP1v2i64, AArch64::ZIP2v2i64, AArch64::ZIP1v2i64, AArch64::ZIP2v2i64, AArch64::ZIP1v2i64, AArch64::ZIP2v2i64, AArch64::STPQi, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2d</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i64</span>,</td></tr>
<tr><th id="119">119</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i64</span>,</td></tr>
<tr><th id="120">120</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i64</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i64&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i64</span>,</td></tr>
<tr><th id="121">121</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="122">122</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv4s, {AArch64::ZIP1v4i32, AArch64::ZIP2v4i32, AArch64::ZIP1v4i32, AArch64::ZIP2v4i32, AArch64::ZIP1v4i32, AArch64::ZIP2v4i32, AArch64::ZIP1v4i32, AArch64::ZIP2v4i32, AArch64::STPQi, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4s</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i32</span>,</td></tr>
<tr><th id="123">123</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i32</span>,</td></tr>
<tr><th id="124">124</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i32</span>,</td></tr>
<tr><th id="125">125</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="126">126</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv2s, {AArch64::ZIP1v2i32, AArch64::ZIP2v2i32, AArch64::ZIP1v2i32, AArch64::ZIP2v2i32, AArch64::ZIP1v2i32, AArch64::ZIP2v2i32, AArch64::ZIP1v2i32, AArch64::ZIP2v2i32, AArch64::STPDi, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2s</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i32</span>,</td></tr>
<tr><th id="127">127</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i32</span>,</td></tr>
<tr><th id="128">128</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v2i32</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v2i32&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v2i32</span>,</td></tr>
<tr><th id="129">129</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>),</td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv8h, {AArch64::ZIP1v8i16, AArch64::ZIP2v8i16, AArch64::ZIP1v8i16, AArch64::ZIP2v8i16, AArch64::ZIP1v8i16, AArch64::ZIP2v8i16, AArch64::ZIP1v8i16, AArch64::ZIP2v8i16, AArch64::STPQi, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8h</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i16</span>,</td></tr>
<tr><th id="131">131</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i16</span>,</td></tr>
<tr><th id="132">132</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i16</span>,</td></tr>
<tr><th id="133">133</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="134">134</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv4h, {AArch64::ZIP1v4i16, AArch64::ZIP2v4i16, AArch64::ZIP1v4i16, AArch64::ZIP2v4i16, AArch64::ZIP1v4i16, AArch64::ZIP2v4i16, AArch64::ZIP1v4i16, AArch64::ZIP2v4i16, AArch64::STPDi, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4h</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i16</span>,</td></tr>
<tr><th id="135">135</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i16</span>,</td></tr>
<tr><th id="136">136</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v4i16</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v4i16&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v4i16</span>,</td></tr>
<tr><th id="137">137</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>),</td></tr>
<tr><th id="138">138</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv16b, {AArch64::ZIP1v16i8, AArch64::ZIP2v16i8, AArch64::ZIP1v16i8, AArch64::ZIP2v16i8, AArch64::ZIP1v16i8, AArch64::ZIP2v16i8, AArch64::ZIP1v16i8, AArch64::ZIP2v16i8, AArch64::STPQi, AArch64::STPQi}, AArch64::FPR128RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv16b</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v16i8</span>,</td></tr>
<tr><th id="139">139</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v16i8</span>,</td></tr>
<tr><th id="140">140</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v16i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v16i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v16i8</span>,</td></tr>
<tr><th id="141">141</th><td>          AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>, AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>),</td></tr>
<tr><th id="142">142</th><td>    <a class="macro" href="#95" title="{AArch64::ST4Fourv8b, {AArch64::ZIP1v8i8, AArch64::ZIP2v8i8, AArch64::ZIP1v8i8, AArch64::ZIP2v8i8, AArch64::ZIP1v8i8, AArch64::ZIP2v8i8, AArch64::ZIP1v8i8, AArch64::ZIP2v8i8, AArch64::STPDi, AArch64::STPDi}, AArch64::FPR64RegClass}" data-ref="_M/RuleST4">RuleST4</a>(AArch64::<span class='error' title="no member named &apos;ST4Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8b</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i8</span>,</td></tr>
<tr><th id="143">143</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP1v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i8</span>,</td></tr>
<tr><th id="144">144</th><td>          AArch64::<span class='error' title="no member named &apos;ZIP2v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP1v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP1v8i8</span>, AArch64::<span class='error' title="no member named &apos;ZIP2v8i8&apos; in namespace &apos;llvm::AArch64&apos;">ZIP2v8i8</span>,</td></tr>
<tr><th id="145">145</th><td>          AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>, AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>)</td></tr>
<tr><th id="146">146</th><td>  };</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">// A costly instruction is replaced in this work by N efficient instructions</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">  // The maximum of N is curently 10 and it is for ST4 case.</i></td></tr>
<tr><th id="150">150</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl" title='(anonymous namespace)::AArch64SIMDInstrOpt::MaxNumRepl' data-type='const unsigned int' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">MaxNumRepl</dfn> = <var>10</var>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOptC1Ev" title='(anonymous namespace)::AArch64SIMDInstrOpt::AArch64SIMDInstrOpt' data-type='void (anonymous namespace)::AArch64SIMDInstrOpt::AArch64SIMDInstrOpt()' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOptC1Ev">AArch64SIMDInstrOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::ID" title='(anonymous namespace)::AArch64SIMDInstrOpt::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::ID">ID</a>) {</td></tr>
<tr><th id="153">153</th><td>    <a class="ref" href="#210" title='llvm::initializeAArch64SIMDInstrOptPass' data-ref="_ZN4llvm33initializeAArch64SIMDInstrOptPassERNS_12PassRegistryE">initializeAArch64SIMDInstrOptPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">/// Based only on latency of instructions, determine if it is cost efficient</i></td></tr>
<tr><th id="157">157</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">  /// to replace the instruction InstDesc by the instructions stored in the</i></td></tr>
<tr><th id="158">158</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">  /// array InstDescRepl.</i></td></tr>
<tr><th id="159">159</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">  /// Return true if replacement is expected to be faster.</i></td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst(llvm::MachineFunction * MF, const llvm::MCInstrDesc * InstDesc, SmallVectorImpl&lt;const llvm::MCInstrDesc *&gt; &amp; ReplInstrMCID)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">shouldReplaceInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col2 decl" id="2InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc *' data-ref="2InstDesc">InstDesc</dfn>,</td></tr>
<tr><th id="161">161</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>*&gt; &amp;<dfn class="local col3 decl" id="3ReplInstrMCID" title='ReplInstrMCID' data-type='SmallVectorImpl&lt;const llvm::MCInstrDesc *&gt; &amp;' data-ref="3ReplInstrMCID">ReplInstrMCID</dfn>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// Determine if we need to exit the instruction replacement optimization</i></td></tr>
<tr><th id="164">164</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">  /// passes early. This makes sure that no compile time is spent in this pass</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">  /// for targets with no need for any of these optimizations.</i></td></tr>
<tr><th id="166">166</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">  /// Return true if early exit of the pass is recommended.</i></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldExitEarly' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::shouldExitEarly(llvm::MachineFunction * MF, Subpass SP)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">shouldExitEarly</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction *' data-ref="4MF">MF</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass" title='(anonymous namespace)::AArch64SIMDInstrOpt::Subpass' data-type='enum Subpass' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass">Subpass</a> <dfn class="local col5 decl" id="5SP" title='SP' data-type='Subpass' data-ref="5SP">SP</dfn>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">/// Check whether an equivalent DUP instruction has already been</i></td></tr>
<tr><th id="170">170</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">  /// created or not.</i></td></tr>
<tr><th id="171">171</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">  /// Return true when the DUP instruction already exists. In this case,</i></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">  /// DestReg will point to the destination of the already created DUP.</i></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj" title='(anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP(llvm::MachineInstr &amp; MI, unsigned int DupOpcode, unsigned int SrcReg, unsigned int LaneNumber, unsigned int * DestReg) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">reuseDUP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7DupOpcode" title='DupOpcode' data-type='unsigned int' data-ref="7DupOpcode">DupOpcode</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8SrcReg" title='SrcReg' data-type='unsigned int' data-ref="8SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="174">174</th><td>                <em>unsigned</em> <dfn class="local col9 decl" id="9LaneNumber" title='LaneNumber' data-type='unsigned int' data-ref="9LaneNumber">LaneNumber</dfn>, <em>unsigned</em> *<dfn class="local col0 decl" id="10DestReg" title='DestReg' data-type='unsigned int *' data-ref="10DestReg">DestReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// Certain SIMD instructions with vector element operand are not efficient.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">  /// Rewrite them into SIMD instructions with vector operands. This rewrite</i></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">  /// is driven by the latency of the instructions.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">  /// Return true if the SIMD instruction is modified.</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeVectElement' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::optimizeVectElement(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">optimizeVectElement</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">/// Process The REG_SEQUENCE instruction, and extract the source</i></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">  /// operands of the ST2/4 instruction from it.</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">  /// Example of such instructions.</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">  ///    %dest = REG_SEQUENCE %st2_src1, dsub0, %st2_src2, dsub1;</i></td></tr>
<tr><th id="186">186</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">  /// Return true when the instruction is processed successfully.</i></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j" title='(anonymous namespace)::AArch64SIMDInstrOpt::processSeqRegInst' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::processSeqRegInst(llvm::MachineInstr * DefiningMI, unsigned int * StReg, unsigned int * StRegKill, unsigned int NumArg) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">processSeqRegInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12DefiningMI" title='DefiningMI' data-type='llvm::MachineInstr *' data-ref="12DefiningMI">DefiningMI</dfn>, <em>unsigned</em>* <dfn class="local col3 decl" id="13StReg" title='StReg' data-type='unsigned int *' data-ref="13StReg">StReg</dfn>,</td></tr>
<tr><th id="188">188</th><td>                         <em>unsigned</em>* <dfn class="local col4 decl" id="14StRegKill" title='StRegKill' data-type='unsigned int *' data-ref="14StRegKill">StRegKill</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15NumArg" title='NumArg' data-type='unsigned int' data-ref="15NumArg">NumArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Load/Store Interleaving instructions are not always beneficial.</i></td></tr>
<tr><th id="191">191</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">  /// Replace them by ZIP instructionand classical load/store.</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">  /// Return true if the SIMD instruction is modified.</i></td></tr>
<tr><th id="193">193</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeLdStInterleave' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::optimizeLdStInterleave(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">optimizeLdStInterleave</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">/// Return the number of useful source registers for this</i></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">  /// instruction (2 for ST2 and 4 for ST4).</i></td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::determineSrcReg' data-type='unsigned int (anonymous namespace)::AArch64SIMDInstrOpt::determineSrcReg(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">determineSrcReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SIMDInstrOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="18Fn">Fn</dfn>) override;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt11getPassNameEv" title='(anonymous namespace)::AArch64SIMDInstrOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64SIMDInstrOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="202">202</th><td>    <b>return</b> <a class="macro" href="#61" title="&quot;AArch64 SIMD instructions optimization pass&quot;" data-ref="_M/AARCH64_VECTOR_BY_ELEMENT_OPT_NAME">AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</a>;</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64SIMDInstrOpt::ID" title='(anonymous namespace)::AArch64SIMDInstrOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64SIMDInstrOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 SIMD instructions optimization pass&quot;, &quot;aarch64-simdinstr-opt&quot;, &amp;AArch64SIMDInstrOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64SIMDInstrOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64SIMDInstrOptPassFlag; void llvm::initializeAArch64SIMDInstrOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64SIMDInstrOptPassFlag, initializeAArch64SIMDInstrOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-simdinstr-opt"</q>,</td></tr>
<tr><th id="211">211</th><td>                <a class="macro" href="#61" title="&quot;AArch64 SIMD instructions optimization pass&quot;" data-ref="_M/AARCH64_VECTOR_BY_ELEMENT_OPT_NAME">AARCH64_VECTOR_BY_ELEMENT_OPT_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">/// Based only on latency of instructions, determine if it is cost efficient</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">/// to replace the instruction InstDesc by the instructions stored in the</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">/// array InstDescRepl.</i></td></tr>
<tr><th id="216">216</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">/// Return true if replacement is expected to be faster.</i></td></tr>
<tr><th id="217">217</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::</td></tr>
<tr><th id="218">218</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst(llvm::MachineFunction * MF, const llvm::MCInstrDesc * InstDesc, SmallVectorImpl&lt;const llvm::MCInstrDesc *&gt; &amp; InstDescRepl)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">shouldReplaceInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction *' data-ref="19MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col0 decl" id="20InstDesc" title='InstDesc' data-type='const llvm::MCInstrDesc *' data-ref="20InstDesc">InstDesc</dfn>,</td></tr>
<tr><th id="219">219</th><td>                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>*&gt; &amp;<dfn class="local col1 decl" id="21InstDescRepl" title='InstDescRepl' data-type='SmallVectorImpl&lt;const llvm::MCInstrDesc *&gt; &amp;' data-ref="21InstDescRepl">InstDescRepl</dfn>) {</td></tr>
<tr><th id="220">220</th><td>  <i>// Check if replacement decision is already available in the cached table.</i></td></tr>
<tr><th id="221">221</th><td><i>  // if so, return it.</i></td></tr>
<tr><th id="222">222</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col2 decl" id="22Subtarget" title='Subtarget' data-type='std::string' data-ref="22Subtarget">Subtarget</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getSubtargetInfoEv" title='llvm::TargetSchedModel::getSubtargetInfo' data-ref="_ZNK4llvm16TargetSchedModel16getSubtargetInfoEv">getSubtargetInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>();</td></tr>
<tr><th id="223">223</th><td>  <em>auto</em> <dfn class="local col3 decl" id="23InstID" title='InstID' data-type='std::pair&lt;unsigned int, std::__cxx11::basic_string&lt;char&gt; &gt;' data-ref="23InstID">InstID</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col0 ref" href="#20InstDesc" title='InstDesc' data-ref="20InstDesc">InstDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col2 ref" href="#22Subtarget" title='Subtarget' data-ref="22Subtarget">Subtarget</a></span>);</td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>]</a>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24SCIdx" title='SCIdx' data-type='unsigned int' data-ref="24SCIdx">SCIdx</dfn> = <a class="local col0 ref" href="#20InstDesc" title='InstDesc' data-ref="20InstDesc">InstDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="228">228</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col5 decl" id="25SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="25SCDesc">SCDesc</dfn> =</td></tr>
<tr><th id="229">229</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getMCSchedModelEv" title='llvm::TargetSchedModel::getMCSchedModel' data-ref="_ZNK4llvm16TargetSchedModel15getMCSchedModelEv">getMCSchedModel</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col4 ref" href="#24SCIdx" title='SCIdx' data-ref="24SCIdx">SCIdx</a>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// If a target does not define resources for the instructions</i></td></tr>
<tr><th id="232">232</th><td><i>  // of interest, then return false for no replacement.</i></td></tr>
<tr><th id="233">233</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col6 decl" id="26SCDescRepl" title='SCDescRepl' data-type='const llvm::MCSchedClassDesc *' data-ref="26SCDescRepl">SCDescRepl</dfn>;</td></tr>
<tr><th id="234">234</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25SCDesc" title='SCDesc' data-ref="25SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>() || <a class="local col5 ref" href="#25SCDesc" title='SCDesc' data-ref="25SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc9isVariantEv" title='llvm::MCSchedClassDesc::isVariant' data-ref="_ZNK4llvm16MCSchedClassDesc9isVariantEv">isVariant</a>())</td></tr>
<tr><th id="235">235</th><td>  {</td></tr>
<tr><th id="236">236</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>]</a> = <b>false</b>;</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="27IDesc" title='IDesc' data-type='const llvm::MCInstrDesc *' data-ref="27IDesc">IDesc</dfn> : <a class="local col1 ref" href="#21InstDescRepl" title='InstDescRepl' data-ref="21InstDescRepl">InstDescRepl</a>)</td></tr>
<tr><th id="240">240</th><td>  {</td></tr>
<tr><th id="241">241</th><td>    <a class="local col6 ref" href="#26SCDescRepl" title='SCDescRepl' data-ref="26SCDescRepl">SCDescRepl</a> = <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel15getMCSchedModelEv" title='llvm::TargetSchedModel::getMCSchedModel' data-ref="_ZNK4llvm16TargetSchedModel15getMCSchedModelEv">getMCSchedModel</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(</td></tr>
<tr><th id="242">242</th><td>      <a class="local col7 ref" href="#27IDesc" title='IDesc' data-ref="27IDesc">IDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (!<a class="local col6 ref" href="#26SCDescRepl" title='SCDescRepl' data-ref="26SCDescRepl">SCDescRepl</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>() || <a class="local col6 ref" href="#26SCDescRepl" title='SCDescRepl' data-ref="26SCDescRepl">SCDescRepl</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc9isVariantEv" title='llvm::MCSchedClassDesc::isVariant' data-ref="_ZNK4llvm16MCSchedClassDesc9isVariantEv">isVariant</a>())</td></tr>
<tr><th id="244">244</th><td>    {</td></tr>
<tr><th id="245">245</th><td>      <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>]</a> = <b>false</b>;</td></tr>
<tr><th id="246">246</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i>// Replacement cost.</i></td></tr>
<tr><th id="251">251</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28ReplCost" title='ReplCost' data-type='unsigned int' data-ref="28ReplCost">ReplCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="252">252</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="29IDesc" title='IDesc' data-type='const llvm::MCInstrDesc *' data-ref="29IDesc">IDesc</dfn> :<a class="local col1 ref" href="#21InstDescRepl" title='InstDescRepl' data-ref="21InstDescRepl">InstDescRepl</a>)</td></tr>
<tr><th id="253">253</th><td>    <a class="local col8 ref" href="#28ReplCost" title='ReplCost' data-ref="28ReplCost">ReplCost</a> += <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj">computeInstrLatency</a>(<a class="local col9 ref" href="#29IDesc" title='IDesc' data-ref="29IDesc">IDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj">computeInstrLatency</a>(<a class="local col0 ref" href="#20InstDesc" title='InstDesc' data-ref="20InstDesc">InstDesc</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) &gt; <a class="local col8 ref" href="#28ReplCost" title='ReplCost' data-ref="28ReplCost">ReplCost</a>)</td></tr>
<tr><th id="256">256</th><td>  {</td></tr>
<tr><th id="257">257</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>]</a> = <b>true</b>;</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td>  <b>else</b></td></tr>
<tr><th id="261">261</th><td>  {</td></tr>
<tr><th id="262">262</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable" title='(anonymous namespace)::AArch64SIMDInstrOpt::SIMDInstrTable' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SIMDInstrTable">SIMDInstrTable</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col3 ref" href="#23InstID" title='InstID' data-ref="23InstID">InstID</a>]</a> = <b>false</b>;</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// Determine if we need to exit this pass for a kind of instruction replacement</i></td></tr>
<tr><th id="268">268</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// early. This makes sure that no compile time is spent in this pass for</i></td></tr>
<tr><th id="269">269</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// targets with no need for any of these optimizations beyond performing this</i></td></tr>
<tr><th id="270">270</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// check.</i></td></tr>
<tr><th id="271">271</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// Return true if early exit of this pass for a kind of instruction</i></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">/// replacement is recommended for a target.</i></td></tr>
<tr><th id="273">273</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldExitEarly' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::shouldExitEarly(llvm::MachineFunction * MF, Subpass SP)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">shouldExitEarly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="30MF" title='MF' data-type='llvm::MachineFunction *' data-ref="30MF">MF</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass" title='(anonymous namespace)::AArch64SIMDInstrOpt::Subpass' data-type='enum Subpass' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Subpass">Subpass</a> <dfn class="local col1 decl" id="31SP" title='SP' data-type='Subpass' data-ref="31SP">SP</dfn>) {</td></tr>
<tr><th id="274">274</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>* <dfn class="local col2 decl" id="32OriginalMCID" title='OriginalMCID' data-type='const llvm::MCInstrDesc *' data-ref="32OriginalMCID">OriginalMCID</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>*, <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl" title='(anonymous namespace)::AArch64SIMDInstrOpt::MaxNumRepl' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">MaxNumRepl</a>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="33ReplInstrMCID" title='ReplInstrMCID' data-type='SmallVector&lt;const llvm::MCInstrDesc *, MaxNumRepl&gt;' data-ref="33ReplInstrMCID">ReplInstrMCID</dfn>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31SP" title='SP' data-ref="31SP">SP</a>) {</td></tr>
<tr><th id="278">278</th><td>  <i>// For this optimization, check by comparing the latency of a representative</i></td></tr>
<tr><th id="279">279</th><td><i>  // instruction to that of the replacement instructions.</i></td></tr>
<tr><th id="280">280</th><td><i>  // TODO: check for all concerned instructions.</i></td></tr>
<tr><th id="281">281</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem" title='(anonymous namespace)::AArch64SIMDInstrOpt::VectorElem' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem">VectorElem</a>:</td></tr>
<tr><th id="282">282</th><td>    OriginalMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4i32_indexed</span>);</td></tr>
<tr><th id="283">283</th><td>    ReplInstrMCID.push_back(&amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>));</td></tr>
<tr><th id="284">284</th><td>    ReplInstrMCID.push_back(&amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4f32</span>));</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">shouldReplaceInst</a>(<a class="local col0 ref" href="#30MF" title='MF' data-ref="30MF">MF</a>, <a class="local col2 ref" href="#32OriginalMCID" title='OriginalMCID' data-ref="32OriginalMCID">OriginalMCID</a>, <span class='refarg'><a class="local col3 ref" href="#33ReplInstrMCID" title='ReplInstrMCID' data-ref="33ReplInstrMCID">ReplInstrMCID</a></span>))</td></tr>
<tr><th id="286">286</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td>    <b>break</b>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i>// For this optimization, check for all concerned instructions.</i></td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave" title='(anonymous namespace)::AArch64SIMDInstrOpt::Interleave' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave">Interleave</a>:</td></tr>
<tr><th id="291">291</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="34Subtarget" title='Subtarget' data-type='std::string' data-ref="34Subtarget">Subtarget</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel16getSubtargetInfoEv" title='llvm::TargetSchedModel::getSubtargetInfo' data-ref="_ZNK4llvm16TargetSchedModel16getSubtargetInfoEv">getSubtargetInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>();</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit" title='(anonymous namespace)::AArch64SIMDInstrOpt::InterlEarlyExit' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">InterlEarlyExit</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS12423071" title='std::unordered_map::find' data-ref="_ZNSt13unordered_map4findERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS12423071">find</a>(<a class="local col4 ref" href="#34Subtarget" title='Subtarget' data-ref="34Subtarget">Subtarget</a>) <a class="ref" href="../../../../../include/c++/7/bits/hashtable_policy.h.html#_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_" title='std::__detail::operator!=' data-ref="_ZNSt8__detailneERKNS_19_Node_iterator_baseIT_XT0_EEES4_">!=</a> <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit" title='(anonymous namespace)::AArch64SIMDInstrOpt::InterlEarlyExit' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">InterlEarlyExit</a>.<a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_map3endEv" title='std::unordered_map::end' data-ref="_ZNSt13unordered_map3endEv">end</a>())</td></tr>
<tr><th id="293">293</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit" title='(anonymous namespace)::AArch64SIMDInstrOpt::InterlEarlyExit' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">InterlEarlyExit</a><a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062" title='std::unordered_map::operator[]' data-ref="_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062">[<a class="local col4 ref" href="#34Subtarget" title='Subtarget' data-ref="34Subtarget">Subtarget</a>]</a>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <b>for</b> (<em>auto</em> &amp;I : IRT) {</td></tr>
<tr><th id="296">296</th><td>      OriginalMCID = &amp;TII-&gt;get(I.OrigOpc);</td></tr>
<tr><th id="297">297</th><td>      <b>for</b> (<em>auto</em> &amp;Repl : I.ReplOpc)</td></tr>
<tr><th id="298">298</th><td>        ReplInstrMCID.push_back(&amp;TII-&gt;get(Repl));</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (shouldReplaceInst(MF, OriginalMCID, ReplInstrMCID)) {</td></tr>
<tr><th id="300">300</th><td>        InterlEarlyExit[Subtarget] = <b>false</b>;</td></tr>
<tr><th id="301">301</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="302">302</th><td>      }</td></tr>
<tr><th id="303">303</th><td>      ReplInstrMCID.clear();</td></tr>
<tr><th id="304">304</th><td>    }</td></tr>
<tr><th id="305">305</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit" title='(anonymous namespace)::AArch64SIMDInstrOpt::InterlEarlyExit' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::InterlEarlyExit">InterlEarlyExit</a><a class="ref" href="../../../../../include/c++/7/bits/unordered_map.h.html#_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062" title='std::unordered_map::operator[]' data-ref="_ZNSt13unordered_mapixERKNSt10_HashtableIT_St4pairIKS1_T0_ET3_NSt8__detail10_Select1stET2_T1_NS7_18_Mod_range_hashingENS7_20_Default_ranged_hashENS7_27272062">[<a class="local col4 ref" href="#34Subtarget" title='Subtarget' data-ref="34Subtarget">Subtarget</a>]</a> = <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>    <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">/// Check whether an equivalent DUP instruction has already been</i></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">/// created or not.</i></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">/// Return true when the DUP instruction already exists. In this case,</i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">/// DestReg will point to the destination of the already created DUP.</i></td></tr>
<tr><th id="316">316</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj" title='(anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP(llvm::MachineInstr &amp; MI, unsigned int DupOpcode, unsigned int SrcReg, unsigned int LaneNumber, unsigned int * DestReg) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">reuseDUP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36DupOpcode" title='DupOpcode' data-type='unsigned int' data-ref="36DupOpcode">DupOpcode</dfn>,</td></tr>
<tr><th id="317">317</th><td>                                         <em>unsigned</em> <dfn class="local col7 decl" id="37SrcReg" title='SrcReg' data-type='unsigned int' data-ref="37SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="38LaneNumber" title='LaneNumber' data-type='unsigned int' data-ref="38LaneNumber">LaneNumber</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                         <em>unsigned</em> *<dfn class="local col9 decl" id="39DestReg" title='DestReg' data-type='unsigned int *' data-ref="39DestReg">DestReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="319">319</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="40MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="40MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>, <dfn class="local col1 decl" id="41MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="41MIE">MIE</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="320">320</th><td>       <a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#41MIE" title='MIE' data-ref="41MIE">MIE</a>;) {</td></tr>
<tr><th id="321">321</th><td>    <a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="322">322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42CurrentMI" title='CurrentMI' data-type='llvm::MachineInstr *' data-ref="42CurrentMI">CurrentMI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#40MII" title='MII' data-ref="40MII">MII</a>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (<a class="local col2 ref" href="#42CurrentMI" title='CurrentMI' data-ref="42CurrentMI">CurrentMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col6 ref" href="#36DupOpcode" title='DupOpcode' data-ref="36DupOpcode">DupOpcode</a> &amp;&amp;</td></tr>
<tr><th id="325">325</th><td>        <a class="local col2 ref" href="#42CurrentMI" title='CurrentMI' data-ref="42CurrentMI">CurrentMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="326">326</th><td>        <a class="local col2 ref" href="#42CurrentMI" title='CurrentMI' data-ref="42CurrentMI">CurrentMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="327">327</th><td>        <a class="local col2 ref" href="#42CurrentMI" title='CurrentMI' data-ref="42CurrentMI">CurrentMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col8 ref" href="#38LaneNumber" title='LaneNumber' data-ref="38LaneNumber">LaneNumber</a>) {</td></tr>
<tr><th id="328">328</th><td>      *<a class="local col9 ref" href="#39DestReg" title='DestReg' data-ref="39DestReg">DestReg</a> = <a class="local col2 ref" href="#42CurrentMI" title='CurrentMI' data-ref="42CurrentMI">CurrentMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// Certain SIMD instructions with vector element operand are not efficient.</i></td></tr>
<tr><th id="337">337</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// Rewrite them into SIMD instructions with vector operands. This rewrite</i></td></tr>
<tr><th id="338">338</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// is driven by the latency of the instructions.</i></td></tr>
<tr><th id="339">339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// The instruction of concerns are for the time being FMLA, FMLS, FMUL,</i></td></tr>
<tr><th id="340">340</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// and FMULX and hence they are hardcoded.</i></td></tr>
<tr><th id="341">341</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="342">342</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// For example:</i></td></tr>
<tr><th id="343">343</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///    fmla v0.4s, v1.4s, v2.s[1]</i></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="345">345</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// Is rewritten into</i></td></tr>
<tr><th id="346">346</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///    dup  v3.4s, v2.s[1]      // DUP not necessary if redundant</i></td></tr>
<tr><th id="347">347</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///    fmla v0.4s, v1.4s, v3.4s</i></td></tr>
<tr><th id="348">348</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="349">349</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">/// Return true if the SIMD instruction is modified.</i></td></tr>
<tr><th id="350">350</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeVectElement' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::optimizeVectElement(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">optimizeVectElement</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>) {</td></tr>
<tr><th id="351">351</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col4 decl" id="44MulMCID" title='MulMCID' data-type='const llvm::MCInstrDesc *' data-ref="44MulMCID">MulMCID</dfn>, *<dfn class="local col5 decl" id="45DupMCID" title='DupMCID' data-type='const llvm::MCInstrDesc *' data-ref="45DupMCID">DupMCID</dfn>;</td></tr>
<tr><th id="352">352</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="46RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="46RC">RC</dfn> = &amp;AArch64::<span class='error' title="no member named &apos;FPR128RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClass</span>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <b>switch</b> (<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="355">355</th><td>  <b>default</b>:</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// 4X32 instructions</i></td></tr>
<tr><th id="359">359</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLAv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4i32_indexed</span>:</td></tr>
<tr><th id="360">360</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>);</td></tr>
<tr><th id="361">361</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLAv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv4f32</span>);</td></tr>
<tr><th id="362">362</th><td>    <b>break</b>;</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLSv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv4i32_indexed</span>:</td></tr>
<tr><th id="364">364</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>);</td></tr>
<tr><th id="365">365</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLSv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv4f32</span>);</td></tr>
<tr><th id="366">366</th><td>    <b>break</b>;</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv4i32_indexed</span>:</td></tr>
<tr><th id="368">368</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>);</td></tr>
<tr><th id="369">369</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULXv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv4f32</span>);</td></tr>
<tr><th id="370">370</th><td>    <b>break</b>;</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv4i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4i32_indexed</span>:</td></tr>
<tr><th id="372">372</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv4i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv4i32lane</span>);</td></tr>
<tr><th id="373">373</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULv4f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv4f32</span>);</td></tr>
<tr><th id="374">374</th><td>    <b>break</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// 2X64 instructions</i></td></tr>
<tr><th id="377">377</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLAv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i64_indexed</span>:</td></tr>
<tr><th id="378">378</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i64lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64lane</span>);</td></tr>
<tr><th id="379">379</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLAv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f64</span>);</td></tr>
<tr><th id="380">380</th><td>    <b>break</b>;</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLSv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2i64_indexed</span>:</td></tr>
<tr><th id="382">382</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i64lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64lane</span>);</td></tr>
<tr><th id="383">383</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLSv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2f64</span>);</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2i64_indexed</span>:</td></tr>
<tr><th id="386">386</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i64lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64lane</span>);</td></tr>
<tr><th id="387">387</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULXv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2f64</span>);</td></tr>
<tr><th id="388">388</th><td>    <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv2i64_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i64_indexed</span>:</td></tr>
<tr><th id="390">390</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i64lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i64lane</span>);</td></tr>
<tr><th id="391">391</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULv2f64&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f64</span>);</td></tr>
<tr><th id="392">392</th><td>    <b>break</b>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// 2X32 instructions</i></td></tr>
<tr><th id="395">395</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLAv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2i32_indexed</span>:</td></tr>
<tr><th id="396">396</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="397">397</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i32lane</span>);</td></tr>
<tr><th id="398">398</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLAv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLAv2f32</span>);</td></tr>
<tr><th id="399">399</th><td>    <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMLSv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2i32_indexed</span>:</td></tr>
<tr><th id="401">401</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="402">402</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i32lane</span>);</td></tr>
<tr><th id="403">403</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMLSv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMLSv2f32</span>);</td></tr>
<tr><th id="404">404</th><td>    <b>break</b>;</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULXv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2i32_indexed</span>:</td></tr>
<tr><th id="406">406</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="407">407</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i32lane</span>);</td></tr>
<tr><th id="408">408</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULXv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULXv2f32</span>);</td></tr>
<tr><th id="409">409</th><td>    <b>break</b>;</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FMULv2i32_indexed&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2i32_indexed</span>:</td></tr>
<tr><th id="411">411</th><td>    RC = &amp;AArch64::<span class='error' title="no member named &apos;FPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClass</span>;</td></tr>
<tr><th id="412">412</th><td>    DupMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DUPv2i32lane&apos; in namespace &apos;llvm::AArch64&apos;">DUPv2i32lane</span>);</td></tr>
<tr><th id="413">413</th><td>    MulMCID = &amp;TII-&gt;get(AArch64::<span class='error' title="no member named &apos;FMULv2f32&apos; in namespace &apos;llvm::AArch64&apos;">FMULv2f32</span>);</td></tr>
<tr><th id="414">414</th><td>    <b>break</b>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="47ReplInstrMCID" title='ReplInstrMCID' data-type='SmallVector&lt;const llvm::MCInstrDesc *, 2&gt;' data-ref="47ReplInstrMCID">ReplInstrMCID</dfn>;</td></tr>
<tr><th id="418">418</th><td>  <a class="local col7 ref" href="#47ReplInstrMCID" title='ReplInstrMCID' data-ref="47ReplInstrMCID">ReplInstrMCID</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#45DupMCID" title='DupMCID' data-ref="45DupMCID">DupMCID</a>);</td></tr>
<tr><th id="419">419</th><td>  <a class="local col7 ref" href="#47ReplInstrMCID" title='ReplInstrMCID' data-ref="47ReplInstrMCID">ReplInstrMCID</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#44MulMCID" title='MulMCID' data-ref="44MulMCID">MulMCID</a>);</td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">shouldReplaceInst</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::TII" title='(anonymous namespace)::AArch64SIMDInstrOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()),</td></tr>
<tr><th id="421">421</th><td>                         <span class='refarg'><a class="local col7 ref" href="#47ReplInstrMCID" title='ReplInstrMCID' data-ref="47ReplInstrMCID">ReplInstrMCID</a></span>))</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="48DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="48DL">DL</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="49MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="49MBB">MBB</dfn> = *<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="426">426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="50MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="50MRI">MRI</dfn> = <a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>// Get the operands of the current SIMD arithmetic instruction.</i></td></tr>
<tr><th id="429">429</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51MulDest" title='MulDest' data-type='unsigned int' data-ref="51MulDest">MulDest</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="430">430</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52SrcReg0" title='SrcReg0' data-type='unsigned int' data-ref="52SrcReg0">SrcReg0</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="431">431</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Src0IsKill" title='Src0IsKill' data-type='unsigned int' data-ref="53Src0IsKill">Src0IsKill</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="432">432</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="54SrcReg1">SrcReg1</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="433">433</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55Src1IsKill" title='Src1IsKill' data-type='unsigned int' data-ref="55Src1IsKill">Src1IsKill</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="434">434</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56DupDest" title='DupDest' data-type='unsigned int' data-ref="56DupDest">DupDest</dfn>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <i>// Instructions of interest have either 4 or 5 operands.</i></td></tr>
<tr><th id="437">437</th><td>  <b>if</b> (<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>5</var>) {</td></tr>
<tr><th id="438">438</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="57SrcReg2">SrcReg2</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="439">439</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58Src2IsKill" title='Src2IsKill' data-type='unsigned int' data-ref="58Src2IsKill">Src2IsKill</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="440">440</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59LaneNumber" title='LaneNumber' data-type='unsigned int' data-ref="59LaneNumber">LaneNumber</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="441">441</th><td>    <i>// Create a new DUP instruction. Note that if an equivalent DUP instruction</i></td></tr>
<tr><th id="442">442</th><td><i>    // has already been created before, then use that one instead of creating</i></td></tr>
<tr><th id="443">443</th><td><i>    // a new one.</i></td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj" title='(anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">reuseDUP</a>(<span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col5 ref" href="#45DupMCID" title='DupMCID' data-ref="45DupMCID">DupMCID</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#57SrcReg2" title='SrcReg2' data-ref="57SrcReg2">SrcReg2</a>, <a class="local col9 ref" href="#59LaneNumber" title='LaneNumber' data-ref="59LaneNumber">LaneNumber</a>, &amp;<a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>)) {</td></tr>
<tr><th id="445">445</th><td>      <a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a> = <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>);</td></tr>
<tr><th id="446">446</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col8 ref" href="#48DL" title='DL' data-ref="48DL">DL</a>, *<a class="local col5 ref" href="#45DupMCID" title='DupMCID' data-ref="45DupMCID">DupMCID</a>, <a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>)</td></tr>
<tr><th id="447">447</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#57SrcReg2" title='SrcReg2' data-ref="57SrcReg2">SrcReg2</a>, <a class="local col8 ref" href="#58Src2IsKill" title='Src2IsKill' data-ref="58Src2IsKill">Src2IsKill</a>)</td></tr>
<tr><th id="448">448</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#59LaneNumber" title='LaneNumber' data-ref="59LaneNumber">LaneNumber</a>);</td></tr>
<tr><th id="449">449</th><td>    }</td></tr>
<tr><th id="450">450</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col8 ref" href="#48DL" title='DL' data-ref="48DL">DL</a>, *<a class="local col4 ref" href="#44MulMCID" title='MulMCID' data-ref="44MulMCID">MulMCID</a>, <a class="local col1 ref" href="#51MulDest" title='MulDest' data-ref="51MulDest">MulDest</a>)</td></tr>
<tr><th id="451">451</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#52SrcReg0" title='SrcReg0' data-ref="52SrcReg0">SrcReg0</a>, <a class="local col3 ref" href="#53Src0IsKill" title='Src0IsKill' data-ref="53Src0IsKill">Src0IsKill</a>)</td></tr>
<tr><th id="452">452</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#54SrcReg1" title='SrcReg1' data-ref="54SrcReg1">SrcReg1</a>, <a class="local col5 ref" href="#55Src1IsKill" title='Src1IsKill' data-ref="55Src1IsKill">Src1IsKill</a>)</td></tr>
<tr><th id="453">453</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>, <a class="local col8 ref" href="#58Src2IsKill" title='Src2IsKill' data-ref="58Src2IsKill">Src2IsKill</a>);</td></tr>
<tr><th id="454">454</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>4</var>) {</td></tr>
<tr><th id="455">455</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60LaneNumber" title='LaneNumber' data-type='unsigned int' data-ref="60LaneNumber">LaneNumber</dfn> = <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj" title='(anonymous namespace)::AArch64SIMDInstrOpt::reuseDUP' data-use='c' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt8reuseDUPERN4llvm12MachineInstrEjjjPj">reuseDUP</a>(<span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col5 ref" href="#45DupMCID" title='DupMCID' data-ref="45DupMCID">DupMCID</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>(), <a class="local col4 ref" href="#54SrcReg1" title='SrcReg1' data-ref="54SrcReg1">SrcReg1</a>, <a class="local col0 ref" href="#60LaneNumber" title='LaneNumber' data-ref="60LaneNumber">LaneNumber</a>, &amp;<a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>)) {</td></tr>
<tr><th id="457">457</th><td>      <a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a> = <a class="local col0 ref" href="#50MRI" title='MRI' data-ref="50MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#46RC" title='RC' data-ref="46RC">RC</a>);</td></tr>
<tr><th id="458">458</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col8 ref" href="#48DL" title='DL' data-ref="48DL">DL</a>, *<a class="local col5 ref" href="#45DupMCID" title='DupMCID' data-ref="45DupMCID">DupMCID</a>, <a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>)</td></tr>
<tr><th id="459">459</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#54SrcReg1" title='SrcReg1' data-ref="54SrcReg1">SrcReg1</a>, <a class="local col5 ref" href="#55Src1IsKill" title='Src1IsKill' data-ref="55Src1IsKill">Src1IsKill</a>)</td></tr>
<tr><th id="460">460</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#60LaneNumber" title='LaneNumber' data-ref="60LaneNumber">LaneNumber</a>);</td></tr>
<tr><th id="461">461</th><td>    }</td></tr>
<tr><th id="462">462</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#49MBB" title='MBB' data-ref="49MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a></span>, <a class="local col8 ref" href="#48DL" title='DL' data-ref="48DL">DL</a>, *<a class="local col4 ref" href="#44MulMCID" title='MulMCID' data-ref="44MulMCID">MulMCID</a>, <a class="local col1 ref" href="#51MulDest" title='MulDest' data-ref="51MulDest">MulDest</a>)</td></tr>
<tr><th id="463">463</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#52SrcReg0" title='SrcReg0' data-ref="52SrcReg0">SrcReg0</a>, <a class="local col3 ref" href="#53Src0IsKill" title='Src0IsKill' data-ref="53Src0IsKill">Src0IsKill</a>)</td></tr>
<tr><th id="464">464</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#56DupDest" title='DupDest' data-ref="56DupDest">DupDest</a>, <a class="local col5 ref" href="#55Src1IsKill" title='Src1IsKill' data-ref="55Src1IsKill">Src1IsKill</a>);</td></tr>
<tr><th id="465">465</th><td>  } <b>else</b> {</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumModifiedInstr' data-ref="NumModifiedInstr">NumModifiedInstr</a>;</td></tr>
<tr><th id="470">470</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Load/Store Interleaving instructions are not always beneficial.</i></td></tr>
<tr><th id="474">474</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Replace them by ZIP instructions and classical load/store.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="476">476</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// For example:</i></td></tr>
<tr><th id="477">477</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    st2 {v0.4s, v1.4s}, addr</i></td></tr>
<tr><th id="478">478</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Is rewritten into:</i></td></tr>
<tr><th id="480">480</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip1 v2.4s, v0.4s, v1.4s</i></td></tr>
<tr><th id="481">481</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip2 v3.4s, v0.4s, v1.4s</i></td></tr>
<tr><th id="482">482</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    stp  q2, q3, addr</i></td></tr>
<tr><th id="483">483</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">//</i></td></tr>
<tr><th id="484">484</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// For example:</i></td></tr>
<tr><th id="485">485</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    st4 {v0.4s, v1.4s, v2.4s, v3.4s}, addr</i></td></tr>
<tr><th id="486">486</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="487">487</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Is rewritten into:</i></td></tr>
<tr><th id="488">488</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip1 v4.4s, v0.4s, v2.4s</i></td></tr>
<tr><th id="489">489</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip2 v5.4s, v0.4s, v2.4s</i></td></tr>
<tr><th id="490">490</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip1 v6.4s, v1.4s, v3.4s</i></td></tr>
<tr><th id="491">491</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip2 v7.4s, v1.4s, v3.4s</i></td></tr>
<tr><th id="492">492</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip1 v8.4s, v4.4s, v6.4s</i></td></tr>
<tr><th id="493">493</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip2 v9.4s, v4.4s, v6.4s</i></td></tr>
<tr><th id="494">494</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip1 v10.4s, v5.4s, v7.4s</i></td></tr>
<tr><th id="495">495</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    zip2 v11.4s, v5.4s, v7.4s</i></td></tr>
<tr><th id="496">496</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    stp  q8, q9, addr</i></td></tr>
<tr><th id="497">497</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///    stp  q10, q11, addr+32</i></td></tr>
<tr><th id="498">498</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="499">499</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Currently only instructions related to ST2 and ST4 are considered.</i></td></tr>
<tr><th id="500">500</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Other may be added later.</i></td></tr>
<tr><th id="501">501</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">/// Return true if the SIMD instruction is modified.</i></td></tr>
<tr><th id="502">502</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeLdStInterleave' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::optimizeLdStInterleave(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">optimizeLdStInterleave</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="61MI">MI</dfn>) {</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62SeqReg" title='SeqReg' data-type='unsigned int' data-ref="62SeqReg">SeqReg</dfn>, <dfn class="local col3 decl" id="63AddrReg" title='AddrReg' data-type='unsigned int' data-ref="63AddrReg">AddrReg</dfn>;</td></tr>
<tr><th id="505">505</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64StReg" title='StReg' data-type='unsigned int [4]' data-ref="64StReg">StReg</dfn>[<var>4</var>], <dfn class="local col5 decl" id="65StRegKill" title='StRegKill' data-type='unsigned int [4]' data-ref="65StRegKill">StRegKill</dfn>[<var>4</var>];</td></tr>
<tr><th id="506">506</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66DefiningMI" title='DefiningMI' data-type='llvm::MachineInstr *' data-ref="66DefiningMI">DefiningMI</dfn>;</td></tr>
<tr><th id="507">507</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="67DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="67DL">DL</dfn> = <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="508">508</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="68MBB">MBB</dfn> = *<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl" title='(anonymous namespace)::AArch64SIMDInstrOpt::MaxNumRepl' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">MaxNumRepl</a>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="69ZipDest" title='ZipDest' data-type='SmallVector&lt;unsigned int, MaxNumRepl&gt;' data-ref="69ZipDest">ZipDest</dfn>;</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>*, <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl" title='(anonymous namespace)::AArch64SIMDInstrOpt::MaxNumRepl' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MaxNumRepl">MaxNumRepl</a>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="70ReplInstrMCID" title='ReplInstrMCID' data-type='SmallVector&lt;const llvm::MCInstrDesc *, MaxNumRepl&gt;' data-ref="70ReplInstrMCID">ReplInstrMCID</dfn>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i>// If current instruction matches any of the rewriting rules, then</i></td></tr>
<tr><th id="513">513</th><td><i>  // gather information about parameters of the new instructions.</i></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col1 decl" id="71Match" title='Match' data-type='bool' data-ref="71Match">Match</dfn> = <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>  <b>for</b> (<em>auto</em> &amp;I : IRT) {</td></tr>
<tr><th id="516">516</th><td>    <b>if</b> (MI.getOpcode() == I.OrigOpc) {</td></tr>
<tr><th id="517">517</th><td>      SeqReg  = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="518">518</th><td>      AddrReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="519">519</th><td>      DefiningMI = MRI-&gt;getUniqueVRegDef(SeqReg);</td></tr>
<tr><th id="520">520</th><td>      <em>unsigned</em> NumReg = determineSrcReg(MI);</td></tr>
<tr><th id="521">521</th><td>      <b>if</b> (!processSeqRegInst(DefiningMI, StReg, StRegKill, NumReg))</td></tr>
<tr><th id="522">522</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>      <b>for</b> (<em>auto</em> &amp;Repl : I.ReplOpc) {</td></tr>
<tr><th id="525">525</th><td>        ReplInstrMCID.push_back(&amp;TII-&gt;get(Repl));</td></tr>
<tr><th id="526">526</th><td>        <i>// Generate destination registers but only for non-store instruction.</i></td></tr>
<tr><th id="527">527</th><td>        <b>if</b> (Repl != AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span> &amp;&amp; Repl != AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>)</td></tr>
<tr><th id="528">528</th><td>          ZipDest.push_back(MRI-&gt;createVirtualRegister(&amp;I.RC));</td></tr>
<tr><th id="529">529</th><td>      }</td></tr>
<tr><th id="530">530</th><td>      Match = <b>true</b>;</td></tr>
<tr><th id="531">531</th><td>      <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (!<a class="local col1 ref" href="#71Match" title='Match' data-ref="71Match">Match</a>)</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// Determine if it is profitable to replace MI by the series of instructions</i></td></tr>
<tr><th id="539">539</th><td><i>  // represented in ReplInstrMCID.</i></td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldReplaceInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE">shouldReplaceInst</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::TII" title='(anonymous namespace)::AArch64SIMDInstrOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()),</td></tr>
<tr><th id="541">541</th><td>                         <span class='refarg'><a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a></span>))</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i>// Generate the replacement instructions composed of ZIP1, ZIP2, and STP (at</i></td></tr>
<tr><th id="545">545</th><td><i>  // this point, the code generation is hardcoded and does not rely on the IRT</i></td></tr>
<tr><th id="546">546</th><td><i>  // table used above given that code generation for ST2 replacement is somewhat</i></td></tr>
<tr><th id="547">547</th><td><i>  // different than for ST4 replacement. We could have added more info into the</i></td></tr>
<tr><th id="548">548</th><td><i>  // table related to how we build new instructions but we may be adding more</i></td></tr>
<tr><th id="549">549</th><td><i>  // complexity with that).</i></td></tr>
<tr><th id="550">550</th><td>  <b>switch</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="551">551</th><td>  <b>default</b>:</td></tr>
<tr><th id="552">552</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov16b</span>:</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8b</span>:</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8h</span>:</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4h</span>:</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4s</span>:</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2s</span>:</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2d</span>:</td></tr>
<tr><th id="561">561</th><td>    <i>// ZIP instructions</i></td></tr>
<tr><th id="562">562</th><td>    BuildMI(MBB, MI, DL, *ReplInstrMCID[<var>0</var>], ZipDest[<var>0</var>])</td></tr>
<tr><th id="563">563</th><td>        .addReg(StReg[<var>0</var>])</td></tr>
<tr><th id="564">564</th><td>        .addReg(StReg[<var>1</var>]);</td></tr>
<tr><th id="565">565</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="566">566</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>0</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>0</var>])</td></tr>
<tr><th id="567">567</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>1</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>1</var>]);</td></tr>
<tr><th id="568">568</th><td>    <i>// STP instructions</i></td></tr>
<tr><th id="569">569</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)</td></tr>
<tr><th id="570">570</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="571">571</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="572">572</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#63AddrReg" title='AddrReg' data-ref="63AddrReg">AddrReg</a>)</td></tr>
<tr><th id="573">573</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="574">574</th><td>    <b>break</b>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv16b</span>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8b</span>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8h</span>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4h</span>:</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4s</span>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2s</span>:</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2d</span>:</td></tr>
<tr><th id="583">583</th><td>    <i>// ZIP instructions</i></td></tr>
<tr><th id="584">584</th><td>    BuildMI(MBB, MI, DL, *ReplInstrMCID[<var>0</var>], ZipDest[<var>0</var>])</td></tr>
<tr><th id="585">585</th><td>        .addReg(StReg[<var>0</var>])</td></tr>
<tr><th id="586">586</th><td>        .addReg(StReg[<var>2</var>]);</td></tr>
<tr><th id="587">587</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="588">588</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>0</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>0</var>])</td></tr>
<tr><th id="589">589</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>2</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>2</var>]);</td></tr>
<tr><th id="590">590</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)</td></tr>
<tr><th id="591">591</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>1</var>])</td></tr>
<tr><th id="592">592</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>3</var>]);</td></tr>
<tr><th id="593">593</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a>)</td></tr>
<tr><th id="594">594</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>1</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>1</var>])</td></tr>
<tr><th id="595">595</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64StReg" title='StReg' data-ref="64StReg">StReg</a>[<var>3</var>], <a class="local col5 ref" href="#65StRegKill" title='StRegKill' data-ref="65StRegKill">StRegKill</a>[<var>3</var>]);</td></tr>
<tr><th id="596">596</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a>)</td></tr>
<tr><th id="597">597</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="598">598</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>);</td></tr>
<tr><th id="599">599</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a>)</td></tr>
<tr><th id="600">600</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>)</td></tr>
<tr><th id="601">601</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>6</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>6</var>]</a>)</td></tr>
<tr><th id="603">603</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="604">604</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a>);</td></tr>
<tr><th id="605">605</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>7</var>]</a>, <a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>7</var>]</a>)</td></tr>
<tr><th id="606">606</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="607">607</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a>);</td></tr>
<tr><th id="608">608</th><td>    <i>// stp instructions</i></td></tr>
<tr><th id="609">609</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>8</var>]</a>)</td></tr>
<tr><th id="610">610</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a>)</td></tr>
<tr><th id="611">611</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a>)</td></tr>
<tr><th id="612">612</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#63AddrReg" title='AddrReg' data-ref="63AddrReg">AddrReg</a>)</td></tr>
<tr><th id="613">613</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="614">614</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a></span>, <a class="local col7 ref" href="#67DL" title='DL' data-ref="67DL">DL</a>, *<a class="local col0 ref" href="#70ReplInstrMCID" title='ReplInstrMCID' data-ref="70ReplInstrMCID">ReplInstrMCID</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>9</var>]</a>)</td></tr>
<tr><th id="615">615</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>6</var>]</a>)</td></tr>
<tr><th id="616">616</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#69ZipDest" title='ZipDest' data-ref="69ZipDest">ZipDest</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>7</var>]</a>)</td></tr>
<tr><th id="617">617</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#63AddrReg" title='AddrReg' data-ref="63AddrReg">AddrReg</a>)</td></tr>
<tr><th id="618">618</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>2</var>);</td></tr>
<tr><th id="619">619</th><td>    <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumModifiedInstr' data-ref="NumModifiedInstr">NumModifiedInstr</a>;</td></tr>
<tr><th id="623">623</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">/// Process The REG_SEQUENCE instruction, and extract the source</i></td></tr>
<tr><th id="627">627</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">/// operands of the ST2/4 instruction from it.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">/// Example of such instruction.</i></td></tr>
<tr><th id="629">629</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">///    %dest = REG_SEQUENCE %st2_src1, dsub0, %st2_src2, dsub1;</i></td></tr>
<tr><th id="630">630</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">/// Return true when the instruction is processed successfully.</i></td></tr>
<tr><th id="631">631</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j" title='(anonymous namespace)::AArch64SIMDInstrOpt::processSeqRegInst' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::processSeqRegInst(llvm::MachineInstr * DefiningMI, unsigned int * StReg, unsigned int * StRegKill, unsigned int NumArg) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j">processSeqRegInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72DefiningMI" title='DefiningMI' data-type='llvm::MachineInstr *' data-ref="72DefiningMI">DefiningMI</dfn>,</td></tr>
<tr><th id="632">632</th><td>     <em>unsigned</em>* <dfn class="local col3 decl" id="73StReg" title='StReg' data-type='unsigned int *' data-ref="73StReg">StReg</dfn>, <em>unsigned</em>* <dfn class="local col4 decl" id="74StRegKill" title='StRegKill' data-type='unsigned int *' data-ref="74StRegKill">StRegKill</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75NumArg" title='NumArg' data-type='unsigned int' data-ref="75NumArg">NumArg</dfn>) <em>const</em> {</td></tr>
<tr><th id="633">633</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefiningMI != __null) ? void (0) : __assert_fail (&quot;DefiningMI != NULL&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp&quot;, 633, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col2 ref" href="#72DefiningMI" title='DefiningMI' data-ref="72DefiningMI">DefiningMI</a> != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>);</td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (DefiningMI-&gt;getOpcode() != AArch64::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AArch64&apos;">REG_SEQUENCE</span>)</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="76i" title='i' data-type='unsigned int' data-ref="76i">i</dfn>=<var>0</var>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>&lt;<a class="local col5 ref" href="#75NumArg" title='NumArg' data-ref="75NumArg">NumArg</a>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>++) {</td></tr>
<tr><th id="638">638</th><td>    <a class="local col3 ref" href="#73StReg" title='StReg' data-ref="73StReg">StReg</a>[<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>]     = <a class="local col2 ref" href="#72DefiningMI" title='DefiningMI' data-ref="72DefiningMI">DefiningMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>*<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="639">639</th><td>    <a class="local col4 ref" href="#74StRegKill" title='StRegKill' data-ref="74StRegKill">StRegKill</a>[<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>] = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#72DefiningMI" title='DefiningMI' data-ref="72DefiningMI">DefiningMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>*<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>    <i>// Sanity check for the other arguments.</i></td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="local col2 ref" href="#72DefiningMI" title='DefiningMI' data-ref="72DefiningMI">DefiningMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>*<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>+<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="643">643</th><td>      <b>switch</b> (<a class="local col2 ref" href="#72DefiningMI" title='DefiningMI' data-ref="72DefiningMI">DefiningMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>*<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>+<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="644">644</th><td>      <b>default</b>:</td></tr>
<tr><th id="645">645</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub0&apos; in namespace &apos;llvm::AArch64&apos;">dsub0</span>:</td></tr>
<tr><th id="648">648</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub1&apos; in namespace &apos;llvm::AArch64&apos;">dsub1</span>:</td></tr>
<tr><th id="649">649</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub2&apos; in namespace &apos;llvm::AArch64&apos;">dsub2</span>:</td></tr>
<tr><th id="650">650</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;dsub3&apos; in namespace &apos;llvm::AArch64&apos;">dsub3</span>:</td></tr>
<tr><th id="651">651</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;qsub0&apos; in namespace &apos;llvm::AArch64&apos;">qsub0</span>:</td></tr>
<tr><th id="652">652</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;qsub1&apos; in namespace &apos;llvm::AArch64&apos;">qsub1</span>:</td></tr>
<tr><th id="653">653</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;qsub2&apos; in namespace &apos;llvm::AArch64&apos;">qsub2</span>:</td></tr>
<tr><th id="654">654</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;qsub3&apos; in namespace &apos;llvm::AArch64&apos;">qsub3</span>:</td></tr>
<tr><th id="655">655</th><td>        <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>      }</td></tr>
<tr><th id="657">657</th><td>    }</td></tr>
<tr><th id="658">658</th><td>    <b>else</b></td></tr>
<tr><th id="659">659</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="662">662</th><td>}</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">/// Return the number of useful source registers for this instruction</i></td></tr>
<tr><th id="665">665</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">/// (2 for ST2 and 4 for ST4).</i></td></tr>
<tr><th id="666">666</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::determineSrcReg' data-type='unsigned int (anonymous namespace)::AArch64SIMDInstrOpt::determineSrcReg(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt15determineSrcRegERN4llvm12MachineInstrE">determineSrcReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="667">667</th><td>  <b>switch</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="668">668</th><td>  <b>default</b>:</td></tr>
<tr><th id="669">669</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported instruction for this pass&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp&quot;, 669)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported instruction for this pass"</q>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov16b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov16b</span>:</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov8b&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8b</span>:</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov8h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov8h</span>:</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov4h&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4h</span>:</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov4s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov4s</span>:</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov2s&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2s</span>:</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST2Twov2d&apos; in namespace &apos;llvm::AArch64&apos;">ST2Twov2d</span>:</td></tr>
<tr><th id="678">678</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv16b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv16b</span>:</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv8b&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8b</span>:</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv8h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv8h</span>:</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv4h&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4h</span>:</td></tr>
<tr><th id="684">684</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv4s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv4s</span>:</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv2s&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2s</span>:</td></tr>
<tr><th id="686">686</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ST4Fourv2d&apos; in namespace &apos;llvm::AArch64&apos;">ST4Fourv2d</span>:</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="688">688</th><td>  }</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SIMDInstrOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64SIMDInstrOpt::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn>) {</td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="693">693</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::TII" title='(anonymous namespace)::AArch64SIMDInstrOpt::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::TII">TII</a> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="696">696</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::MRI" title='(anonymous namespace)::AArch64SIMDInstrOpt::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="697">697</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="79ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="79ST">ST</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="698">698</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col0 decl" id="80AAII" title='AAII' data-type='const llvm::AArch64InstrInfo *' data-ref="80AAII">AAII</dfn> =</td></tr>
<tr><th id="699">699</th><td>      <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::AArch64InstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> AArch64InstrInfo *&gt;(ST.getInstrInfo());</td></tr>
<tr><th id="700">700</th><td>  <b>if</b> (!<a class="local col0 ref" href="#80AAII" title='AAII' data-ref="80AAII">AAII</a>)</td></tr>
<tr><th id="701">701</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="702">702</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</a>(&amp;<a class="local col9 ref" href="#79ST" title='ST' data-ref="79ST">ST</a>);</td></tr>
<tr><th id="703">703</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel" title='(anonymous namespace)::AArch64SIMDInstrOpt::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="704">704</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <em>bool</em> <dfn class="local col1 decl" id="81Changed" title='Changed' data-type='bool' data-ref="81Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="707">707</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="82OptimizationKind" title='OptimizationKind' data-type='(anonymous namespace)::AArch64SIMDInstrOpt::Subpass' data-ref="82OptimizationKind">OptimizationKind</dfn> : {<a class="tu enum" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem" title='(anonymous namespace)::AArch64SIMDInstrOpt::VectorElem' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem">VectorElem</a>, <a class="tu enum" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave" title='(anonymous namespace)::AArch64SIMDInstrOpt::Interleave' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::Interleave">Interleave</a>}) {</td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE" title='(anonymous namespace)::AArch64SIMDInstrOpt::shouldExitEarly' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt15shouldExitEarlyEPN4llvm15MachineFunctionENS0_7SubpassE">shouldExitEarly</a>(&amp;<a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>, <a class="local col2 ref" href="#82OptimizationKind" title='OptimizationKind' data-ref="82OptimizationKind">OptimizationKind</a>)) {</td></tr>
<tr><th id="709">709</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="83RemoveMIs" title='RemoveMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="83RemoveMIs">RemoveMIs</dfn>;</td></tr>
<tr><th id="710">710</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84MBB">MBB</dfn> : <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>) {</td></tr>
<tr><th id="711">711</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="85MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="85MII">MII</dfn> = <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="86MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="86MIE">MIE</dfn> = <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="712">712</th><td>             <a class="local col5 ref" href="#85MII" title='MII' data-ref="85MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#86MIE" title='MIE' data-ref="86MIE">MIE</a>;) {</td></tr>
<tr><th id="713">713</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85MII" title='MII' data-ref="85MII">MII</a>;</td></tr>
<tr><th id="714">714</th><td>          <em>bool</em> <dfn class="local col8 decl" id="88InstRewrite" title='InstRewrite' data-type='bool' data-ref="88InstRewrite">InstRewrite</dfn>;</td></tr>
<tr><th id="715">715</th><td>          <b>if</b> (<a class="local col2 ref" href="#82OptimizationKind" title='OptimizationKind' data-ref="82OptimizationKind">OptimizationKind</a> == <a class="tu enum" href="#(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem" title='(anonymous namespace)::AArch64SIMDInstrOpt::VectorElem' data-use='r' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt::VectorElem">VectorElem</a>)</td></tr>
<tr><th id="716">716</th><td>            <a class="local col8 ref" href="#88InstRewrite" title='InstRewrite' data-ref="88InstRewrite">InstRewrite</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeVectElement' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE">optimizeVectElement</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a></span>) ;</td></tr>
<tr><th id="717">717</th><td>          <b>else</b></td></tr>
<tr><th id="718">718</th><td>            <a class="local col8 ref" href="#88InstRewrite" title='InstRewrite' data-ref="88InstRewrite">InstRewrite</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE" title='(anonymous namespace)::AArch64SIMDInstrOpt::optimizeLdStInterleave' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt22optimizeLdStInterleaveERN4llvm12MachineInstrE">optimizeLdStInterleave</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a></span>);</td></tr>
<tr><th id="719">719</th><td>          <b>if</b> (<a class="local col8 ref" href="#88InstRewrite" title='InstRewrite' data-ref="88InstRewrite">InstRewrite</a>) {</td></tr>
<tr><th id="720">720</th><td>            <i>// Add MI to the list of instructions to be removed given that it</i></td></tr>
<tr><th id="721">721</th><td><i>            // has been replaced.</i></td></tr>
<tr><th id="722">722</th><td>            <a class="local col3 ref" href="#83RemoveMIs" title='RemoveMIs' data-ref="83RemoveMIs">RemoveMIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>);</td></tr>
<tr><th id="723">723</th><td>            <a class="local col1 ref" href="#81Changed" title='Changed' data-ref="81Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="724">724</th><td>          }</td></tr>
<tr><th id="725">725</th><td>          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#85MII" title='MII' data-ref="85MII">MII</a>;</td></tr>
<tr><th id="726">726</th><td>        }</td></tr>
<tr><th id="727">727</th><td>      }</td></tr>
<tr><th id="728">728</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89MI" title='MI' data-type='llvm::MachineInstr *' data-ref="89MI">MI</dfn> : <a class="local col3 ref" href="#83RemoveMIs" title='RemoveMIs' data-ref="83RemoveMIs">RemoveMIs</a>)</td></tr>
<tr><th id="729">729</th><td>        <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="730">730</th><td>    }</td></tr>
<tr><th id="731">731</th><td>  }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <b>return</b> <a class="local col1 ref" href="#81Changed" title='Changed' data-ref="81Changed">Changed</a>;</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i class="doc">/// Returns an instance of the high cost ASIMD instruction replacement</i></td></tr>
<tr><th id="737">737</th><td><i class="doc">/// optimization pass.</i></td></tr>
<tr><th id="738">738</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createAArch64SIMDInstrOptPassEv" title='llvm::createAArch64SIMDInstrOptPass' data-ref="_ZN4llvm29createAArch64SIMDInstrOptPassEv">createAArch64SIMDInstrOptPass</dfn>() {</td></tr>
<tr><th id="739">739</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64SIMDInstrOpt" title='(anonymous namespace)::AArch64SIMDInstrOpt' data-ref="(anonymousnamespace)::AArch64SIMDInstrOpt">AArch64SIMDInstrOpt</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119AArch64SIMDInstrOptC1Ev" title='(anonymous namespace)::AArch64SIMDInstrOpt::AArch64SIMDInstrOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64SIMDInstrOptC1Ev">(</a>);</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
