

================================================================
== Synthesis Summary Report of 'master_fix'
================================================================
+ General Information: 
    * Date:           Tue Jul 26 15:15:05 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Testing
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |                               Modules                               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |             |             |     |
    |                               & Loops                               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |+ master_fix                                                         |     -|  0.02|    26526|  2.759e+05|         -|    26527|     -|        no|  56 (20%)|  185 (84%)|  31287 (29%)|  27405 (51%)|    -|
    | + grp_convolution1_fix_fu_514                                       |     -|  0.03|     3097|  3.221e+04|         -|     3097|     -|        no|         -|   24 (10%)|    5543 (5%)|    4968 (9%)|    -|
    |  + grp_convolution1_fix_Pipeline_VITIS_LOOP_107_1_fu_152            |     -|  0.64|        9|     93.600|         -|        9|     -|        no|         -|          -|    297 (~0%)|    1220 (2%)|    -|
    |   o VITIS_LOOP_107_1                                                |     -|  7.59|        7|     72.800|         3|        1|     6|       yes|         -|          -|            -|            -|    -|
    |  + grp_convolution1_fix_Pipeline_Conv_loop_fu_180                   |     -|  0.03|     3083|  3.206e+04|         -|     3083|     -|        no|         -|   24 (10%)|    5226 (4%)|    3671 (6%)|    -|
    |   o Conv_loop                                                       |     -|  7.59|     3081|  3.204e+04|        11|        1|  3072|       yes|         -|          -|            -|            -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2_fu_548  |     -|  0.55|     1022|  1.063e+04|         -|     1022|     -|        no|         -|          -|    705 (~0%)|     727 (1%)|    -|
    |  o VITIS_LOOP_303_1_VITIS_LOOP_304_2                                |     -|  7.59|     1020|  1.061e+04|        14|        1|  1008|       yes|         -|          -|            -|            -|    -|
    | + grp_convolution2_fix_fu_554                                       |     -|  0.12|      730|  7.592e+03|         -|      730|     -|        no|         -|  128 (58%)|  20039 (18%)|  14422 (27%)|    -|
    |  + grp_convolution2_fix_Pipeline_VITIS_LOOP_215_1_fu_268            |     -|  1.46|       18|    187.200|         -|       18|     -|        no|         -|          -|    1740 (1%)|    4054 (7%)|    -|
    |   o VITIS_LOOP_215_1                                                |     -|  7.59|       16|    166.400|         2|        1|    16|       yes|         -|          -|            -|            -|    -|
    |  + grp_convolution2_fix_Pipeline_Conv_loop_fu_322                   |     -|  0.12|      709|  7.374e+03|         -|      709|     -|        no|         -|  128 (58%)|  18293 (17%)|  10180 (19%)|    -|
    |   o Conv_loop                                                       |     -|  7.59|      707|  7.353e+03|        37|        1|   672|       yes|         -|          -|            -|            -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_376_1_fu_626                   |     -|  0.02|        9|     93.600|         -|        9|     -|        no|         -|          -|    853 (~0%)|    1883 (3%)|    -|
    |  o VITIS_LOOP_376_1                                                 |     -|  7.59|        7|     72.800|         5|        1|     4|       yes|         -|          -|            -|            -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_387_3_fu_638                   |     -|  0.07|       84|    873.600|         -|       84|     -|        no|         -|          -|    421 (~0%)|    110 (~0%)|    -|
    |  o VITIS_LOOP_387_3                                                 |     -|  7.59|       82|    852.800|        80|        1|     4|       yes|         -|          -|            -|            -|    -|
    | o VITIS_LOOP_321_1                                                  |     -|  7.59|     2720|  2.829e+04|       170|        -|    16|        no|         -|          -|            -|            -|    -|
    |  o VITIS_LOOP_323_2                                                 |     -|  7.59|      168|  1.747e+03|         4|        -|    42|        no|         -|          -|            -|            -|    -|
    | o VITIS_LOOP_342_1                                                  |     -|  7.59|    18416|  1.915e+05|      1151|        -|    16|        no|         -|          -|            -|            -|    -|
    |  o VITIS_LOOP_345_2                                                 |     -|  7.59|     1148|  1.194e+04|        82|        -|    14|        no|         -|          -|            -|            -|    -|
    |   o VITIS_LOOP_349_4                                                |     -|  7.59|       80|    832.000|         5|        -|    16|        no|         -|          -|            -|            -|    -|
    | o VITIS_LOOP_363_1                                                  |     -|  7.59|      328|  3.411e+03|        82|        -|     4|        no|         -|          -|            -|            -|    -|
    |  o VITIS_LOOP_366_2                                                 |     -|  7.59|       80|    832.000|         5|        -|    16|        no|         -|          -|            -|            -|    -|
    | o VITIS_LOOP_382_2                                                  |     -|  7.59|      108|  1.123e+03|        27|        -|     4|        no|         -|          -|            -|            -|    -|
    +---------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 9        |
| input_r_q0       | 16       |
| out_r_address0   | 2        |
| out_r_d0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input    | in        | ap_fixed<12, 12, AP_RND_CONV, AP_WRAP, 0>* |
| out      | out       | float*                                     |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Name          | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

