/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _ETSOC_SHIRE_CACHE_ESR_H_
#define _ETSOC_SHIRE_CACHE_ESR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: etsoc_shire_cache_esr                     */
/* Register: etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl                 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ADDRESS 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_ADDRESS 0x0u
/* Register: etsoc_shire_cache_esr.sc_reqq_ctl                             */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ADDRESS 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_BYTE_ADDRESS 0x8u
/* Register: etsoc_shire_cache_esr.sc_pipe_ctl                             */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ADDRESS 0x10u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_BYTE_ADDRESS 0x10u
/* Register: etsoc_shire_cache_esr.sc_l2_cache_ctl                         */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ADDRESS 0x18u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_BYTE_ADDRESS 0x18u
/* Register: etsoc_shire_cache_esr.sc_l3_cache_ctl                         */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ADDRESS 0x20u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_BYTE_ADDRESS 0x20u
/* Register: etsoc_shire_cache_esr.sc_scp_cache_ctl                        */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ADDRESS 0x28u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_BYTE_ADDRESS 0x28u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_ctl                       */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ADDRESS 0x30u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_BYTE_ADDRESS 0x30u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index            */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_ADDRESS 0x38u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_ADDRESS 0x38u
/* Union: etsoc_shire_cache_esr.sc_idx_cop_sm_data0                        */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_ADDRESS 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_BYTE_ADDRESS 0x40u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_State           */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_ADDRESS 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_ADDRESS 0x40u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Tag_RAM             */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_ADDRESS 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_ADDRESS 0x40u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_data0.Data_RAM            */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_ADDRESS 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_ADDRESS 0x40u
/* Union: etsoc_shire_cache_esr.sc_idx_cop_sm_data1                        */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_ADDRESS 0x48u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_BYTE_ADDRESS 0x48u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Tag_RAM             */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_ADDRESS 0x48u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_ADDRESS 0x48u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_data1.Data_RAM            */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_ADDRESS 0x48u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_ADDRESS 0x48u
/* Union: etsoc_shire_cache_esr.sc_idx_cop_sm_ecc                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_ADDRESS 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_BYTE_ADDRESS 0x50u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_State             */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_ADDRESS 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_ADDRESS 0x50u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Tag_RAM               */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_ADDRESS 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_ADDRESS 0x50u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_ecc.Data_RAM              */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_ADDRESS 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_ADDRESS 0x50u
/* Register: etsoc_shire_cache_esr.sc_err_log_ctl                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ADDRESS 0x58u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_BYTE_ADDRESS 0x58u
/* Union: etsoc_shire_cache_esr.sc_err_log_info                            */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ADDRESS 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_BYTE_ADDRESS 0x60u
/* Register: etsoc_shire_cache_esr.sc_err_log_info.ECC_single_double       */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ADDRESS 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_ADDRESS 0x60u
/* Register: etsoc_shire_cache_esr.sc_err_log_info.ECC_counter_sat         */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ADDRESS 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_ADDRESS 0x60u
/* Register: etsoc_shire_cache_esr.sc_err_log_info.ECC_decode_slave        */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ADDRESS 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_ADDRESS 0x60u
/* Register: etsoc_shire_cache_esr.sc_err_log_info.ECC_perf_count          */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ADDRESS 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_ADDRESS 0x60u
/* Register: etsoc_shire_cache_esr.sc_err_log_address                      */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_ADDRESS 0x68u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_BYTE_ADDRESS 0x68u
/* Register: etsoc_shire_cache_esr.sc_sbe_dbe_counts                       */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_ADDRESS 0x70u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_BYTE_ADDRESS 0x70u
/* Register: etsoc_shire_cache_esr.sc_reqq_debug_ctl                       */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_ADDRESS 0x78u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_BYTE_ADDRESS 0x78u
/* Register: etsoc_shire_cache_esr.sc_reqq_debug0                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_ADDRESS 0x80u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_BYTE_ADDRESS 0x80u
/* Register: etsoc_shire_cache_esr.sc_reqq_debug1                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_ADDRESS 0x88u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_BYTE_ADDRESS 0x88u
/* Register: etsoc_shire_cache_esr.sc_reqq_debug2                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_ADDRESS 0x90u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_BYTE_ADDRESS 0x90u
/* Register: etsoc_shire_cache_esr.sc_reqq_debug3                          */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_ADDRESS 0x98u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_BYTE_ADDRESS 0x98u
/* Register: etsoc_shire_cache_esr.sc_eco_ctl                              */
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_ADDRESS 0xa0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_BYTE_ADDRESS 0xa0u
/* Register: etsoc_shire_cache_esr.sc_perfmon_ctl_status                   */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_ADDRESS 0xb8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0xb8u
/* Register: etsoc_shire_cache_esr.sc_perfmon_cyc_cntr                     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_ADDRESS 0xc0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0xc0u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p0_cntr                      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_ADDRESS 0xc8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_BYTE_ADDRESS 0xc8u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p1_cntr                      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_ADDRESS 0xd0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_BYTE_ADDRESS 0xd0u
/* Union: etsoc_shire_cache_esr.sc_perfmon_p0_qual                         */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_ADDRESS 0xd8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xd8u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_resource_counter  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_ADDRESS 0xd8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_ADDRESS 0xd8u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p0_qual.p0_event_counter     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_ADDRESS 0xd8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_ADDRESS 0xd8u
/* Union: etsoc_shire_cache_esr.sc_perfmon_p1_qual                         */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_ADDRESS 0xe0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xe0u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_resource_counter  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_ADDRESS 0xe0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_ADDRESS 0xe0u
/* Register: etsoc_shire_cache_esr.sc_perfmon_p1_qual.p1_event_counter     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_ADDRESS 0xe0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_ADDRESS 0xe0u
/* Register: etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user                  */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ADDRESS 0x100u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_BYTE_ADDRESS 0x100u
/* Register: etsoc_shire_cache_esr.sc_trace_address_enable                 */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_ADDRESS 0x1f80u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_BYTE_ADDRESS 0x1f80u
/* Register: etsoc_shire_cache_esr.sc_trace_address_value                  */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_ADDRESS 0x1f88u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_BYTE_ADDRESS 0x1f88u
/* Register: etsoc_shire_cache_esr.sc_trace_ctl                            */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ADDRESS 0x1f90u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_BYTE_ADDRESS 0x1f90u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: etsoc_shire_cache_esr                                  */
/* Addressmap template: etsoc_shire_cache_esr                              */
#define ETSOC_SHIRE_CACHE_ESR_SIZE 0x2000u
#define ETSOC_SHIRE_CACHE_ESR_BYTE_SIZE 0x2000u
/* Register member: etsoc_shire_cache_esr.sc_l3_shire_swizzle_ctl          */
/* Register type referenced: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl */
/* Register template referenced: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_RESET_MASK 0xfffc000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_WRITE_MASK 0x0003ffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_reqq_ctl                      */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_ctl            */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_ctl        */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_OFFSET 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_BYTE_OFFSET 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_RESET_MASK 0xffffffffc0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_WRITE_MASK 0x000000003fffffffull
/* Register member: etsoc_shire_cache_esr.sc_pipe_ctl                      */
/* Register type referenced: etsoc_shire_cache_esr::sc_pipe_ctl            */
/* Register template referenced: etsoc_shire_cache_esr::sc_pipe_ctl        */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_OFFSET 0x10u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_BYTE_OFFSET 0x10u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_RESET_MASK 0xfffff80000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_WRITE_MASK 0x000007ffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_l2_cache_ctl                  */
/* Register type referenced: etsoc_shire_cache_esr::sc_l2_cache_ctl        */
/* Register template referenced: etsoc_shire_cache_esr::sc_l2_cache_ctl    */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_OFFSET 0x18u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_BYTE_OFFSET 0x18u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_l3_cache_ctl                  */
/* Register type referenced: etsoc_shire_cache_esr::sc_l3_cache_ctl        */
/* Register template referenced: etsoc_shire_cache_esr::sc_l3_cache_ctl    */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_OFFSET 0x20u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_BYTE_OFFSET 0x20u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_scp_cache_ctl                 */
/* Register type referenced: etsoc_shire_cache_esr::sc_scp_cache_ctl       */
/* Register template referenced: etsoc_shire_cache_esr::sc_scp_cache_ctl   */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_OFFSET 0x28u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_BYTE_OFFSET 0x28u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_idx_cop_sm_ctl                */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl      */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl  */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OFFSET 0x30u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_BYTE_OFFSET 0x30u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_RESET_MASK 0xffffffff00ff10fcull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_WRITE_MASK 0x00000000ff00ef03ull
/* Register member: etsoc_shire_cache_esr.sc_idx_cop_sm_physical_index     */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_OFFSET 0x38u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_BYTE_OFFSET 0x38u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_RESET_MASK 0xffff0000fffcf8fcull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WRITE_MASK 0x0000ffff00030703ull
/* Union member: etsoc_shire_cache_esr.sc_idx_cop_sm_data0                 */
/* Union type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0       */
/* Union template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0   */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_OFFSET 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_BYTE_OFFSET 0x40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_WRITE_ACCESS 1u
/* Union member: etsoc_shire_cache_esr.sc_idx_cop_sm_data1                 */
/* Union type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1       */
/* Union template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1   */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_OFFSET 0x48u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_BYTE_OFFSET 0x48u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_WRITE_ACCESS 1u
/* Union member: etsoc_shire_cache_esr.sc_idx_cop_sm_ecc                   */
/* Union type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc         */
/* Union template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc     */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_OFFSET 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_BYTE_OFFSET 0x50u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_WRITE_ACCESS 1u
/* Register member: etsoc_shire_cache_esr.sc_err_log_ctl                   */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_ctl         */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_ctl     */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_OFFSET 0x58u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_BYTE_OFFSET 0x58u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_RESET_MASK 0xfffffffffffffe00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_WRITE_MASK 0x00000000000001ffull
/* Union member: etsoc_shire_cache_esr.sc_err_log_info                     */
/* Union type referenced: etsoc_shire_cache_esr::sc_err_log_info           */
/* Union template referenced: etsoc_shire_cache_esr::sc_err_log_info       */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_OFFSET 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_BYTE_OFFSET 0x60u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_WRITE_ACCESS 1u
/* Register member: etsoc_shire_cache_esr.sc_err_log_address               */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_address     */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_address */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_OFFSET 0x68u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_BYTE_OFFSET 0x68u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_cache_esr.sc_sbe_dbe_counts                */
/* Register type referenced: etsoc_shire_cache_esr::sc_sbe_dbe_counts      */
/* Register template referenced: etsoc_shire_cache_esr::sc_sbe_dbe_counts  */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_OFFSET 0x70u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_BYTE_OFFSET 0x70u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_RESET_MASK 0xff80000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_WRITE_MASK 0x007fffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_reqq_debug_ctl                */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_debug_ctl      */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_debug_ctl  */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_OFFSET 0x78u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_BYTE_OFFSET 0x78u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_reqq_debug0                   */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_debug0         */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_debug0     */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_OFFSET 0x80u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_BYTE_OFFSET 0x80u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_cache_esr.sc_reqq_debug1                   */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_debug1         */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_debug1     */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_OFFSET 0x88u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_BYTE_OFFSET 0x88u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_cache_esr.sc_reqq_debug2                   */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_debug2         */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_debug2     */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_OFFSET 0x90u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_BYTE_OFFSET 0x90u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_cache_esr.sc_reqq_debug3                   */
/* Register type referenced: etsoc_shire_cache_esr::sc_reqq_debug3         */
/* Register template referenced: etsoc_shire_cache_esr::sc_reqq_debug3     */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_OFFSET 0x98u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_BYTE_OFFSET 0x98u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_shire_cache_esr.sc_eco_ctl                       */
/* Register type referenced: etsoc_shire_cache_esr::sc_eco_ctl             */
/* Register template referenced: etsoc_shire_cache_esr::sc_eco_ctl         */
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_OFFSET 0xa0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_BYTE_OFFSET 0xa0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_perfmon_ctl_status            */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_ctl_status  */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_ctl_status */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_OFFSET 0xb8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_BYTE_OFFSET 0xb8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_RESET_MASK 0xffffffc080000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_WRITE_MASK 0x0000003f7fffffffull
/* Register member: etsoc_shire_cache_esr.sc_perfmon_cyc_cntr              */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_cyc_cntr    */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_cyc_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_OFFSET 0xc0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_BYTE_OFFSET 0xc0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_perfmon_p0_cntr               */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p0_cntr     */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p0_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_OFFSET 0xc8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_BYTE_OFFSET 0xc8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_perfmon_p1_cntr               */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p1_cntr     */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p1_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_OFFSET 0xd0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_BYTE_OFFSET 0xd0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Union member: etsoc_shire_cache_esr.sc_perfmon_p0_qual                  */
/* Union type referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual        */
/* Union template referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual    */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_OFFSET 0xd8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_BYTE_OFFSET 0xd8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_WRITE_ACCESS 1u
/* Union member: etsoc_shire_cache_esr.sc_perfmon_p1_qual                  */
/* Union type referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual        */
/* Union template referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual    */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_OFFSET 0xe0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_BYTE_OFFSET 0xe0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_WRITE_ACCESS 1u
/* Register member: etsoc_shire_cache_esr.sc_idx_cop_sm_ctl_user           */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OFFSET 0x100u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_BYTE_OFFSET 0x100u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_RESET_MASK 0xffffffff00ff00fcull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_WRITE_MASK 0x00000000ff00ff03ull
/* Register member: etsoc_shire_cache_esr.sc_trace_address_enable          */
/* Register type referenced: etsoc_shire_cache_esr::sc_trace_address_enable */
/* Register template referenced: etsoc_shire_cache_esr::sc_trace_address_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_OFFSET 0x1f80u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_BYTE_OFFSET 0x1f80u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_RESET_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_WRITE_MASK 0x0000ffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_trace_address_value           */
/* Register type referenced: etsoc_shire_cache_esr::sc_trace_address_value */
/* Register template referenced: etsoc_shire_cache_esr::sc_trace_address_value */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_OFFSET 0x1f88u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_BYTE_OFFSET 0x1f88u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_RESET_MASK 0xffff000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_WRITE_MASK 0x0000ffffffffffffull
/* Register member: etsoc_shire_cache_esr.sc_trace_ctl                     */
/* Register type referenced: etsoc_shire_cache_esr::sc_trace_ctl           */
/* Register template referenced: etsoc_shire_cache_esr::sc_trace_ctl       */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_OFFSET 0x1f90u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_BYTE_OFFSET 0x1f90u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_RESET_MASK 0xffffffe000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_WRITE_MASK 0x0000001fffffffffull

/* Register type: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl           */
/* Register template: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl       */
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_two_shire_aliasing */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_MSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_LSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_FIELD_MASK 0x0002000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_GET(x) \
   ((((uint64_t)x) & 0x0002000000000000ull) >> 49)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_SET(x) \
   ((((uint64_t)x) << 49) & 0x0002000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_TWO_SHIRE_ALIASING_MODIFY(r, x) \
   (((((uint64_t)x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_all_shire_aliasing */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_MSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_FIELD_MASK 0x0001000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_GET(x) \
   ((((uint64_t)x) & 0x0001000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_SET(x) \
   ((((uint64_t)x) << 48) & 0x0001000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_ALL_SHIRE_ALIASING_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_LSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_FIELD_MASK 0x0000f00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_GET(x) \
   ((((uint64_t)x) & 0x0000f00000000000ull) >> 44)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000f00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B2_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000f00000000000ull) | ((r) & 0xffff0fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_MSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_FIELD_MASK 0x00000f0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_GET(x) \
   ((((uint64_t)x) & 0x00000f0000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_SET(x) \
   ((((uint64_t)x) << 40) & 0x00000f0000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B1_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x00000f0000000000ull) | ((r) & 0xfffff0ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_sub_bank_sel_b0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_FIELD_MASK 0x000000f000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_GET(x) \
   ((((uint64_t)x) & 0x000000f000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_SET(x) \
   ((((uint64_t)x) << 36) & 0x000000f000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SUB_BANK_SEL_B0_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x000000f000000000ull) | ((r) & 0xffffff0fffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_FIELD_MASK 0x0000000f00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_GET(x) \
   ((((uint64_t)x) & 0x0000000f00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000f00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B2_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000f00000000ull) | ((r) & 0xfffffff0ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_FIELD_MASK 0x00000000f0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B1_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_bank_sel_b0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_FIELD_MASK 0x000000000f000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_GET(x) \
   ((((uint64_t)x) & 0x000000000f000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_SET(x) \
   ((((uint64_t)x) << 24) & 0x000000000f000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_BANK_SEL_B0_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x000000000f000000ull) | ((r) & 0xfffffffff0ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b5 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_LSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_FIELD_MASK 0x0000000000f00000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_GET(x) \
   ((((uint64_t)x) & 0x0000000000f00000ull) >> 20)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000f00000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B5_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000f00000ull) | ((r) & 0xffffffffff0fffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b4 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_MSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_FIELD_MASK 0x00000000000f0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_GET(x) \
   ((((uint64_t)x) & 0x00000000000f0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000000f0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B4_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000000f0000ull) | ((r) & 0xfffffffffff0ffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_FIELD_MASK 0x000000000000f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B3_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_FIELD_MASK 0x0000000000000f00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B2_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B1_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_cache_esr::sc_l3_shire_swizzle_ctl.esr_sc_shire_sel_b0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_FIELD_MASK 0x000000000000000full
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_GET(x) \
   ((x) & 0x000000000000000full)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_SET(x) \
   ((x) & 0x000000000000000full)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_SHIRE_SWIZZLE_CTL_ESR_SC_SHIRE_SEL_B0_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: etsoc_shire_cache_esr::sc_reqq_ctl                       */
/* Register template: etsoc_shire_cache_esr::sc_reqq_ctl                   */
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_clk_gate_disable */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_FIELD_MASK 0x000000003fc00000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_GET(x) \
   ((((uint64_t)x) & 0x000000003fc00000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_SET(x) \
   ((((uint64_t)x) << 22) & 0x000000003fc00000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CLK_GATE_DISABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_axi_qos         */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_FIELD_MASK 0x00000000003c0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_GET(x) \
   ((((uint64_t)x) & 0x00000000003c0000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_SET(x) \
   ((((uint64_t)x) << 18) & 0x00000000003c0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_AXI_QOS_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x00000000003c0000ull) | ((r) & 0xffffffffffc3ffffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_cbuf_enable     */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_LSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_CBUF_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_remote_l3_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_MSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_L3_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_remote_scp_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_LSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REMOTE_SCP_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_l2_bypass       */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_MSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L2_BYPASS_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_l3_bypass       */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_LSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_BYPASS_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_num_l3_reqq_entries */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_MSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_LSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_FIELD_MASK 0x0000000000001f80ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_GET(x) \
   ((((uint64_t)x) & 0x0000000000001f80ull) >> 7)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000001f80ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_NUM_L3_REQQ_ENTRIES_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000001f80ull) | ((r) & 0xffffffffffffe07full))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_reqq_no_link_list */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_MSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_LSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_REQQ_NO_LINK_LIST_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_ecc_scrub_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_MSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_LSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_ECC_SCRUB_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_cache_esr::sc_reqq_ctl.esr_sc_l3_yield_priority */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_MSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_WIDTH 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_FIELD_MASK 0x000000000000001full
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_GET(x) \
   ((x) & 0x000000000000001full)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_SET(x) \
   ((x) & 0x000000000000001full)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_CTL_ESR_SC_L3_YIELD_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: etsoc_shire_cache_esr::sc_pipe_ctl                       */
/* Register template: etsoc_shire_cache_esr::sc_pipe_ctl                   */
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_idx_cop_sm_ctl_user_en */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_MSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_LSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_FIELD_MASK 0x0000040000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_IDX_COP_SM_CTL_USER_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_ram_deep_sleep  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_MSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_LSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_FIELD_MASK 0x0000020000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DEEP_SLEEP_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_ram_shut_down   */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_MSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_FIELD_MASK 0x0000010000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_SHUT_DOWN_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_ram_delay       */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_LSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_FIELD_MASK 0x000000e000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_GET(x) \
   ((((uint64_t)x) & 0x000000e000000000ull) >> 37)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_SET(x) \
   ((((uint64_t)x) << 37) & 0x000000e000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_RAM_DELAY_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x000000e000000000ull) | ((r) & 0xffffff1fffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_l2_rbuf_enable  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_MSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_L2_RBUF_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_scp_rbuf_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_LSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_FIELD_MASK 0x0000000800000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_SCP_RBUF_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_zero_state_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_MSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_LSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_FIELD_MASK 0x0000000400000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000400000000ull) >> 34)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000000400000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ZERO_STATE_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_allow_only_1_req_per_sub_bank */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_MSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_LSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_FIELD_MASK 0x0000000200000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_SUB_BANK_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_allow_only_1_req_per_bank */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_ALLOW_ONLY_1_REQ_PER_BANK_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_pipe_ctl.esr_sc_cbuf_entry_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_WIDTH 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PIPE_CTL_ESR_SC_CBUF_ENTRY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_shire_cache_esr::sc_l2_cache_ctl                   */
/* Register template: etsoc_shire_cache_esr::sc_l2_cache_ctl               */
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_base_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_LSB 60u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_FIELD_MASK 0xf000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_GET(x) \
   ((((uint64_t)x) & 0xf000000000000000ull) >> 60)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_SET(x) \
   ((((uint64_t)x) << 60) & 0xf000000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0xf000000000000000ull) | ((r) & 0x0fffffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_base */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_GET(x) \
   ((((uint64_t)x) & 0x0fff000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0fff000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_BASE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_size_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_LSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_FIELD_MASK 0x0000e00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_GET(x) \
   ((((uint64_t)x) & 0x0000e00000000000ull) >> 45)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000e00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000e00000000000ull) | ((r) & 0xffff1fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_size */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_MSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_WIDTH 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00001fff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_SET(x) \
   ((((uint64_t)x) << 32) & 0x00001fff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_FIELD_MASK 0x00000000f0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_set_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_GET(x) \
   ((((uint64_t)x) & 0x000000000fff0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_SET(x) \
   ((((uint64_t)x) << 16) & 0x000000000fff0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_SET_MASK_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_tag_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_FIELD_MASK 0x000000000000f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_shire_cache_esr::sc_l2_cache_ctl.esr_sc_l2_tag_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L2_CACHE_CTL_ESR_SC_L2_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: etsoc_shire_cache_esr::sc_l3_cache_ctl                   */
/* Register template: etsoc_shire_cache_esr::sc_l3_cache_ctl               */
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_base_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_LSB 60u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_FIELD_MASK 0xf000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_GET(x) \
   ((((uint64_t)x) & 0xf000000000000000ull) >> 60)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_SET(x) \
   ((((uint64_t)x) << 60) & 0xf000000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0xf000000000000000ull) | ((r) & 0x0fffffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_base */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_GET(x) \
   ((((uint64_t)x) & 0x0fff000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0fff000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_BASE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_size_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_LSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_FIELD_MASK 0x0000e00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_GET(x) \
   ((((uint64_t)x) & 0x0000e00000000000ull) >> 45)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000e00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000e00000000000ull) | ((r) & 0xffff1fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_size */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_MSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_WIDTH 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00001fff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_SET(x) \
   ((((uint64_t)x) << 32) & 0x00001fff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_FIELD_MASK 0x00000000f0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_set_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_GET(x) \
   ((((uint64_t)x) & 0x000000000fff0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_SET(x) \
   ((((uint64_t)x) << 16) & 0x000000000fff0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_SET_MASK_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_tag_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_FIELD_MASK 0x000000000000f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_shire_cache_esr::sc_l3_cache_ctl.esr_sc_l3_tag_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_L3_CACHE_CTL_ESR_SC_L3_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: etsoc_shire_cache_esr::sc_scp_cache_ctl                  */
/* Register template: etsoc_shire_cache_esr::sc_scp_cache_ctl              */
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_base_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_LSB 60u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_FIELD_MASK 0xf000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_GET(x) \
   ((((uint64_t)x) & 0xf000000000000000ull) >> 60)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_SET(x) \
   ((((uint64_t)x) << 60) & 0xf000000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 60) & 0xf000000000000000ull) | ((r) & 0x0fffffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_base */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_FIELD_MASK 0x0fff000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_GET(x) \
   ((((uint64_t)x) & 0x0fff000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_SET(x) \
   ((((uint64_t)x) << 48) & 0x0fff000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_BASE_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0fff000000000000ull) | ((r) & 0xf000ffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_size_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_LSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_FIELD_MASK 0x0000e00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_GET(x) \
   ((((uint64_t)x) & 0x0000e00000000000ull) >> 45)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000e00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000e00000000000ull) | ((r) & 0xffff1fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_size */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_MSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_WIDTH 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_FIELD_MASK 0x00001fff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_GET(x) \
   ((((uint64_t)x) & 0x00001fff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_SET(x) \
   ((((uint64_t)x) << 32) & 0x00001fff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_SIZE_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x00001fff00000000ull) | ((r) & 0xffffe000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_FIELD_MASK 0x00000000f0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x00000000f0000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 28) & 0x00000000f0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_set_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_FIELD_MASK 0x000000000fff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_GET(x) \
   ((((uint64_t)x) & 0x000000000fff0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_SET(x) \
   ((((uint64_t)x) << 16) & 0x000000000fff0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_SET_MASK_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x000000000fff0000ull) | ((r) & 0xfffffffff000ffffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_tag_mask_rsvd */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_FIELD_MASK 0x000000000000f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_RSVD_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_shire_cache_esr::sc_scp_cache_ctl.esr_sc_scp_tag_mask */
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_FIELD_MASK 0x0000000000000fffull
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_GET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_SET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SCP_CACHE_CTL_ESR_SC_SCP_TAG_MASK_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl                 */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl             */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.idx_cop_sm_state */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_FIELD_MASK 0x00000000ff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_GET(x) \
   ((((uint64_t)x) & 0x00000000ff000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_SET(x) \
   ((((uint64_t)x) << 24) & 0x00000000ff000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_IDX_COP_SM_STATE_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.logical_ram      */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_FIELD_MASK 0x000000000000c000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_LOGICAL_RAM_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.ecc_wr_en        */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_LSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ECC_WR_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.opcode           */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_FIELD_MASK 0x0000000000000f00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000f00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000f00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_OPCODE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.abort            */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_ABORT_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl.go               */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_GO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index      */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index  */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index.physical_set */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_WIDTH 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_FIELD_MASK 0x0000ffff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_GET(x) \
   ((((uint64_t)x) & 0x0000ffff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000ffff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_PHYSICAL_SET_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index.way   */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_FIELD_MASK 0x0000000000030000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_GET(x) \
   ((((uint64_t)x) & 0x0000000000030000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000030000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_WAY_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000030000ull) | ((r) & 0xfffffffffffcffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index.sbank */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_MSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_FIELD_MASK 0x0000000000000700ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000700ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000700ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_SBANK_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_physical_index.qw    */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_FIELD_MASK 0x0000000000000003ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_GET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_SET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_PHYSICAL_INDEX_QW_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Union type: etsoc_shire_cache_esr::sc_idx_cop_sm_data0                  */
/* Union template: etsoc_shire_cache_esr::sc_idx_cop_sm_data0              */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0.Tag_State   */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_RESET_MASK 0xfffff8fe00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_WRITE_MASK 0x00000701ffffffffull
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0.Tag_RAM     */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_RESET_MASK 0xff800000ff800000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_WRITE_MASK 0x007fffff007fffffull
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0.Data_RAM    */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Data_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Data_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_WRITE_MASK 0xffffffffffffffffull

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State    */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.space */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_MSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_FIELD_MASK 0x0000070000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_GET(x) \
   ((((uint64_t)x) & 0x0000070000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000070000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_SPACE_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000070000000000ull) | ((r) & 0xfffff8ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.v_3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_3_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.l_3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_LSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_FIELD_MASK 0x0000000080000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_3_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.z_3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_MSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_FIELD_MASK 0x0000000040000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_3_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.qwen_3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_LSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_FIELD_MASK 0x000000003c000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_GET(x) \
   ((((uint64_t)x) & 0x000000003c000000ull) >> 26)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_SET(x) \
   ((((uint64_t)x) << 26) & 0x000000003c000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_3_MODIFY(r, x) \
   (((((uint64_t)x) << 26) & 0x000000003c000000ull) | ((r) & 0xffffffffc3ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.v_2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_MSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_LSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_FIELD_MASK 0x0000000002000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_GET(x) \
   ((((uint64_t)x) & 0x0000000002000000ull) >> 25)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000002000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_2_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.l_2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_MSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_FIELD_MASK 0x0000000001000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_GET(x) \
   ((((uint64_t)x) & 0x0000000001000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_SET(x) \
   ((((uint64_t)x) << 24) & 0x0000000001000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_2_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.z_2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_LSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_FIELD_MASK 0x0000000000800000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_GET(x) \
   ((((uint64_t)x) & 0x0000000000800000ull) >> 23)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000000800000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_2_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.qwen_2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_MSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_LSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_FIELD_MASK 0x0000000000780000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_GET(x) \
   ((((uint64_t)x) & 0x0000000000780000ull) >> 19)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000780000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_2_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000780000ull) | ((r) & 0xffffffffff87ffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.v_1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_MSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_1_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.l_1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_LSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_1_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.z_1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_MSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_1_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.qwen_1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_FIELD_MASK 0x000000000000f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_1_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.v_0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_LSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_FIELD_MASK 0x0000000000000800ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_V_0_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.l_0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_MSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_LSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_L_0_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.z_0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_MSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_LSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_Z_0_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.qwen_0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_LSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_FIELD_MASK 0x00000000000001e0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_GET(x) \
   ((((uint64_t)x) & 0x00000000000001e0ull) >> 5)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_SET(x) \
   ((((uint64_t)x) << 5) & 0x00000000000001e0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_QWEN_0_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x00000000000001e0ull) | ((r) & 0xfffffffffffffe1full))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_State.lru_state */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_MSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_WIDTH 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_FIELD_MASK 0x000000000000001full
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_GET(x) \
   ((x) & 0x000000000000001full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_SET(x) \
   ((x) & 0x000000000000001full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_STATE_LRU_STATE_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM      */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM  */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM.tag_way1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_MSB 54u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_WIDTH 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_FIELD_MASK 0x007fffff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_GET(x) \
   ((((uint64_t)x) & 0x007fffff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_SET(x) \
   ((((uint64_t)x) << 32) & 0x007fffff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY1_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x007fffff00000000ull) | ((r) & 0xff800000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Tag_RAM.tag_way0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_MSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_WIDTH 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_FIELD_MASK 0x00000000007fffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_GET(x) \
   ((x) & 0x00000000007fffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_SET(x) \
   ((x) & 0x00000000007fffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_TAG_RAM_TAG_WAY0_MODIFY(r, x) \
   (((x) & 0x00000000007fffffull) | ((r) & 0xffffffffff800000ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Data_RAM     */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Data_RAM */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data0::Data_RAM.data_qwX_dw0 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA0_DATA_RAM_DATA_QWX_DW0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Union type: etsoc_shire_cache_esr::sc_idx_cop_sm_data1                  */
/* Union template: etsoc_shire_cache_esr::sc_idx_cop_sm_data1              */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_data1.Tag_RAM     */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_RESET_MASK 0xff800000ff800000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_WRITE_MASK 0x007fffff007fffffull
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_data1.Data_RAM    */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Data_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Data_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_WRITE_MASK 0xffffffffffffffffull

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM      */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM  */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM.tag_way3 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_MSB 54u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_WIDTH 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_FIELD_MASK 0x007fffff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_GET(x) \
   ((((uint64_t)x) & 0x007fffff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_SET(x) \
   ((((uint64_t)x) << 32) & 0x007fffff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY3_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x007fffff00000000ull) | ((r) & 0xff800000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Tag_RAM.tag_way2 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_MSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_WIDTH 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_FIELD_MASK 0x00000000007fffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_GET(x) \
   ((x) & 0x00000000007fffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_SET(x) \
   ((x) & 0x00000000007fffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_TAG_RAM_TAG_WAY2_MODIFY(r, x) \
   (((x) & 0x00000000007fffffull) | ((r) & 0xffffffffff800000ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Data_RAM     */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Data_RAM */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_data1::Data_RAM.data_qwX_dw1 */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_DATA1_DATA_RAM_DATA_QWX_DW1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Union type: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc                    */
/* Union template: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc                */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc.Tag_State     */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_State */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_State */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_RESET_MASK 0xffffffffffffff80ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_WRITE_MASK 0x000000000000007full
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc.Tag_RAM       */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_RESET_MASK 0xffffffffff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_WRITE_MASK 0x0000000000ffffffull
/* Register member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc.Data_RAM      */
/* Register type referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM */
/* Register template referenced: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_WRITE_MASK 0x000000000000ffffull

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_State      */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_State  */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_State.lru_state */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_MSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_WIDTH 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_FIELD_MASK 0x000000000000007full
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_GET(x) \
   ((x) & 0x000000000000007full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_SET(x) \
   ((x) & 0x000000000000007full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_STATE_LRU_STATE_MODIFY(r, x) \
   (((x) & 0x000000000000007full) | ((r) & 0xffffffffffffff80ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM        */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM    */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM.tag_way3_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_FIELD_MASK 0x0000000000fc0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_GET(x) \
   ((((uint64_t)x) & 0x0000000000fc0000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000fc0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY3_ECC_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM.tag_way2_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_FIELD_MASK 0x000000000003f000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_GET(x) \
   ((((uint64_t)x) & 0x000000000003f000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000003f000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY2_ECC_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM.tag_way1_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_LSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_FIELD_MASK 0x0000000000000fc0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000fc0ull) >> 6)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000fc0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY1_ECC_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Tag_RAM.tag_way0_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_MSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_FIELD_MASK 0x000000000000003full
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_GET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_SET(x) \
   ((x) & 0x000000000000003full)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_TAG_RAM_TAG_WAY0_ECC_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM       */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM   */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM.data_qwX_dw1_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_FIELD_MASK 0x000000000000ff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_GET(x) \
   ((((uint64_t)x) & 0x000000000000ff00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000000000ff00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW1_ECC_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc::Data_RAM.data_qwX_dw0_ecc */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_ECC_DATA_RAM_DATA_QWX_DW0_ECC_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_cache_esr::sc_err_log_ctl                    */
/* Register template: etsoc_shire_cache_esr::sc_err_log_ctl                */
/* Field member: etsoc_shire_cache_esr::sc_err_log_ctl.esr_sc_err_rsp_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_RSP_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_ctl.esr_sc_err_interrupt_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_CTL_ESR_SC_ERR_INTERRUPT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Union type: etsoc_shire_cache_esr::sc_err_log_info                      */
/* Union template: etsoc_shire_cache_esr::sc_err_log_info                  */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_err_log_info.ECC_single_double */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RESET_MASK 0xfff0000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_WRITE_MASK 0x000fffffffffffffull
/* Register member: etsoc_shire_cache_esr::sc_err_log_info.ECC_counter_sat */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RESET_MASK 0xf7f0ffffffffff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_WRITE_MASK 0x080f0000000000ffull
/* Register member: etsoc_shire_cache_esr::sc_err_log_info.ECC_decode_slave */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_RESET_MASK 0xf000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_WRITE_MASK 0x0fffffffffffffffull
/* Register member: etsoc_shire_cache_esr::sc_err_log_info.ECC_perf_count  */
/* Register type referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count */
/* Register template referenced: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESET_MASK 0xf000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_WRITE_MASK 0x0fffffffffffffffull

/* Register type: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double */
/* Register template: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double */
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.ram */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_MSB 51u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_FIELD_MASK 0x000f000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_RAM_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.error_bits */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_FIELD_MASK 0x0000ff0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_GET(x) \
   ((((uint64_t)x) & 0x0000ff0000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000ff0000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ERROR_BITS_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.index */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_WIDTH 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_FIELD_MASK 0x000000ffffffff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_GET(x) \
   ((((uint64_t)x) & 0x000000ffffffff00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000ffffffff00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_INDEX_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000ffffffff00ull) | ((r) & 0xffffff00000000ffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.code */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_CODE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.imprecise */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_IMPRECISE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.multiple */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_MULTIPLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_single_double.valid */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_SINGLE_DOUBLE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat  */
/* Register template: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat */
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.double */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_LSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_FIELD_MASK 0x0800000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_GET(x) \
   ((((uint64_t)x) & 0x0800000000000000ull) >> 59)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_SET(x) \
   ((((uint64_t)x) << 59) & 0x0800000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_DOUBLE_MODIFY(r, x) \
   (((((uint64_t)x) << 59) & 0x0800000000000000ull) | ((r) & 0xf7ffffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.ram */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_MSB 51u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_FIELD_MASK 0x000f000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_GET(x) \
   ((((uint64_t)x) & 0x000f000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_SET(x) \
   ((((uint64_t)x) << 48) & 0x000f000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_RAM_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x000f000000000000ull) | ((r) & 0xfff0ffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.code */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_CODE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.imprecise */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_IMPRECISE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.multiple */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_MULTIPLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_counter_sat.valid */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_COUNTER_SAT_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave */
/* Register template: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave */
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.et_link_port */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_LSB 56u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_FIELD_MASK 0x0f00000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_GET(x) \
   ((((uint64_t)x) & 0x0f00000000000000ull) >> 56)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_SET(x) \
   ((((uint64_t)x) << 56) & 0x0f00000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_PORT_MODIFY(r, x) \
   (((((uint64_t)x) << 56) & 0x0f00000000000000ull) | ((r) & 0xf0ffffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.et_link_source */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_MSB 55u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_LSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_FIELD_MASK 0x00fff00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_GET(x) \
   ((((uint64_t)x) & 0x00fff00000000000ull) >> 44)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_SET(x) \
   ((((uint64_t)x) << 44) & 0x00fff00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_SOURCE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x00fff00000000000ull) | ((r) & 0xff000fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.et_link_tag_id */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_MSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_FIELD_MASK 0x00000fff00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_GET(x) \
   ((((uint64_t)x) & 0x00000fff00000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_SET(x) \
   ((((uint64_t)x) << 32) & 0x00000fff00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ET_LINK_TAG_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x00000fff00000000ull) | ((r) & 0xfffff000ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.reqq_id */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_FIELD_MASK 0x00000000ff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_GET(x) \
   ((((uint64_t)x) & 0x00000000ff000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_SET(x) \
   ((((uint64_t)x) << 24) & 0x00000000ff000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_REQQ_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.src */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_FIELD_MASK 0x0000000000c00000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000c00000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000000c00000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_SRC_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000000c00000ull) | ((r) & 0xffffffffff3fffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.opcode */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_FIELD_MASK 0x00000000003f0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_GET(x) \
   ((((uint64_t)x) & 0x00000000003f0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_SET(x) \
   ((((uint64_t)x) << 16) & 0x00000000003f0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_OPCODE_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x00000000003f0000ull) | ((r) & 0xffffffffffc0ffffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.type */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_FIELD_MASK 0x000000000000ff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_GET(x) \
   ((((uint64_t)x) & 0x000000000000ff00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000000000ff00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_TYPE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.code */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_CODE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.imprecise */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_IMPRECISE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.multiple */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_MULTIPLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_decode_slave.valid */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_DECODE_SLAVE_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count   */
/* Register template: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count */
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.Reserved */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_MSB 59u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_LSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_WIDTH 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_FIELD_MASK 0x0ffffffffffff800ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_GET(x) \
   ((((uint64_t)x) & 0x0ffffffffffff800ull) >> 11)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_SET(x) \
   ((((uint64_t)x) << 11) & 0x0ffffffffffff800ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_RESERVED_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0ffffffffffff800ull) | ((r) & 0xf0000000000007ffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.P1_counter_overflow */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_MSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_LSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000400ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P1_COUNTER_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.P0_counter_overflow */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_MSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_LSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000200ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_P0_COUNTER_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.cycle_counter_overflow */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CYCLE_COUNTER_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.code */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_WIDTH 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_CODE_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.imprecise */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_IMPRECISE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.multiple */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_MULTIPLE_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_err_log_info::ECC_perf_count.valid */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_INFO_ECC_PERF_COUNT_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_err_log_address                */
/* Register template: etsoc_shire_cache_esr::sc_err_log_address            */
/* Field member: etsoc_shire_cache_esr::sc_err_log_address.sc_err_log_address */
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ERR_LOG_ADDRESS_SC_ERR_LOG_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_sbe_dbe_counts                 */
/* Register template: etsoc_shire_cache_esr::sc_sbe_dbe_counts             */
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.dataq_ben_dbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_MSB 54u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_LSB 52u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_FIELD_MASK 0x0070000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_GET(x) \
   ((((uint64_t)x) & 0x0070000000000000ull) >> 52)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_SET(x) \
   ((((uint64_t)x) << 52) & 0x0070000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_DBE_MODIFY(r, x) \
   (((((uint64_t)x) << 52) & 0x0070000000000000ull) | ((r) & 0xff8fffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.dataq_ben_sbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_MSB 51u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_LSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_FIELD_MASK 0x000ff00000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_GET(x) \
   ((((uint64_t)x) & 0x000ff00000000000ull) >> 44)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_SET(x) \
   ((((uint64_t)x) << 44) & 0x000ff00000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_BEN_SBE_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x000ff00000000000ull) | ((r) & 0xfff00fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.dataq_ram_dbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_MSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_LSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_FIELD_MASK 0x00000e0000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_GET(x) \
   ((((uint64_t)x) & 0x00000e0000000000ull) >> 41)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_SET(x) \
   ((((uint64_t)x) << 41) & 0x00000e0000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_DBE_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x00000e0000000000ull) | ((r) & 0xfffff1ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.dataq_ram_sbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_MSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_LSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_FIELD_MASK 0x000001fe00000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_GET(x) \
   ((((uint64_t)x) & 0x000001fe00000000ull) >> 33)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_SET(x) \
   ((((uint64_t)x) << 33) & 0x000001fe00000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATAQ_RAM_SBE_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x000001fe00000000ull) | ((r) & 0xfffffe01ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.data_ram_dbe     */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_FIELD_MASK 0x00000001c0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_GET(x) \
   ((((uint64_t)x) & 0x00000001c0000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_SET(x) \
   ((((uint64_t)x) << 30) & 0x00000001c0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_DBE_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x00000001c0000000ull) | ((r) & 0xfffffffe3fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.data_ram_sbe     */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_FIELD_MASK 0x000000003fc00000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_GET(x) \
   ((((uint64_t)x) & 0x000000003fc00000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_SET(x) \
   ((((uint64_t)x) << 22) & 0x000000003fc00000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_DATA_RAM_SBE_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.tag_ram_dbe      */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_LSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_FIELD_MASK 0x0000000000380000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_GET(x) \
   ((((uint64_t)x) & 0x0000000000380000ull) >> 19)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000380000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_DBE_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000380000ull) | ((r) & 0xffffffffffc7ffffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.tag_ram_sbe      */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_MSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_LSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_FIELD_MASK 0x000000000007f800ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_GET(x) \
   ((((uint64_t)x) & 0x000000000007f800ull) >> 11)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_SET(x) \
   ((((uint64_t)x) << 11) & 0x000000000007f800ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_RAM_SBE_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x000000000007f800ull) | ((r) & 0xfffffffffff807ffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.tag_state_dbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_MSB 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_FIELD_MASK 0x0000000000000700ull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000700ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000700ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_DBE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000700ull) | ((r) & 0xfffffffffffff8ffull))
/* Field member: etsoc_shire_cache_esr::sc_sbe_dbe_counts.tag_state_sbe    */
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_SBE_DBE_COUNTS_TAG_STATE_SBE_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_cache_esr::sc_reqq_debug_ctl                 */
/* Register template: etsoc_shire_cache_esr::sc_reqq_debug_ctl             */
/* Field member: etsoc_shire_cache_esr::sc_reqq_debug_ctl.sc_reqq_debug_ctl */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG_CTL_SC_REQQ_DEBUG_CTL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_reqq_debug0                    */
/* Register template: etsoc_shire_cache_esr::sc_reqq_debug0                */
/* Field member: etsoc_shire_cache_esr::sc_reqq_debug0.sc_reqq_debug0      */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG0_SC_REQQ_DEBUG0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_reqq_debug1                    */
/* Register template: etsoc_shire_cache_esr::sc_reqq_debug1                */
/* Field member: etsoc_shire_cache_esr::sc_reqq_debug1.sc_reqq_debug1      */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG1_SC_REQQ_DEBUG1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_reqq_debug2                    */
/* Register template: etsoc_shire_cache_esr::sc_reqq_debug2                */
/* Field member: etsoc_shire_cache_esr::sc_reqq_debug2.sc_reqq_debug2      */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG2_SC_REQQ_DEBUG2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_reqq_debug3                    */
/* Register template: etsoc_shire_cache_esr::sc_reqq_debug3                */
/* Field member: etsoc_shire_cache_esr::sc_reqq_debug3.sc_reqq_debug3      */
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_WRITE_ACCESS 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_REQQ_DEBUG3_SC_REQQ_DEBUG3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_eco_ctl                        */
/* Register template: etsoc_shire_cache_esr::sc_eco_ctl                    */
/* Field member: etsoc_shire_cache_esr::sc_eco_ctl.sc_eco_ctl              */
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_MSB 63u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_WIDTH 64u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_ECO_CTL_SC_ECO_CTL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_shire_cache_esr::sc_perfmon_ctl_status             */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_ctl_status         */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_so        */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_MSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_LSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK 0x0000002000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_sa        */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_MSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_so        */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_LSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK 0x0000000800000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_sa        */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_MSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_LSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK 0x0000000400000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_GET(x) \
   ((((uint64_t)x) & 0x0000000400000000ull) >> 34)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000000400000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_so         */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_MSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_LSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_FIELD_MASK 0x0000000200000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_sa         */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.ao           */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_MSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_FIELD_MASK 0x0000000040000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_AO_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_mode      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK 0x000000003fc00000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_GET(x) \
   ((((uint64_t)x) & 0x000000003fc00000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_SET(x) \
   ((((uint64_t)x) << 22) & 0x000000003fc00000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_event     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_LSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_FIELD_MASK 0x0000000000200000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_GET(x) \
   ((((uint64_t)x) & 0x0000000000200000ull) >> 21)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_SET(x) \
   ((((uint64_t)x) << 21) & 0x0000000000200000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_EVENT_MODIFY(r, x) \
   (((((uint64_t)x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_interrupt */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_MSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_LSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_FIELD_MASK 0x0000000000100000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_GET(x) \
   ((((uint64_t)x) & 0x0000000000100000ull) >> 20)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000100000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_INTERRUPT_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_overflow  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_MSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_LSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_FIELD_MASK 0x0000000000080000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_reset     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_MSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_RESET_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p1_start     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_LSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P1_START_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_mode      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_MSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_LSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK 0x000000000001fe00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_GET(x) \
   ((((uint64_t)x) & 0x000000000001fe00ull) >> 9)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_SET(x) \
   ((((uint64_t)x) << 9) & 0x000000000001fe00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x000000000001fe00ull) | ((r) & 0xfffffffffffe01ffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_event     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_FIELD_MASK 0x0000000000000100ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_EVENT_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_interrupt */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_LSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_FIELD_MASK 0x0000000000000080ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_INTERRUPT_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_overflow  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_MSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_LSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_FIELD_MASK 0x0000000000000040ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_reset     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_MSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_LSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_FIELD_MASK 0x0000000000000020ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_RESET_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.p0_start     */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_MSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_FIELD_MASK 0x0000000000000010ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_P0_START_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_interrupt  */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_INTERRUPT_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_overflow   */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_OVERFLOW_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_reset      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_RESET_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_ctl_status.c_start      */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CTL_STATUS_C_START_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_perfmon_cyc_cntr               */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_cyc_cntr           */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_cyc_cntr.sc_perfmon_cyc_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_WIDTH 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_CYC_CNTR_SC_PERFMON_CYC_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p0_cntr                */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p0_cntr            */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_cntr.sc_perfmon_p0_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_WIDTH 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_CNTR_SC_PERFMON_P0_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p1_cntr                */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p1_cntr            */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_cntr.sc_perfmon_p1_cntr */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_WIDTH 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_CNTR_SC_PERFMON_P1_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Union type: etsoc_shire_cache_esr::sc_perfmon_p0_qual                   */
/* Union template: etsoc_shire_cache_esr::sc_perfmon_p0_qual               */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_perfmon_p0_qual.p0_resource_counter */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESET_MASK 0xfff8000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_WRITE_MASK 0x0007ffffffffffffull
/* Register member: etsoc_shire_cache_esr::sc_perfmon_p0_qual.p0_event_counter */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RESET_MASK 0xfff8000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_WRITE_MASK 0x0007ffffffffffffull

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter.Reserved */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_MSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_WIDTH 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_FIELD_MASK 0x0007ffffff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_GET(x) \
   ((((uint64_t)x) & 0x0007ffffff000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_SET(x) \
   ((((uint64_t)x) << 24) & 0x0007ffffff000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_RESERVED_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0007ffffff000000ull) | ((r) & 0xfff8000000ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter.p0_max */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_FIELD_MASK 0x0000000000ff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_GET(x) \
   ((((uint64_t)x) & 0x0000000000ff0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000ff0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MAX_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter.p0_min */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_FIELD_MASK 0x000000000000ff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_GET(x) \
   ((((uint64_t)x) & 0x000000000000ff00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000000000ff00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_MIN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_resource_counter.p0_op */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_RESOURCE_COUNTER_P0_OP_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK 0x0004000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0004000000000000ull) >> 50)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_SET(x) \
   ((((uint64_t)x) << 50) & 0x0004000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK 0x0002000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0002000000000000ull) >> 49)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET(x) \
   ((((uint64_t)x) << 49) & 0x0002000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L3_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_MSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK 0x0001000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_GET(x) \
   ((((uint64_t)x) & 0x0001000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_SET(x) \
   ((((uint64_t)x) << 48) & 0x0001000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L3_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_LSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK 0x0000800000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000800000000000ull) >> 47)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_SET(x) \
   ((((uint64_t)x) << 47) & 0x0000800000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0x0000800000000000ull) | ((r) & 0xffff7fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L2_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB 46u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB 46u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK 0x0000400000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000400000000000ull) >> 46)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000400000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000400000000000ull) | ((r) & 0xffffbfffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_L2_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_MSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_LSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK 0x0000200000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_L2_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_all_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_MSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_LSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK 0x0000100000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_ALL_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_MSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_LSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK 0x0000080000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_idx_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_MSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_LSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK 0x0000040000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_IDX_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_MSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_LSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK 0x0000020000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_zero */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_MSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK 0x0000010000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_ZERO_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_LSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK 0x0000008000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_MSB 38u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_LSB 38u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK 0x0000004000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_MSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_LSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK 0x0000002000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_scp_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_MSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_SCP_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_LSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK 0x0000000800000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_MSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_LSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK 0x0000000400000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000000400000000ull) >> 34)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000000400000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_MSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_LSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK 0x0000000200000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_prefetch */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_PREFETCH_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_evictWData */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK 0x0000000080000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICTWDATA_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_MSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK 0x0000000040000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_FlushWData */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK 0x0000000020000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET(x) \
   ((((uint64_t)x) & 0x0000000020000000ull) >> 29)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET(x) \
   ((((uint64_t)x) << 29) & 0x0000000020000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSHWDATA_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_MSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK 0x0000000010000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_LSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK 0x0000000008000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l3_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_MSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_LSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_FIELD_MASK 0x0000000004000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_GET(x) \
   ((((uint64_t)x) & 0x0000000004000000ull) >> 26)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_SET(x) \
   ((((uint64_t)x) << 26) & 0x0000000004000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L3_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 26) & 0x0000000004000000ull) | ((r) & 0xfffffffffbffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_MSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_LSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK 0x0000000002000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000000002000000ull) >> 25)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000002000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_MSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK 0x0000000001000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000000001000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_SET(x) \
   ((((uint64_t)x) << 24) & 0x0000000001000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_LSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK 0x0000000000800000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000000000800000ull) >> 23)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000000800000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_prefetch */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_MSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK 0x0000000000400000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_GET(x) \
   ((((uint64_t)x) & 0x0000000000400000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000000400000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_PREFETCH_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000000400000ull) | ((r) & 0xffffffffffbfffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_LSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK 0x0000000000200000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000000000200000ull) >> 21)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_SET(x) \
   ((((uint64_t)x) << 21) & 0x0000000000200000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_MSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_LSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK 0x0000000000100000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000000000100000ull) >> 20)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000100000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_unlockinv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK 0x0000000000080000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCKINV_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_unlock */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_MSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_UNLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_lock */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_LSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_LOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_writearound */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITEAROUND_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_LSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.sc_l2_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_MSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_SC_L2_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.tc_qw */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_LSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_WIDTH 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_FIELD_MASK 0x0000000000003e00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_GET(x) \
   ((((uint64_t)x) & 0x0000000000003e00ull) >> 9)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000003e00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_QW_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000003e00ull) | ((r) & 0xffffffffffffc1ffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.tc_wa_victim */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_LSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK 0x00000000000001c0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_GET(x) \
   ((((uint64_t)x) & 0x00000000000001c0ull) >> 6)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_SET(x) \
   ((((uint64_t)x) << 6) & 0x00000000000001c0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_WA_VICTIM_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x00000000000001c0ull) | ((r) & 0xfffffffffffffe3full))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.tc_hit_miss */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_MSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK 0x0000000000000030ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_GET(x) \
   ((((uint64_t)x) & 0x0000000000000030ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000030ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_HIT_MISS_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.tc_bubble */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_TC_BUBBLE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.msg_send */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_MSG_SEND_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p0_qual::p0_event_counter.rd_buf */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_FIELD_MASK 0x0000000000000003ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_GET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_SET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P0_QUAL_P0_EVENT_COUNTER_RD_BUF_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Union type: etsoc_shire_cache_esr::sc_perfmon_p1_qual                   */
/* Union template: etsoc_shire_cache_esr::sc_perfmon_p1_qual               */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_SIZE 0x8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_BYTE_SIZE 0x8u
/* Register member: etsoc_shire_cache_esr::sc_perfmon_p1_qual.p1_resource_counter */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESET_MASK 0xfff8000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_WRITE_MASK 0x0007ffffffffffffull
/* Register member: etsoc_shire_cache_esr::sc_perfmon_p1_qual.p1_event_counter */
/* Register type referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter */
/* Register template referenced: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_BYTE_OFFSET 0x0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RESET_VALUE 0x0000000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RESET_MASK 0xfff8000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_READ_MASK 0xffffffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_WRITE_MASK 0x0007ffffffffffffull

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter.Reserved */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_MSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_WIDTH 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_FIELD_MASK 0x0007ffffff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_GET(x) \
   ((((uint64_t)x) & 0x0007ffffff000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_SET(x) \
   ((((uint64_t)x) << 24) & 0x0007ffffff000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_RESERVED_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0007ffffff000000ull) | ((r) & 0xfff8000000ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter.p1_max */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_FIELD_MASK 0x0000000000ff0000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_GET(x) \
   ((((uint64_t)x) & 0x0000000000ff0000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000ff0000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MAX_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter.p1_min */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_FIELD_MASK 0x000000000000ff00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_GET(x) \
   ((((uint64_t)x) & 0x000000000000ff00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_SET(x) \
   ((((uint64_t)x) << 8) & 0x000000000000ff00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_MIN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_resource_counter.p1_op */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_MSB 7u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_FIELD_MASK 0x00000000000000ffull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_GET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_SET(x) \
   ((x) & 0x00000000000000ffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_RESOURCE_COUNTER_P1_OP_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter */
/* Register template: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter */
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_MSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_LSB 50u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_FIELD_MASK 0x0004000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0004000000000000ull) >> 50)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_SET(x) \
   ((((uint64_t)x) << 50) & 0x0004000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 50) & 0x0004000000000000ull) | ((r) & 0xfffbffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_MSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_LSB 49u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_FIELD_MASK 0x0002000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0002000000000000ull) >> 49)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_SET(x) \
   ((((uint64_t)x) << 49) & 0x0002000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 49) & 0x0002000000000000ull) | ((r) & 0xfffdffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L3_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_MSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_LSB 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_FIELD_MASK 0x0001000000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_GET(x) \
   ((((uint64_t)x) & 0x0001000000000000ull) >> 48)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_SET(x) \
   ((((uint64_t)x) << 48) & 0x0001000000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L3_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_LSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_FIELD_MASK 0x0000800000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000800000000000ull) >> 47)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_SET(x) \
   ((((uint64_t)x) << 47) & 0x0000800000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 47) & 0x0000800000000000ull) | ((r) & 0xffff7fffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L2_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_MSB 46u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_LSB 46u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_FIELD_MASK 0x0000400000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000400000000000ull) >> 46)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_SET(x) \
   ((((uint64_t)x) << 46) & 0x0000400000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 46) & 0x0000400000000000ull) | ((r) & 0xffffbfffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_L2_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_MSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_LSB 45u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_FIELD_MASK 0x0000200000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_GET(x) \
   ((((uint64_t)x) & 0x0000200000000000ull) >> 45)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_SET(x) \
   ((((uint64_t)x) << 45) & 0x0000200000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_L2_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 45) & 0x0000200000000000ull) | ((r) & 0xffffdfffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_all_inv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_MSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_LSB 44u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_FIELD_MASK 0x0000100000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_GET(x) \
   ((((uint64_t)x) & 0x0000100000000000ull) >> 44)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_SET(x) \
   ((((uint64_t)x) << 44) & 0x0000100000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_ALL_INV_MODIFY(r, x) \
   (((((uint64_t)x) << 44) & 0x0000100000000000ull) | ((r) & 0xffffefffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_MSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_LSB 43u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_FIELD_MASK 0x0000080000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000080000000000ull) >> 43)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_SET(x) \
   ((((uint64_t)x) << 43) & 0x0000080000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 43) & 0x0000080000000000ull) | ((r) & 0xfffff7ffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_idx_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_MSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_LSB 42u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_FIELD_MASK 0x0000040000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_GET(x) \
   ((((uint64_t)x) & 0x0000040000000000ull) >> 42)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_SET(x) \
   ((((uint64_t)x) << 42) & 0x0000040000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_IDX_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 42) & 0x0000040000000000ull) | ((r) & 0xfffffbffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_MSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_LSB 41u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_FIELD_MASK 0x0000020000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000020000000000ull) >> 41)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_SET(x) \
   ((((uint64_t)x) << 41) & 0x0000020000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 41) & 0x0000020000000000ull) | ((r) & 0xfffffdffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_zero */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_MSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_LSB 40u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_FIELD_MASK 0x0000010000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_GET(x) \
   ((((uint64_t)x) & 0x0000010000000000ull) >> 40)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_SET(x) \
   ((((uint64_t)x) << 40) & 0x0000010000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_ZERO_MODIFY(r, x) \
   (((((uint64_t)x) << 40) & 0x0000010000000000ull) | ((r) & 0xfffffeffffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_MSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_LSB 39u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_FIELD_MASK 0x0000008000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000008000000000ull) >> 39)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_SET(x) \
   ((((uint64_t)x) << 39) & 0x0000008000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 39) & 0x0000008000000000ull) | ((r) & 0xffffff7fffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_MSB 38u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_LSB 38u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_FIELD_MASK 0x0000004000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000004000000000ull) >> 38)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_SET(x) \
   ((((uint64_t)x) << 38) & 0x0000004000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 38) & 0x0000004000000000ull) | ((r) & 0xffffffbfffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_MSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_LSB 37u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_FIELD_MASK 0x0000002000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_scp_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_MSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_SCP_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_LSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_FIELD_MASK 0x0000000800000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_MSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_LSB 34u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_FIELD_MASK 0x0000000400000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000000400000000ull) >> 34)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000000400000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_MSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_LSB 33u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_FIELD_MASK 0x0000000200000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_prefetch */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_MSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_LSB 32u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_FIELD_MASK 0x0000000100000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_PREFETCH_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_evictWData */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_LSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_FIELD_MASK 0x0000000080000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_GET(x) \
   ((((uint64_t)x) & 0x0000000080000000ull) >> 31)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_SET(x) \
   ((((uint64_t)x) << 31) & 0x0000000080000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICTWDATA_MODIFY(r, x) \
   (((((uint64_t)x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_MSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_FIELD_MASK 0x0000000040000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_FlushWData */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_LSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_FIELD_MASK 0x0000000020000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_GET(x) \
   ((((uint64_t)x) & 0x0000000020000000ull) >> 29)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_SET(x) \
   ((((uint64_t)x) << 29) & 0x0000000020000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSHWDATA_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_MSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_LSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_FIELD_MASK 0x0000000010000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000000010000000ull) >> 28)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_SET(x) \
   ((((uint64_t)x) << 28) & 0x0000000010000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 28) & 0x0000000010000000ull) | ((r) & 0xffffffffefffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_MSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_LSB 27u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_FIELD_MASK 0x0000000008000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000008000000ull) >> 27)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_SET(x) \
   ((((uint64_t)x) << 27) & 0x0000000008000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 27) & 0x0000000008000000ull) | ((r) & 0xfffffffff7ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l3_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_MSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_LSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_FIELD_MASK 0x0000000004000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_GET(x) \
   ((((uint64_t)x) & 0x0000000004000000ull) >> 26)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_SET(x) \
   ((((uint64_t)x) << 26) & 0x0000000004000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L3_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 26) & 0x0000000004000000ull) | ((r) & 0xfffffffffbffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_scrub */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_MSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_LSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_FIELD_MASK 0x0000000002000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_GET(x) \
   ((((uint64_t)x) & 0x0000000002000000ull) >> 25)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000002000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_SCRUB_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_fill */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_MSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_FIELD_MASK 0x0000000001000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_GET(x) \
   ((((uint64_t)x) & 0x0000000001000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_SET(x) \
   ((((uint64_t)x) << 24) & 0x0000000001000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FILL_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x0000000001000000ull) | ((r) & 0xfffffffffeffffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_atomic */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_MSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_LSB 23u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_FIELD_MASK 0x0000000000800000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_GET(x) \
   ((((uint64_t)x) & 0x0000000000800000ull) >> 23)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_SET(x) \
   ((((uint64_t)x) << 23) & 0x0000000000800000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_ATOMIC_MODIFY(r, x) \
   (((((uint64_t)x) << 23) & 0x0000000000800000ull) | ((r) & 0xffffffffff7fffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_prefetch */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_MSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_LSB 22u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_FIELD_MASK 0x0000000000400000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_GET(x) \
   ((((uint64_t)x) & 0x0000000000400000ull) >> 22)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_SET(x) \
   ((((uint64_t)x) << 22) & 0x0000000000400000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_PREFETCH_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x0000000000400000ull) | ((r) & 0xffffffffffbfffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_evict */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_MSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_LSB 21u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_FIELD_MASK 0x0000000000200000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_GET(x) \
   ((((uint64_t)x) & 0x0000000000200000ull) >> 21)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_SET(x) \
   ((((uint64_t)x) << 21) & 0x0000000000200000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_EVICT_MODIFY(r, x) \
   (((((uint64_t)x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_flush */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_MSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_LSB 20u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_FIELD_MASK 0x0000000000100000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_GET(x) \
   ((((uint64_t)x) & 0x0000000000100000ull) >> 20)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000100000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_FLUSH_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_unlockinv */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_MSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_LSB 19u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_FIELD_MASK 0x0000000000080000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCKINV_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_unlock */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_MSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_LSB 18u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_FIELD_MASK 0x0000000000040000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_UNLOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_lock */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_MSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_LSB 17u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_FIELD_MASK 0x0000000000020000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_LOCK_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_writearound */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_MSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_LSB 16u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_FIELD_MASK 0x0000000000010000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITEAROUND_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_write */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_LSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_FIELD_MASK 0x0000000000008000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_WRITE_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.sc_l2_read */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_MSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_SC_L2_READ_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.tc_qw */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_LSB 9u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_WIDTH 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_FIELD_MASK 0x0000000000003e00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_GET(x) \
   ((((uint64_t)x) & 0x0000000000003e00ull) >> 9)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000003e00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_QW_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000003e00ull) | ((r) & 0xffffffffffffc1ffull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.tc_wa_victim */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_MSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_LSB 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_FIELD_MASK 0x00000000000001c0ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_GET(x) \
   ((((uint64_t)x) & 0x00000000000001c0ull) >> 6)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_SET(x) \
   ((((uint64_t)x) << 6) & 0x00000000000001c0ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_WA_VICTIM_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x00000000000001c0ull) | ((r) & 0xfffffffffffffe3full))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.tc_hit_miss */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_MSB 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_LSB 4u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_FIELD_MASK 0x0000000000000030ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_GET(x) \
   ((((uint64_t)x) & 0x0000000000000030ull) >> 4)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000030ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_HIT_MISS_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.tc_bubble */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_MSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_LSB 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_FIELD_MASK 0x0000000000000008ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_TC_BUBBLE_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.msg_send */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_MSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_LSB 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_FIELD_MASK 0x0000000000000004ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_MSG_SEND_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_shire_cache_esr::sc_perfmon_p1_qual::p1_event_counter.rd_buf */
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_FIELD_MASK 0x0000000000000003ull
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_GET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_SET(x) \
   ((x) & 0x0000000000000003ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_PERFMON_P1_QUAL_P1_EVENT_COUNTER_RD_BUF_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user            */
/* Register template: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user        */
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.idx_cop_sm_state */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_MSB 31u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_LSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_WIDTH 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_FIELD_MASK 0x00000000ff000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_GET(x) \
   ((((uint64_t)x) & 0x00000000ff000000ull) >> 24)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_SET(x) \
   ((((uint64_t)x) << 24) & 0x00000000ff000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_IDX_COP_SM_STATE_MODIFY(r, x) \
   (((((uint64_t)x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.logical_ram */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_MSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_WIDTH 2u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_FIELD_MASK 0x000000000000c000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_GET(x) \
   ((((uint64_t)x) & 0x000000000000c000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_SET(x) \
   ((((uint64_t)x) << 14) & 0x000000000000c000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_LOGICAL_RAM_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x000000000000c000ull) | ((r) & 0xffffffffffff3fffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.ecc_wr_en   */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_LSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ECC_WR_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.opcode      */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_MSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_LSB 8u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_WIDTH 5u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_FIELD_MASK 0x0000000000001f00ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_GET(x) \
   ((((uint64_t)x) & 0x0000000000001f00ull) >> 8)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000001f00ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_OPCODE_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000001f00ull) | ((r) & 0xffffffffffffe0ffull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.abort       */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_MSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_LSB 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_FIELD_MASK 0x0000000000000002ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_ABORT_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_shire_cache_esr::sc_idx_cop_sm_ctl_user.go          */
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_MSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_FIELD_MASK 0x0000000000000001ull
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_IDX_COP_SM_CTL_USER_GO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_shire_cache_esr::sc_trace_address_enable           */
/* Register template: etsoc_shire_cache_esr::sc_trace_address_enable       */
/* Field member: etsoc_shire_cache_esr::sc_trace_address_enable.sc_trace_address_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_WIDTH 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_FIELD_MASK 0x0000ffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_GET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_SET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_ENABLE_SC_TRACE_ADDRESS_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000ffffffffffffull) | ((r) & 0xffff000000000000ull))

/* Register type: etsoc_shire_cache_esr::sc_trace_address_value            */
/* Register template: etsoc_shire_cache_esr::sc_trace_address_value        */
/* Field member: etsoc_shire_cache_esr::sc_trace_address_value.sc_trace_address_value */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_MSB 47u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_WIDTH 48u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_FIELD_MASK 0x0000ffffffffffffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_GET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_SET(x) \
   ((x) & 0x0000ffffffffffffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_ADDRESS_VALUE_SC_TRACE_ADDRESS_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffffffffffffull) | ((r) & 0xffff000000000000ull))

/* Register type: etsoc_shire_cache_esr::sc_trace_ctl                      */
/* Register template: etsoc_shire_cache_esr::sc_trace_ctl                  */
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_reqq_id_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_MSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_LSB 36u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_FIELD_MASK 0x0000001000000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_reqq_id */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_MSB 35u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_LSB 30u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_WIDTH 6u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_FIELD_MASK 0x0000000fc0000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_GET(x) \
   ((((uint64_t)x) & 0x0000000fc0000000ull) >> 30)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000fc0000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_REQQ_ID_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_port_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_MSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_LSB 29u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_FIELD_MASK 0x0000000020000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000020000000ull) >> 29)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_SET(x) \
   ((((uint64_t)x) << 29) & 0x0000000020000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 29) & 0x0000000020000000ull) | ((r) & 0xffffffffdfffffffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_port */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_MSB 28u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_LSB 26u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_WIDTH 3u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_FIELD_MASK 0x000000001c000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_GET(x) \
   ((((uint64_t)x) & 0x000000001c000000ull) >> 26)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_SET(x) \
   ((((uint64_t)x) << 26) & 0x000000001c000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_PORT_MODIFY(r, x) \
   (((((uint64_t)x) << 26) & 0x000000001c000000ull) | ((r) & 0xffffffffe3ffffffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_source_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_MSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_LSB 25u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_FIELD_MASK 0x0000000002000000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000002000000ull) >> 25)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_SET(x) \
   ((((uint64_t)x) << 25) & 0x0000000002000000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 25) & 0x0000000002000000ull) | ((r) & 0xfffffffffdffffffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_source */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_MSB 24u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_LSB 15u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_WIDTH 10u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_FIELD_MASK 0x0000000001ff8000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_GET(x) \
   ((((uint64_t)x) & 0x0000000001ff8000ull) >> 15)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000001ff8000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_SOURCE_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000001ff8000ull) | ((r) & 0xfffffffffe007fffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_l2_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_MSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_LSB 14u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_FIELD_MASK 0x0000000000004000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L2_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_l3_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_MSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_LSB 13u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_FIELD_MASK 0x0000000000002000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_L3_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_filter_fsm_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_MSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_LSB 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_WIDTH 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_FIELD_MASK 0x0000000000001000ull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_FILTER_FSM_ENABLE_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_shire_cache_esr::sc_trace_ctl.esr_sc_trace_type_enable */
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_MSB 11u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_LSB 0u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_WIDTH 12u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_READ_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_WRITE_ACCESS 1u
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_FIELD_MASK 0x0000000000000fffull
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_GET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_SET(x) \
   ((x) & 0x0000000000000fffull)
#define ETSOC_SHIRE_CACHE_ESR_SC_TRACE_CTL_ESR_SC_TRACE_TYPE_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000000000000fffull) | ((r) & 0xfffffffffffff000ull))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Union: etsoc_shire_cache_esr::sc_idx_cop_sm_data0           */
typedef union {
   volatile uint64_t Tag_State; /**< Offset 0x0 (R/W) */
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_idx_cop_sm_data0,
  *PTR_Etsoc_shire_cache_esr_sc_idx_cop_sm_data0;

/* Typedef for Union: etsoc_shire_cache_esr::sc_idx_cop_sm_data1           */
typedef union {
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_idx_cop_sm_data1,
  *PTR_Etsoc_shire_cache_esr_sc_idx_cop_sm_data1;

/* Typedef for Union: etsoc_shire_cache_esr::sc_idx_cop_sm_ecc             */
typedef union {
   volatile uint64_t Tag_State; /**< Offset 0x0 (R/W) */
   volatile uint64_t Tag_RAM; /**< Offset 0x0 (R/W) */
   volatile uint64_t Data_RAM; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc,
  *PTR_Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc;

/* Typedef for Union: etsoc_shire_cache_esr::sc_err_log_info               */
typedef union {
   volatile uint64_t ECC_single_double; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_counter_sat; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_decode_slave; /**< Offset 0x0 (R/W) */
   volatile uint64_t ECC_perf_count; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_err_log_info,
  *PTR_Etsoc_shire_cache_esr_sc_err_log_info;

/* Typedef for Union: etsoc_shire_cache_esr::sc_perfmon_p0_qual            */
typedef union {
   volatile uint64_t p0_resource_counter; /**< Offset 0x0 (R/W) */
   volatile uint64_t p0_event_counter; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_perfmon_p0_qual,
  *PTR_Etsoc_shire_cache_esr_sc_perfmon_p0_qual;

/* Typedef for Union: etsoc_shire_cache_esr::sc_perfmon_p1_qual            */
typedef union {
   volatile uint64_t p1_resource_counter; /**< Offset 0x0 (R/W) */
   volatile uint64_t p1_event_counter; /**< Offset 0x0 (R/W) */
} Etsoc_shire_cache_esr_sc_perfmon_p1_qual,
  *PTR_Etsoc_shire_cache_esr_sc_perfmon_p1_qual;

/* Typedef for Addressmap: etsoc_shire_cache_esr                           */
typedef struct {
   volatile uint64_t sc_l3_shire_swizzle_ctl; /**< Offset 0x0 (R/W) */
   volatile uint64_t sc_reqq_ctl; /**< Offset 0x8 (R/W) */
   volatile uint64_t sc_pipe_ctl; /**< Offset 0x10 (R/W) */
   volatile uint64_t sc_l2_cache_ctl; /**< Offset 0x18 (R/W) */
   volatile uint64_t sc_l3_cache_ctl; /**< Offset 0x20 (R/W) */
   volatile uint64_t sc_scp_cache_ctl; /**< Offset 0x28 (R/W) */
   volatile uint64_t sc_idx_cop_sm_ctl; /**< Offset 0x30 (R/W) */
   volatile uint64_t sc_idx_cop_sm_physical_index; /**< Offset 0x38 (R/W) */
   Etsoc_shire_cache_esr_sc_idx_cop_sm_data0 sc_idx_cop_sm_data0; /**< Offset 0x40 (R/W) */
   Etsoc_shire_cache_esr_sc_idx_cop_sm_data1 sc_idx_cop_sm_data1; /**< Offset 0x48 (R/W) */
   Etsoc_shire_cache_esr_sc_idx_cop_sm_ecc sc_idx_cop_sm_ecc; /**< Offset 0x50 (R/W) */
   volatile uint64_t sc_err_log_ctl; /**< Offset 0x58 (R/W) */
   Etsoc_shire_cache_esr_sc_err_log_info sc_err_log_info; /**< Offset 0x60 (R/W) */
   volatile uint64_t sc_err_log_address; /**< Offset 0x68 (R) */
   volatile uint64_t sc_sbe_dbe_counts; /**< Offset 0x70 (R/W) */
   volatile uint64_t sc_reqq_debug_ctl; /**< Offset 0x78 (R/W) */
   volatile uint64_t sc_reqq_debug0; /**< Offset 0x80 (R) */
   volatile uint64_t sc_reqq_debug1; /**< Offset 0x88 (R) */
   volatile uint64_t sc_reqq_debug2; /**< Offset 0x90 (R) */
   volatile uint64_t sc_reqq_debug3; /**< Offset 0x98 (R) */
   volatile uint64_t sc_eco_ctl; /**< Offset 0xa0 (R/W) */
   uint8_t _pad0[0x10];
   volatile uint64_t sc_perfmon_ctl_status; /**< Offset 0xb8 (R/W) */
   volatile uint64_t sc_perfmon_cyc_cntr; /**< Offset 0xc0 (R/W) */
   volatile uint64_t sc_perfmon_p0_cntr; /**< Offset 0xc8 (R/W) */
   volatile uint64_t sc_perfmon_p1_cntr; /**< Offset 0xd0 (R/W) */
   Etsoc_shire_cache_esr_sc_perfmon_p0_qual sc_perfmon_p0_qual; /**< Offset 0xd8 (R/W) */
   Etsoc_shire_cache_esr_sc_perfmon_p1_qual sc_perfmon_p1_qual; /**< Offset 0xe0 (R/W) */
   uint8_t _pad1[0x18];
   volatile uint64_t sc_idx_cop_sm_ctl_user; /**< Offset 0x100 (R/W) */
   uint8_t _pad2[0x1e78];
   volatile uint64_t sc_trace_address_enable; /**< Offset 0x1f80 (R/W) */
   volatile uint64_t sc_trace_address_value; /**< Offset 0x1f88 (R/W) */
   volatile uint64_t sc_trace_ctl; /**< Offset 0x1f90 (R/W) */
   uint8_t _pad3[0x68];
} Etsoc_shire_cache_esr, *PTR_Etsoc_shire_cache_esr;

#endif
