<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___configuration__section__for___c_m_s_i_s" xml:lang="en-US">
<title>Configuration_section_for_CMSIS</title>
<indexterm><primary>Configuration_section_for_CMSIS</primary></indexterm>
Collaboration diagram for Configuration_section_for_CMSIS:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___configuration__section__for___c_m_s_i_s.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba">__CM4_REV</link>&#160;&#160;&#160;0x0001U</para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</link>&#160;&#160;&#160;1U</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1ga45a97e4bb8b6ce7c334acc5f45ace3ba"/><section>
    <title>__CM4_REV</title>
<indexterm><primary>__CM4_REV</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__CM4_REV</secondary></indexterm>
<para><computeroutput>#define __CM4_REV&#160;&#160;&#160;0x0001U</computeroutput></para><para>

<para>Configuration of the Cortex-M4 Processor and Core Peripherals. </para>
</para>

<para>Core revision r0p1 <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00047">47</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gac1ba8a48ca926bddc88be9bfd7d42641"/><section>
    <title>__FPU_PRESENT</title>
<indexterm><primary>__FPU_PRESENT</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__FPU_PRESENT</secondary></indexterm>
<para><computeroutput>#define __FPU_PRESENT&#160;&#160;&#160;1U</computeroutput></para>
<para>FPU present <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00051">51</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448"/><section>
    <title>__MPU_PRESENT</title>
<indexterm><primary>__MPU_PRESENT</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__MPU_PRESENT</secondary></indexterm>
<para><computeroutput>#define __MPU_PRESENT&#160;&#160;&#160;1U</computeroutput></para>
<para>STM32F4XX provides an MPU <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00048">48</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460"/><section>
    <title>__NVIC_PRIO_BITS</title>
<indexterm><primary>__NVIC_PRIO_BITS</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__NVIC_PRIO_BITS</secondary></indexterm>
<para><computeroutput>#define __NVIC_PRIO_BITS&#160;&#160;&#160;4U</computeroutput></para>
<para>STM32F4XX uses 4 Bits for the Priority Levels </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00049">49</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68"/><section>
    <title>__Vendor_SysTickConfig</title>
<indexterm><primary>__Vendor_SysTickConfig</primary><secondary>Configuration_section_for_CMSIS</secondary></indexterm>
<indexterm><primary>Configuration_section_for_CMSIS</primary><secondary>__Vendor_SysTickConfig</secondary></indexterm>
<para><computeroutput>#define __Vendor_SysTickConfig&#160;&#160;&#160;0U</computeroutput></para>
<para>Set to 1 if different SysTick Config is used <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00050">50</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
</section>
</section>
