INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Full Subtractor/Experiment 2a.srcs/sources_1/new/FS_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FS_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Full Subtractor/Experiment 2a.srcs/sim_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Full Subtractor/Experiment 2a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
