Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  9 04:02:51 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/Gsm_LPC_Analysis_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                            (top) |       2487 |       2471 |      16 |    0 | 1762 |      2 |      1 |    0 |         37 |
|   bd_0_i                                                                    |                                                                             bd_0 |       2487 |       2471 |      16 |    0 | 1762 |      2 |      1 |    0 |         37 |
|     hls_inst                                                                |                                                                  bd_0_hls_inst_0 |       2487 |       2471 |      16 |    0 | 1762 |      2 |      1 |    0 |         37 |
|       (hls_inst)                                                            |                                                                  bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                  |                                                 bd_0_hls_inst_0_Gsm_LPC_Analysis |       2487 |       2471 |      16 |    0 | 1762 |      2 |      1 |    0 |         37 |
|         (inst)                                                              |                                                 bd_0_hls_inst_0_Gsm_LPC_Analysis |          9 |          9 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|         L_ACF_U                                                             |                             bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W |         99 |         99 |       0 |    0 |    0 |      2 |      0 |    0 |          0 |
|         grp_Autocorrelation_fu_101                                          |                                 bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation |       1504 |       1504 |       0 |    0 | 1205 |      0 |      0 |    0 |         33 |
|           (grp_Autocorrelation_fu_101)                                      |                                 bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation |        806 |        806 |       0 |    0 | 1205 |      0 |      0 |    0 |          4 |
|           am_addmul_16s_16s_16s_33_4_1_U33                                  |                    bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U         |         bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_31 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_16s_33_4_1_U42                                  |                  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_7 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U         |            bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_32s_33_4_1_U31                          |            bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_30 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_16s_16s_16s_32s_33_4_1_U32                          |          bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U |    bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U41                          |            bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U43                          |          bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_28 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U44                          |         bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U |    bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_32s_33_4_1_U34                                 |                   bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U35                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_11 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U36                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U37                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U38                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U45                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |           bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_33s_33_4_1_U39                                 |                   bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_22 |         39 |         39 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_33s_33_4_1_U40                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_16 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U        |           bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U13                                            |                              bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 |        106 |        106 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U19                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_17 |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U23                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 |         70 |         70 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U24                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19 |         71 |         71 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U25                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20 |        130 |        130 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U26                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21 |        191 |        191 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_Quantization_and_coding_fu_126                                  |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding |        103 |        103 |       0 |    0 |   52 |      0 |      0 |    0 |          2 |
|           (grp_Quantization_and_coding_fu_126)                              |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding |         42 |         42 |       0 |    0 |   52 |      0 |      0 |    0 |          1 |
|           grp_gsm_add_fu_230                                                |                                       bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_add_5 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_gsm_add_fu_237                                                |                                       bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_add_6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_gsm_mult_fu_203                                               |                                        bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_mult |         64 |         64 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             mul_16s_15ns_31_1_1_U62                                         |                             bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 |         64 |         64 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_Reflection_coefficients_fu_111                                  |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients |        705 |        689 |      16 |    0 |  433 |      0 |      1 |    0 |          1 |
|           (grp_Reflection_coefficients_fu_111)                              |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients |        193 |        193 |       0 |    0 |  246 |      0 |      0 |    0 |          0 |
|           ACF_U                                                             |       bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W |         13 |          5 |       8 |    0 |   16 |      0 |      0 |    0 |          0 |
|           K_U                                                               |     bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 |         12 |          4 |       8 |    0 |   16 |      0 |      0 |    0 |          0 |
|           P_U                                                               |         bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_P_RAM_AUTO_1R1W |        154 |        154 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|           grp_gsm_div_fu_290                                                |                                         bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_div |        197 |        197 |       0 |    0 |  133 |      0 |      0 |    0 |          0 |
|           grp_gsm_mult_r_fu_305                                             |                                    bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_mult_r_2 |        137 |        137 |       0 |    0 |   22 |      0 |      0 |    0 |          1 |
|             (grp_gsm_mult_r_fu_305)                                         |                                    bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_mult_r_2 |         15 |         15 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|             mac_muladd_16s_16s_15ns_31_4_1_U4                               |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 |        122 |        122 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U     |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_4 |        122 |        122 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_gsm_add_fu_310                                                  |                                         bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_add |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|         grp_gsm_mult_r_fu_300                                               |                                      bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_mult_r |         43 |         43 |       0 |    0 |   22 |      0 |      0 |    0 |          1 |
|           (grp_gsm_mult_r_fu_300)                                           |                                      bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_mult_r |          4 |          4 |       0 |    0 |   22 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_16s_15ns_31_4_1_U4                                 |                  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U       |          bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_gsm_norm_fu_305                                                 |                                        bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_norm |         35 |         35 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|           (grp_gsm_norm_fu_305)                                             |                                        bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_norm |          3 |          3 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|           bitoff_U                                                          |                     bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R |         33 |         33 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|         tmp_6_gsm_add_fu_315                                                |                                       bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_add_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


