#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr  3 07:54:44 2023
# Process ID: 32100
# Current directory: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26252 D:\Dangelo\OneDrive\Documents\University\EENG28010\EENG28010-Group-Project\Command Processor\Command Processor.xpr
# Log file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/vivado.log
# Journal file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor\vivado.jou
# Running On: AnonymousDesktop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.191 ; gain = 210.496
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.746 ; gain = 13.262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.746 ; gain = 13.262
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 289
run all
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 5832235 ns  Iteration: 10000
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 289
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.746 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 290
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 291
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 292
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 111
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 112
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 113
run all
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 290
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 291
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 292
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 285
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 287
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 294
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 285
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 287
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 290
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 291
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 292
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1174.410 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1174.410 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 289
run all
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 5832235 ns  Iteration: 10000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 191
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1178.367 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 111
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 112
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 113
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 115
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 116
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 117
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 120
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1179.770 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.816 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 111
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 286
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 290
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 291
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 292
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 293
step
Stopped at time : 4790520 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd" Line 179
run all
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 286
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 294
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 295
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 296
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 297
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 298
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 286
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
step
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 294
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.383 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1201.383 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
run all
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 301
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 302
step
Stopped at time : 4790530 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd" Line 179
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1201.383 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1201.383 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 191
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1201.383 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 294
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 294 in file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' not restored because it is no longer a breakable line.
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 295
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 295
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 296
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 295
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 296
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 297
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 298
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 299
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 289
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 295
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 296
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 295
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.816 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 295
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 296
run all
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Stopped at time : 2190515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Stopped at time : 3490515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 194
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 202
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 218
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 226
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 235
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 289
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 110
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_RX_CTRL.vhd" Line 111
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 260
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 261
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 263
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 274
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 275
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 276
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 277
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 287
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 288
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
run all
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 283
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 284
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 304
step
Stopped at time : 4790525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 305
step
Stopped at time : 4790530 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd" Line 179
step
Stopped at time : 4790530 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/dataGen.vhd" Line 23
run all
Stopped at time : 4790535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 202
step
Stopped at time : 4790535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 204
step
Stopped at time : 4790535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 205
step
Stopped at time : 4790535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 153
step
Stopped at time : 4790535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 118
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 4790585100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
run all
Stopped at time : 4790595 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 226
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 307
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 289
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 290
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 291
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 292
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
run all
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 307
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 304
step
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 153
run all
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 304
run all
Stopped at time : 2033225 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 304
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 289
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.816 ; gain = 0.000
run all
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 304
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 289
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 304
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 296
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 307
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 235
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 226
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 218
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 202
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 194
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17036 KB (Peak: 17036 KB), Simulation CPU Usage: 30311 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 4790535 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 191
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.816 ; gain = 0.000
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
run all
Note: =====Process of Sequence No.1 starts.
Time: 4790525 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 5832235 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 5832275100 ps  Iteration: 5  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 195
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 259
run all
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 5832235 ns  Iteration: 2  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17124 KB (Peak: 17124 KB), Simulation CPU Usage: 13031 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 3490515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.816 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 191
run all
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 6873925 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 6873925 ns  Iteration: 3  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915635 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:206]
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:214]
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:230]
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:238]
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:247]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:137]
ERROR: [VRFC 10-4982] syntax error near ':' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:140]
ERROR: [VRFC 10-3031] 'txnow' with mode 'out' cannot be read [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:135]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-8820] cannot read from 'out' object 'txnow'; use 'buffer' or 'inout' instead [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:137]
ERROR: [VRFC 10-3031] 'txnow' with mode 'out' cannot be read [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:135]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near 'IF' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:118]
ERROR: [VRFC 10-4982] syntax error near 'IF' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:133]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1231.816 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 218
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1231.816 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 218
run all
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 5832215 ns  Iteration: 10000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 218
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 220
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 143
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 148
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 149
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 150
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 152
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 143
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 148
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 149
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 150
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 152
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 220
step
Stopped at time : 5832215 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.816 ; gain = 0.000
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
step
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 153
run all
Stopped at time : 4790515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 218
run all
Note: =====Process of Sequence No.1 starts.
Time: 6873945 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.816 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 6873945 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(2) character(1) should be 00110001
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1231.816 ; gain = 0.000
run 10 ms
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 11040825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(3) character(1) should be 00110110
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 14165985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(4) character(1) should be 00110000
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 17291145 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(5) character(1) should be 00110110
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
run 10 ms
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 20416305 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(6) character(1) should be 01000001
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 23541465 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(7) character(1) should be 00111001
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 26666625 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(8) character(1) should be 01000110
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 29791785 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.816 ; gain = 0.000
run 20 ms
Error: txData is 00010000; while byte(9) character(1) should be 00110111
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 32916945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(10) character(1) should be 01000011
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 36042105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(11) character(1) should be 00111001
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 39167265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(12) character(1) should be 00110000
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 42292425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 44375865 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1231.816 ; gain = 0.000
run all
Note: =====Process of Sequence No.2 is done.
Time: 78752675100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 78752675100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.3 starts.
Time: 81877785 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.3 is done.
Time: 116254595100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 116254595100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.4 starts.
Time: 119379705 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1231.816 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17080 KB (Peak: 17080 KB), Simulation CPU Usage: 44796 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 6873945 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(2) character(1) should be 00110001
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.324 ; gain = 1.508
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.324 ; gain = 1.508
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.324 ; gain = 1.508
run all
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 11040825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(3) character(1) should be 00110110
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 14165985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(4) character(1) should be 00110000
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 17291145 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(5) character(1) should be 00110110
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 20416305 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(6) character(1) should be 01000001
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 23541465 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(7) character(1) should be 00111001
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 26666625 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(8) character(1) should be 01000110
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 29791785 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(9) character(1) should be 00110111
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 32916945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(10) character(1) should be 01000011
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 36042105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(11) character(1) should be 00111001
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 39167265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00010000; while byte(12) character(1) should be 00110000
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 42292425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 44375865 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 is done.
Time: 78752675100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 78752675100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.3 starts.
Time: 81877785 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1233.453 ; gain = 0.129
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17056 KB (Peak: 17056 KB), Simulation CPU Usage: 30718 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.613 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 6873945 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.676 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.676 ; gain = 0.062
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1233.676 ; gain = 0.062
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-2989] 'asendstartd1' is not declared [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:222]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.676 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.996 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.996 ; gain = 0.320
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.996 ; gain = 0.320
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.996 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.027 ; gain = 0.031
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.027 ; gain = 0.031
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.027 ; gain = 0.031
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near 'IF' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:144]
ERROR: [VRFC 10-4982] syntax error near 'PROCESS' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:148]
ERROR: [VRFC 10-4982] syntax error near 'BEGIN' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:149]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near ':' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:149]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.027 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.027 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.027 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.027 ; gain = 0.000
run 50 ms
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 43334145 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1234.035 ; gain = 0.008
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 234
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17044 KB (Peak: 17044 KB), Simulation CPU Usage: 22171 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.035 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.035 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.035 ; gain = 0.000
run all
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 43334145 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1234.086 ; gain = 0.051
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17064 KB (Peak: 17064 KB), Simulation CPU Usage: 20859 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.086 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.086 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.086 ; gain = 0.000
run all
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.2 starts.
Time: 43334145 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1234.246 ; gain = 0.160
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 234
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 244
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17096 KB (Peak: 17096 KB), Simulation CPU Usage: 22171 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.281 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 5832235 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.297 ; gain = 0.016
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.297 ; gain = 0.016
run all
Stopped at time : 5832265100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
run all
Stopped at time : 5832275100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
run all
Stopped at time : 6873945 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
run all
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 8957395 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
run all
Stopped at time : 8957425100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
run all
Stopped at time : 8957435100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 244
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 244
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 250
run all
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.391 ; gain = 0.000
run 30 ms
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 40209035100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.441 ; gain = 0.051
run all
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.441 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17072 KB (Peak: 17072 KB), Simulation CPU Usage: 19686 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.441 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.441 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.441 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.441 ; gain = 0.000
run 50 ms
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 40209035100 ps : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.535 ; gain = 0.094
run all
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.637 ; gain = 0.102
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17084 KB (Peak: 17084 KB), Simulation CPU Usage: 19124 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.637 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001010; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.637 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.637 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'asendendlb' is already covered [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:297]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cmdproc_interim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'asendendlb' is already covered [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:297]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cmdproc_interim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'asendendlb' is already covered [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:297]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cmdproc_interim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.637 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 6873945 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.840 ; gain = 1.203
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1235.840 ; gain = 1.203
run 50 ms
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 9999105 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
run all
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 13124265 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 6873945 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.133 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.133 ; gain = 0.000
run 50 ms
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Stopped at time : 9999105 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 250
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.160 ; gain = 0.000
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 250 in file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' not restored because it is no longer a breakable line.
Note: =====Process of Sequence No.1 starts.
Time: 5832225 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 5832225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 8957385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.160 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.160 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1236.160 ; gain = 0.000
run 50 ms
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 12082545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 15207705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 18332865 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 21458025 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 24583185 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 27708345 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 30833505 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 33958665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 37083825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 40208985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 40209035100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1236.281 ; gain = 0.121
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17096 KB (Peak: 17096 KB), Simulation CPU Usage: 19218 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-4982] syntax error near '=' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:323]
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:325]
ERROR: [VRFC 10-4982] syntax error near 'WHEN' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:338]
ERROR: [VRFC 10-4982] syntax error near 'WHEN' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:347]
ERROR: [VRFC 10-4982] syntax error near 'WHEN' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:357]
ERROR: [VRFC 10-4982] syntax error near 'CASE' [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:359]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.281 ; gain = 0.000
Time resolution is 1 ps
Note: =====Process of Sequence No.1 starts.
Time: 6873945 ns  Iteration: 2  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00001101; while byte(1) character(1) should be 00111001
Time: 6873945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(1) character(2) should be 00110101
Time: 7915665 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(2) character(1) should be 00110001
Time: 9999105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.070 ; gain = 3.789
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.070 ; gain = 3.789
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.070 ; gain = 3.789
run all
Error: txData is 00110001; while byte(2) character(2) should be 00110011
Time: 11040825 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(3) character(1) should be 00110110
Time: 13124265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(3) character(2) should be 00110000
Time: 14165985 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(4) character(1) should be 00110000
Time: 16249425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(4) character(2) should be 00111001
Time: 17291145 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(5) character(1) should be 00110110
Time: 19374585 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110110; while byte(5) character(2) should be 00111000
Time: 20416305 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(6) character(1) should be 01000001
Time: 22499745 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000001; while byte(6) character(2) should be 00111000
Time: 23541465 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(7) character(1) should be 00111001
Time: 25624905 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(7) character(2) should be 00110011
Time: 26666625 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(8) character(1) should be 01000110
Time: 28750065 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000110; while byte(8) character(2) should be 00111001
Time: 29791785 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(9) character(1) should be 00110111
Time: 31875225 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110111; while byte(9) character(2) should be 00110001
Time: 32916945 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(10) character(1) should be 01000011
Time: 35000385 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 01000011; while byte(10) character(2) should be 00110111
Time: 36042105 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(11) character(1) should be 00111001
Time: 38125545 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00111001; while byte(11) character(2) should be 00110010
Time: 39167265 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00100000; while byte(12) character(1) should be 00110000
Time: 41250705 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 41250755100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
Error: txData is 00110000; while byte(12) character(2) should be 00110110
Time: 42292425 ns  Iteration: 3  Process: /tb_cmdProc_interim/checkByte  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1240.188 ; gain = 0.117
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17080 KB (Peak: 17080 KB), Simulation CPU Usage: 38609 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-1471] type error near reset ; current type std_logic; expected type statetypes [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:441]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  3 10:33:26 2023...
