// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
// Date        : Sun May 17 01:48:26 2015
// Host        : MY-Ubuntu running 64-bit Ubuntu 14.04.2 LTS
// Command     : write_verilog -force ./Tutorial_Created_Data/bft_output/bft_impl_netlist.v
// Design      : bft
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7k70tfbg484-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module FifoBuffer
   (full6_in,
    fifo_out,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    \fifoSelect_reg[0] ,
    Q,
    din);
  output full6_in;
  output [31:0]fifo_out;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input \fifoSelect_reg[0] ;
  input [0:0]Q;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire \fifoSelect_reg[0] ;
  wire [31:0]fifo_out;
  wire full6_in;
  wire rd_clk;
  wire reset_IBUF;

  async_fifo_29 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .\fifoSelect_reg[0] (\fifoSelect_reg[0] ),
        .fifo_out(fifo_out),
        .\infer_fifo.wr_addr_reg[0]_0 (full6_in),
        .rd_clk(rd_clk),
        .reset_IBUF(reset_IBUF));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_0
   (full5_in,
    D,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    \fifoSelect_reg[0] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_6 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_7 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_8 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_9 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_10 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_11 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_12 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_13 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_14 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_15 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_16 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_17 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_18 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_19 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_20 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_21 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_22 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_23 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_24 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_25 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_26 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_27 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_28 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_29 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_30 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_31 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_32 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_33 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_34 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_35 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_36 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_37 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_38 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_39 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_40 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_41 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_42 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_43 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_44 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_45 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_46 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_47 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_48 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_49 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_50 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_51 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_52 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_53 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_54 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_55 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_56 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_57 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_58 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_59 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_60 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_61 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_62 ,
    din);
  output full5_in;
  output [31:0]D;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input \fifoSelect_reg[0] ;
  input [31:0]fifo_out;
  input \infer_fifo.block_ram_performance.fifo_ram_reg ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_35 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_36 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_37 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_38 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_39 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_40 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_41 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_42 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_43 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_44 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_45 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_46 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_47 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_48 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_49 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_50 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_51 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_52 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_53 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_54 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_55 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_56 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_57 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_58 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_59 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_60 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_61 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_62 ;
  input [31:0]din;

  wire [31:0]D;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire \fifoSelect_reg[0] ;
  wire [31:0]fifo_out;
  wire full5_in;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_35 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_36 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_37 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_38 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_39 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_40 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_41 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_42 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_43 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_44 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_45 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_46 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_47 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_48 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_49 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_50 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_51 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_52 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_53 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_54 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_55 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_56 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_57 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_58 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_59 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_60 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_61 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_62 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  wire rd_clk;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;

  async_fifo_28 buffer_fifo
       (.D(D),
        .Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .\fifoSelect_reg[0] (\fifoSelect_reg[0] ),
        .fifo_out(fifo_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 (\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_10 (\infer_fifo.block_ram_performance.fifo_ram_reg_9 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_11 (\infer_fifo.block_ram_performance.fifo_ram_reg_10 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_12 (\infer_fifo.block_ram_performance.fifo_ram_reg_11 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_13 (\infer_fifo.block_ram_performance.fifo_ram_reg_12 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_14 (\infer_fifo.block_ram_performance.fifo_ram_reg_13 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_15 (\infer_fifo.block_ram_performance.fifo_ram_reg_14 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_16 (\infer_fifo.block_ram_performance.fifo_ram_reg_15 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_17 (\infer_fifo.block_ram_performance.fifo_ram_reg_16 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_18 (\infer_fifo.block_ram_performance.fifo_ram_reg_17 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_19 (\infer_fifo.block_ram_performance.fifo_ram_reg_18 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_20 (\infer_fifo.block_ram_performance.fifo_ram_reg_19 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_21 (\infer_fifo.block_ram_performance.fifo_ram_reg_20 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_22 (\infer_fifo.block_ram_performance.fifo_ram_reg_21 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_23 (\infer_fifo.block_ram_performance.fifo_ram_reg_22 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_24 (\infer_fifo.block_ram_performance.fifo_ram_reg_23 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_25 (\infer_fifo.block_ram_performance.fifo_ram_reg_24 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_26 (\infer_fifo.block_ram_performance.fifo_ram_reg_25 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_27 (\infer_fifo.block_ram_performance.fifo_ram_reg_26 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_28 (\infer_fifo.block_ram_performance.fifo_ram_reg_27 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_29 (\infer_fifo.block_ram_performance.fifo_ram_reg_28 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 (\infer_fifo.block_ram_performance.fifo_ram_reg_2 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_30 (\infer_fifo.block_ram_performance.fifo_ram_reg_29 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_31 (\infer_fifo.block_ram_performance.fifo_ram_reg_30 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_32 (\infer_fifo.block_ram_performance.fifo_ram_reg_31 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_33 (\infer_fifo.block_ram_performance.fifo_ram_reg_32 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_34 (\infer_fifo.block_ram_performance.fifo_ram_reg_33 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_35 (\infer_fifo.block_ram_performance.fifo_ram_reg_34 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_36 (\infer_fifo.block_ram_performance.fifo_ram_reg_35 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_37 (\infer_fifo.block_ram_performance.fifo_ram_reg_36 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_38 (\infer_fifo.block_ram_performance.fifo_ram_reg_37 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_39 (\infer_fifo.block_ram_performance.fifo_ram_reg_38 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_40 (\infer_fifo.block_ram_performance.fifo_ram_reg_39 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_41 (\infer_fifo.block_ram_performance.fifo_ram_reg_40 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_42 (\infer_fifo.block_ram_performance.fifo_ram_reg_41 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_43 (\infer_fifo.block_ram_performance.fifo_ram_reg_42 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_44 (\infer_fifo.block_ram_performance.fifo_ram_reg_43 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_45 (\infer_fifo.block_ram_performance.fifo_ram_reg_44 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_46 (\infer_fifo.block_ram_performance.fifo_ram_reg_45 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_47 (\infer_fifo.block_ram_performance.fifo_ram_reg_46 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_48 (\infer_fifo.block_ram_performance.fifo_ram_reg_47 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_49 (\infer_fifo.block_ram_performance.fifo_ram_reg_48 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 (\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_50 (\infer_fifo.block_ram_performance.fifo_ram_reg_49 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_51 (\infer_fifo.block_ram_performance.fifo_ram_reg_50 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_52 (\infer_fifo.block_ram_performance.fifo_ram_reg_51 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_53 (\infer_fifo.block_ram_performance.fifo_ram_reg_52 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_54 (\infer_fifo.block_ram_performance.fifo_ram_reg_53 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_55 (\infer_fifo.block_ram_performance.fifo_ram_reg_54 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_56 (\infer_fifo.block_ram_performance.fifo_ram_reg_55 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_57 (\infer_fifo.block_ram_performance.fifo_ram_reg_56 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_58 (\infer_fifo.block_ram_performance.fifo_ram_reg_57 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_59 (\infer_fifo.block_ram_performance.fifo_ram_reg_58 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_6 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_60 (\infer_fifo.block_ram_performance.fifo_ram_reg_59 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_61 (\infer_fifo.block_ram_performance.fifo_ram_reg_60 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_62 (\infer_fifo.block_ram_performance.fifo_ram_reg_61 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_63 (\infer_fifo.block_ram_performance.fifo_ram_reg_62 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_7 (\infer_fifo.block_ram_performance.fifo_ram_reg_6 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_8 (\infer_fifo.block_ram_performance.fifo_ram_reg_7 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_9 (\infer_fifo.block_ram_performance.fifo_ram_reg_8 ),
        .\infer_fifo.wr_addr_reg[0]_0 (full5_in),
        .rd_clk(rd_clk),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_1
   (full4_in,
    \wbOutputData_reg[31] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[0] ,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    din);
  output full4_in;
  output \wbOutputData_reg[31] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[0] ;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [2:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full4_in;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire rd_clk;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;

  async_fifo_27 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .\infer_fifo.wr_addr_reg[0]_0 (full4_in),
        .rd_clk(rd_clk),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .\wbOutputData_reg[0] (\wbOutputData_reg[0] ),
        .\wbOutputData_reg[10] (\wbOutputData_reg[10] ),
        .\wbOutputData_reg[11] (\wbOutputData_reg[11] ),
        .\wbOutputData_reg[12] (\wbOutputData_reg[12] ),
        .\wbOutputData_reg[13] (\wbOutputData_reg[13] ),
        .\wbOutputData_reg[14] (\wbOutputData_reg[14] ),
        .\wbOutputData_reg[15] (\wbOutputData_reg[15] ),
        .\wbOutputData_reg[16] (\wbOutputData_reg[16] ),
        .\wbOutputData_reg[17] (\wbOutputData_reg[17] ),
        .\wbOutputData_reg[18] (\wbOutputData_reg[18] ),
        .\wbOutputData_reg[19] (\wbOutputData_reg[19] ),
        .\wbOutputData_reg[1] (\wbOutputData_reg[1] ),
        .\wbOutputData_reg[20] (\wbOutputData_reg[20] ),
        .\wbOutputData_reg[21] (\wbOutputData_reg[21] ),
        .\wbOutputData_reg[22] (\wbOutputData_reg[22] ),
        .\wbOutputData_reg[23] (\wbOutputData_reg[23] ),
        .\wbOutputData_reg[24] (\wbOutputData_reg[24] ),
        .\wbOutputData_reg[25] (\wbOutputData_reg[25] ),
        .\wbOutputData_reg[26] (\wbOutputData_reg[26] ),
        .\wbOutputData_reg[27] (\wbOutputData_reg[27] ),
        .\wbOutputData_reg[28] (\wbOutputData_reg[28] ),
        .\wbOutputData_reg[29] (\wbOutputData_reg[29] ),
        .\wbOutputData_reg[2] (\wbOutputData_reg[2] ),
        .\wbOutputData_reg[30] (\wbOutputData_reg[30] ),
        .\wbOutputData_reg[31] (\wbOutputData_reg[31] ),
        .\wbOutputData_reg[3] (\wbOutputData_reg[3] ),
        .\wbOutputData_reg[4] (\wbOutputData_reg[4] ),
        .\wbOutputData_reg[5] (\wbOutputData_reg[5] ),
        .\wbOutputData_reg[6] (\wbOutputData_reg[6] ),
        .\wbOutputData_reg[7] (\wbOutputData_reg[7] ),
        .\wbOutputData_reg[8] (\wbOutputData_reg[8] ),
        .\wbOutputData_reg[9] (\wbOutputData_reg[9] ));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_10
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_18 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_11
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_17 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_12
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_16 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_13
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_15 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_14
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_2
   (full3_in,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output full3_in;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full3_in;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;

  async_fifo_26 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .\infer_fifo.wr_addr_reg[0]_0 (full3_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_3
   (error_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    full1_in,
    full5_in,
    full6_in,
    full3_in,
    full4_in,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input full1_in;
  input full5_in;
  input full6_in;
  input full3_in;
  input full4_in;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire error_reg;
  wire [31:0]fifo_out;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;

  async_fifo_25 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .error_reg(error_reg),
        .fifo_out(fifo_out),
        .full1_in(full1_in),
        .full3_in(full3_in),
        .full4_in(full4_in),
        .full5_in(full5_in),
        .full6_in(full6_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_4
   (full1_in,
    \wbOutputData_reg[31] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[0] ,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    din);
  output full1_in;
  output \wbOutputData_reg[31] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[0] ;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [2:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full1_in;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;

  async_fifo_24 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .\infer_fifo.wr_addr_reg[0]_0 (full1_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .\wbOutputData_reg[0] (\wbOutputData_reg[0] ),
        .\wbOutputData_reg[10] (\wbOutputData_reg[10] ),
        .\wbOutputData_reg[11] (\wbOutputData_reg[11] ),
        .\wbOutputData_reg[12] (\wbOutputData_reg[12] ),
        .\wbOutputData_reg[13] (\wbOutputData_reg[13] ),
        .\wbOutputData_reg[14] (\wbOutputData_reg[14] ),
        .\wbOutputData_reg[15] (\wbOutputData_reg[15] ),
        .\wbOutputData_reg[16] (\wbOutputData_reg[16] ),
        .\wbOutputData_reg[17] (\wbOutputData_reg[17] ),
        .\wbOutputData_reg[18] (\wbOutputData_reg[18] ),
        .\wbOutputData_reg[19] (\wbOutputData_reg[19] ),
        .\wbOutputData_reg[1] (\wbOutputData_reg[1] ),
        .\wbOutputData_reg[20] (\wbOutputData_reg[20] ),
        .\wbOutputData_reg[21] (\wbOutputData_reg[21] ),
        .\wbOutputData_reg[22] (\wbOutputData_reg[22] ),
        .\wbOutputData_reg[23] (\wbOutputData_reg[23] ),
        .\wbOutputData_reg[24] (\wbOutputData_reg[24] ),
        .\wbOutputData_reg[25] (\wbOutputData_reg[25] ),
        .\wbOutputData_reg[26] (\wbOutputData_reg[26] ),
        .\wbOutputData_reg[27] (\wbOutputData_reg[27] ),
        .\wbOutputData_reg[28] (\wbOutputData_reg[28] ),
        .\wbOutputData_reg[29] (\wbOutputData_reg[29] ),
        .\wbOutputData_reg[2] (\wbOutputData_reg[2] ),
        .\wbOutputData_reg[30] (\wbOutputData_reg[30] ),
        .\wbOutputData_reg[31] (\wbOutputData_reg[31] ),
        .\wbOutputData_reg[3] (\wbOutputData_reg[3] ),
        .\wbOutputData_reg[4] (\wbOutputData_reg[4] ),
        .\wbOutputData_reg[5] (\wbOutputData_reg[5] ),
        .\wbOutputData_reg[6] (\wbOutputData_reg[6] ),
        .\wbOutputData_reg[7] (\wbOutputData_reg[7] ),
        .\wbOutputData_reg[8] (\wbOutputData_reg[8] ),
        .\wbOutputData_reg[9] (\wbOutputData_reg[9] ));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_5
   (error_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    full0_in,
    \infer_fifo.full_reg_reg ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input full0_in;
  input \infer_fifo.full_reg_reg ;
  input [31:0]din;

  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire error_reg;
  wire [31:0]fifo_out;
  wire full0_in;
  wire \infer_fifo.full_reg_reg ;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;

  async_fifo_23 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .error_reg(error_reg),
        .fifo_out(fifo_out),
        .full0_in(full0_in),
        .\infer_fifo.full_reg_reg_0 (\infer_fifo.full_reg_reg ),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_6
   (full0_in,
    SR,
    demuxState_reg,
    wbDataForOutput_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    demuxState_reg_0,
    wbWriteOut_IBUF,
    din);
  output full0_in;
  output [0:0]SR;
  output demuxState_reg;
  output wbDataForOutput_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input demuxState_reg_0;
  input wbWriteOut_IBUF;
  input [31:0]din;

  wire [0:0]Q;
  wire [0:0]SR;
  wire bftClk_IBUF_BUFG;
  wire demuxState_reg;
  wire demuxState_reg_0;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full0_in;
  wire reset_IBUF;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire wbDataForOutput_reg;
  wire wbWriteOut_IBUF;

  async_fifo_22 buffer_fifo
       (.Q(Q),
        .SR(SR),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .demuxState_reg(demuxState_reg),
        .demuxState_reg_0(demuxState_reg_0),
        .din(din),
        .fifo_out(fifo_out),
        .\infer_fifo.wr_addr_reg[0]_0 (full0_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForOutput_reg(wbDataForOutput_reg),
        .wbWriteOut_IBUF(wbWriteOut_IBUF));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_7
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_21 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_8
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_20 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module FifoBuffer_9
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;

  async_fifo_19 buffer_fifo
       (.Q(Q),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
endmodule

module async_fifo
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ;
  wire \infer_fifo.empty_reg_i_10__6_n_0 ;
  wire \infer_fifo.empty_reg_i_11__6_n_0 ;
  wire \infer_fifo.empty_reg_i_4__6_n_0 ;
  wire \infer_fifo.empty_reg_i_5__6_n_0 ;
  wire \infer_fifo.empty_reg_i_6__6_n_0 ;
  wire \infer_fifo.empty_reg_i_7__6_n_0 ;
  wire \infer_fifo.empty_reg_i_8__6_n_0 ;
  wire \infer_fifo.empty_reg_i_9__6_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__6_n_0 ;
  wire \infer_fifo.full_reg_i_4__6_n_0 ;
  wire \infer_fifo.full_reg_i_5__6_n_0 ;
  wire \infer_fifo.full_reg_i_6__6_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__2_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__14;
  wire [9:0]p_0_in__15;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__6_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h8000)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[1]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__6 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__6 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__6 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__6 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__6 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__6 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__6 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__6 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__6 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__6 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__6 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__6_n_0 ,\infer_fifo.empty_reg_i_5__6_n_0 ,\infer_fifo.empty_reg_i_6__6_n_0 ,\infer_fifo.empty_reg_i_7__6_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__6 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__6_n_0 ,\infer_fifo.empty_reg_i_9__6_n_0 ,\infer_fifo.empty_reg_i_10__6_n_0 ,\infer_fifo.empty_reg_i_11__6_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__2 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__6 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__6 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__6 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__6 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__6 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__6_n_0 ,\infer_fifo.full_reg_i_4__6_n_0 ,\infer_fifo.full_reg_i_5__6_n_0 ,\infer_fifo.full_reg_i_6__6_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__6 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__14[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__14[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__6 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__14[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__6 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__14[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__6 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__14[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__14[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__6 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__14[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__6 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__14[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__6 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__14[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__6 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .D(p_0_in__14[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .D(p_0_in__14[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__14[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__6 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__6 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__6 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__6 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__6 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__6 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__6 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__6 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__6 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__6 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__6 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__6 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__6 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__6 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__6 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__6 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__6 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__6 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \infer_fifo.wr_addr[9]_i_1__2 
       (.I0(Q[1]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__15[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__15[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__6 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__15[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__6 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__15[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__6 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__15[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__15[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__6 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__15[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__6 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__15[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__6 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__15[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__6 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__6_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__15[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .D(p_0_in__15[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__15[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_15
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ;
  wire \infer_fifo.empty_reg_i_10__5_n_0 ;
  wire \infer_fifo.empty_reg_i_11__5_n_0 ;
  wire \infer_fifo.empty_reg_i_4__5_n_0 ;
  wire \infer_fifo.empty_reg_i_5__5_n_0 ;
  wire \infer_fifo.empty_reg_i_6__5_n_0 ;
  wire \infer_fifo.empty_reg_i_7__5_n_0 ;
  wire \infer_fifo.empty_reg_i_8__5_n_0 ;
  wire \infer_fifo.empty_reg_i_9__5_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__5_n_0 ;
  wire \infer_fifo.full_reg_i_4__5_n_0 ;
  wire \infer_fifo.full_reg_i_5__5_n_0 ;
  wire \infer_fifo.full_reg_i_6__5_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__4_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__12;
  wire [9:0]p_0_in__13;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__5_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0800)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 
       (.I0(Q[2]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__5 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__5 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__5 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__5 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__5 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__5 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__5 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__5 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__5 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__5 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__5_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__5 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__5_n_0 ,\infer_fifo.empty_reg_i_5__5_n_0 ,\infer_fifo.empty_reg_i_6__5_n_0 ,\infer_fifo.empty_reg_i_7__5_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__5 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__5_n_0 ,\infer_fifo.empty_reg_i_9__5_n_0 ,\infer_fifo.empty_reg_i_10__5_n_0 ,\infer_fifo.empty_reg_i_11__5_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__4 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__5 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__5 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__5 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__5 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__5_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__5 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__5_n_0 ,\infer_fifo.full_reg_i_4__5_n_0 ,\infer_fifo.full_reg_i_5__5_n_0 ,\infer_fifo.full_reg_i_6__5_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__5 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__12[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__12[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__5 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__12[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__5 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__12[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__5 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__12[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__12[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__5 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__12[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__5 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__12[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__5 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__12[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__5 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .D(p_0_in__12[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .D(p_0_in__12[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__12[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__5 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__5 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__5 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__5 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__5 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__5 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__5 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__5 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__5 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__5 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__5 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__5 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__5 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__5 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__5 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__5 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__5 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__5 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \infer_fifo.wr_addr[9]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__13[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__13[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__5 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__13[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__5 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__13[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__5 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__13[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__13[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__5 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__13[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__5 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__13[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__5 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__13[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__5 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__5_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__13[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .D(p_0_in__13[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__13[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_16
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ;
  wire \infer_fifo.empty_reg_i_10__4_n_0 ;
  wire \infer_fifo.empty_reg_i_11__4_n_0 ;
  wire \infer_fifo.empty_reg_i_4__4_n_0 ;
  wire \infer_fifo.empty_reg_i_5__4_n_0 ;
  wire \infer_fifo.empty_reg_i_6__4_n_0 ;
  wire \infer_fifo.empty_reg_i_7__4_n_0 ;
  wire \infer_fifo.empty_reg_i_8__4_n_0 ;
  wire \infer_fifo.empty_reg_i_9__4_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__4_n_0 ;
  wire \infer_fifo.full_reg_i_4__4_n_0 ;
  wire \infer_fifo.full_reg_i_5__4_n_0 ;
  wire \infer_fifo.full_reg_i_6__4_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__0_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__10;
  wire [9:0]p_0_in__11;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__4_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h2000)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbDataForInputReg),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__4 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__4 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__4 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__4 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__4 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__4 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__4 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__4 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__4 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__4 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__4 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__4_n_0 ,\infer_fifo.empty_reg_i_5__4_n_0 ,\infer_fifo.empty_reg_i_6__4_n_0 ,\infer_fifo.empty_reg_i_7__4_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__4 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__4_n_0 ,\infer_fifo.empty_reg_i_9__4_n_0 ,\infer_fifo.empty_reg_i_10__4_n_0 ,\infer_fifo.empty_reg_i_11__4_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__0 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__4 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__4 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__4 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__4 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__4 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__4_n_0 ,\infer_fifo.full_reg_i_4__4_n_0 ,\infer_fifo.full_reg_i_5__4_n_0 ,\infer_fifo.full_reg_i_6__4_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__4 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__4 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__4 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__4 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__10[5]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__4 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__10[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__4 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__10[8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__4 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__10[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__4 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .D(p_0_in__10[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .D(p_0_in__10[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__10[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__4 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__4 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__4 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__4 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__4 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__4 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__4 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__4 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__4 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__4_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__4 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__4 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__4 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__4 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__4 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__4 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__4 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__4 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__4 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \infer_fifo.wr_addr[9]_i_1__0 
       (.I0(wbDataForInputReg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__4 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__4 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__4 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__11[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__11[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__4 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__11[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__4 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__11[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__4 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__11[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__4 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__11[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .D(p_0_in__11[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__11[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_17
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ;
  wire \infer_fifo.empty_reg_i_10__3_n_0 ;
  wire \infer_fifo.empty_reg_i_11__3_n_0 ;
  wire \infer_fifo.empty_reg_i_4__3_n_0 ;
  wire \infer_fifo.empty_reg_i_5__3_n_0 ;
  wire \infer_fifo.empty_reg_i_6__3_n_0 ;
  wire \infer_fifo.empty_reg_i_7__3_n_0 ;
  wire \infer_fifo.empty_reg_i_8__3_n_0 ;
  wire \infer_fifo.empty_reg_i_9__3_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__3_n_0 ;
  wire \infer_fifo.full_reg_i_4__3_n_0 ;
  wire \infer_fifo.full_reg_i_5__3_n_0 ;
  wire \infer_fifo.full_reg_i_6__3_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__5_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__8;
  wire [9:0]p_0_in__9;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0020)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wbDataForInputReg),
        .I3(Q[0]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__3 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__3 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__3 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__3 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__3 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__3 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__3 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__3 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__3 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__3 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__3 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__3_n_0 ,\infer_fifo.empty_reg_i_5__3_n_0 ,\infer_fifo.empty_reg_i_6__3_n_0 ,\infer_fifo.empty_reg_i_7__3_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__3 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__3_n_0 ,\infer_fifo.empty_reg_i_9__3_n_0 ,\infer_fifo.empty_reg_i_10__3_n_0 ,\infer_fifo.empty_reg_i_11__3_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__5 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__3 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__3 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__3 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__3 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__3 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__3_n_0 ,\infer_fifo.full_reg_i_4__3_n_0 ,\infer_fifo.full_reg_i_5__3_n_0 ,\infer_fifo.full_reg_i_6__3_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__3 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__3 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__3 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__3 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__8[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__8[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__3 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__8[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__3 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__8[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__3 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__8[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__3 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .D(p_0_in__8[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .D(p_0_in__8[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__8[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__3 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__3 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__3 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__3 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__3 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__3 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__3 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__3 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__3 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__3 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__3 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__3 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__3 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__3 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__3 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__3 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__3 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__3 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \infer_fifo.wr_addr[9]_i_1__5 
       (.I0(Q[0]),
        .I1(wbDataForInputReg),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__3 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__3 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__3 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__9[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__9[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__3 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__9[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__3 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__9[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__3 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__9[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__3 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__9[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .D(p_0_in__9[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__5_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__9[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_18
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ;
  wire \infer_fifo.empty_reg_i_10__2_n_0 ;
  wire \infer_fifo.empty_reg_i_11__2_n_0 ;
  wire \infer_fifo.empty_reg_i_4__2_n_0 ;
  wire \infer_fifo.empty_reg_i_5__2_n_0 ;
  wire \infer_fifo.empty_reg_i_6__2_n_0 ;
  wire \infer_fifo.empty_reg_i_7__2_n_0 ;
  wire \infer_fifo.empty_reg_i_8__2_n_0 ;
  wire \infer_fifo.empty_reg_i_9__2_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__2_n_0 ;
  wire \infer_fifo.full_reg_i_4__2_n_0 ;
  wire \infer_fifo.full_reg_i_5__2_n_0 ;
  wire \infer_fifo.full_reg_i_6__2_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__1_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__6;
  wire [9:0]p_0_in__7;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0080)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 
       (.I0(Q[0]),
        .I1(wbDataForInputReg),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__2 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__2 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__2 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__2 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__2 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__2 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__2 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__2 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__2 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__2 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__2 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__2_n_0 ,\infer_fifo.empty_reg_i_5__2_n_0 ,\infer_fifo.empty_reg_i_6__2_n_0 ,\infer_fifo.empty_reg_i_7__2_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__2 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__2_n_0 ,\infer_fifo.empty_reg_i_9__2_n_0 ,\infer_fifo.empty_reg_i_10__2_n_0 ,\infer_fifo.empty_reg_i_11__2_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__2 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__2 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__2 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__2 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__2 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__2_n_0 ,\infer_fifo.full_reg_i_4__2_n_0 ,\infer_fifo.full_reg_i_5__2_n_0 ,\infer_fifo.full_reg_i_6__2_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__2 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__2 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__2 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__2 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__2 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__6[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__2 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__6[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__2 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__6[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__2 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .D(p_0_in__6[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .D(p_0_in__6[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__6[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__2 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__2 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__2 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__2 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__2 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__2 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__2 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__2 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__2 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__2_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__2 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__2 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__2 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__2 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__2 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__2 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__2 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__2 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__2 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \infer_fifo.wr_addr[9]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wbDataForInputReg),
        .I3(Q[0]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__2 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__2 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__2 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__7[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__2 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__7[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__2 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__7[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__2 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__7[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__2 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__7[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .D(p_0_in__7[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__7[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_19
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ;
  wire \infer_fifo.empty_reg_i_10__1_n_0 ;
  wire \infer_fifo.empty_reg_i_11__1_n_0 ;
  wire \infer_fifo.empty_reg_i_4__1_n_0 ;
  wire \infer_fifo.empty_reg_i_5__1_n_0 ;
  wire \infer_fifo.empty_reg_i_6__1_n_0 ;
  wire \infer_fifo.empty_reg_i_7__1_n_0 ;
  wire \infer_fifo.empty_reg_i_8__1_n_0 ;
  wire \infer_fifo.empty_reg_i_9__1_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__1_n_0 ;
  wire \infer_fifo.full_reg_i_4__1_n_0 ;
  wire \infer_fifo.full_reg_i_5__1_n_0 ;
  wire \infer_fifo.full_reg_i_6__1_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__3_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__4;
  wire [9:0]p_0_in__5;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0020)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 
       (.I0(wbDataForInputReg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__1 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__1 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__1 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__1 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__1 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__1 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__1 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__1 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__1 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__1 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__1_n_0 ,\infer_fifo.empty_reg_i_5__1_n_0 ,\infer_fifo.empty_reg_i_6__1_n_0 ,\infer_fifo.empty_reg_i_7__1_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__1 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__1_n_0 ,\infer_fifo.empty_reg_i_9__1_n_0 ,\infer_fifo.empty_reg_i_10__1_n_0 ,\infer_fifo.empty_reg_i_11__1_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__3 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__1 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__1 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__1 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__1 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__1 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__1_n_0 ,\infer_fifo.full_reg_i_4__1_n_0 ,\infer_fifo.full_reg_i_5__1_n_0 ,\infer_fifo.full_reg_i_6__1_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__1 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__1 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__1 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__1 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__1 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__4[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__1 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .D(p_0_in__4[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .D(p_0_in__4[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__4[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__1 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__1 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__1 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__1 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__1 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__1 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__1 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__1 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__1 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__1 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__1 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__1 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__1 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__1 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__1 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__1 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__1 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__1 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \infer_fifo.wr_addr[9]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbDataForInputReg),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__1 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__1 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__1 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__5[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__1 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__5[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__1 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__5[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__1 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__5[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .D(p_0_in__5[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__3_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__5[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_20
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ;
  wire \infer_fifo.empty_reg_i_10__0_n_0 ;
  wire \infer_fifo.empty_reg_i_11__0_n_0 ;
  wire \infer_fifo.empty_reg_i_4__0_n_0 ;
  wire \infer_fifo.empty_reg_i_5__0_n_0 ;
  wire \infer_fifo.empty_reg_i_6__0_n_0 ;
  wire \infer_fifo.empty_reg_i_7__0_n_0 ;
  wire \infer_fifo.empty_reg_i_8__0_n_0 ;
  wire \infer_fifo.empty_reg_i_9__0_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__0_n_0 ;
  wire \infer_fifo.full_reg_i_4__0_n_0 ;
  wire \infer_fifo.full_reg_i_5__0_n_0 ;
  wire \infer_fifo.full_reg_i_6__0_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__2;
  wire [9:0]p_0_in__3;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__0_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0040)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__0 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__0 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__0 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__0 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__0 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__0 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__0 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__0 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__0 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__0 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__0_n_0 ,\infer_fifo.empty_reg_i_5__0_n_0 ,\infer_fifo.empty_reg_i_6__0_n_0 ,\infer_fifo.empty_reg_i_7__0_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__0 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__0_n_0 ,\infer_fifo.empty_reg_i_9__0_n_0 ,\infer_fifo.empty_reg_i_10__0_n_0 ,\infer_fifo.empty_reg_i_11__0_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__0 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__0 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__0 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__0 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__0 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__0_n_0 ,\infer_fifo.full_reg_i_4__0_n_0 ,\infer_fifo.full_reg_i_5__0_n_0 ,\infer_fifo.full_reg_i_6__0_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__0 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__0 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__0 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__0 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__0 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__0 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__2[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__0 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__0 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .D(p_0_in__2[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .D(p_0_in__2[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__2[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__0 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__0 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__0 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__0 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__0 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__0 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__0 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__0 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__0 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__0_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__0 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__0 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__0 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__0 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__0 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__0 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__0 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__0 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__0 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \infer_fifo.wr_addr[9]_i_1 
       (.I0(Q[2]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__0 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__0 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__0 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__0 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__0 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__3[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__0 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__3[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__0 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(p_0_in__3[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .D(p_0_in__3[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__3[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_21
   (fifo_out,
    bftClk_IBUF_BUFG,
    reset_IBUF,
    wbClk_IBUF_BUFG,
    ingressFifoWrEn,
    Q,
    wbDataForInputReg,
    din);
  output [31:0]fifo_out;
  input bftClk_IBUF_BUFG;
  input reset_IBUF;
  input wbClk_IBUF_BUFG;
  input ingressFifoWrEn;
  input [2:0]Q;
  input wbDataForInputReg;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14_n_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ;
  wire \infer_fifo.empty_reg_i_10_n_0 ;
  wire \infer_fifo.empty_reg_i_11_n_0 ;
  wire \infer_fifo.empty_reg_i_4_n_0 ;
  wire \infer_fifo.empty_reg_i_5_n_0 ;
  wire \infer_fifo.empty_reg_i_6_n_0 ;
  wire \infer_fifo.empty_reg_i_7_n_0 ;
  wire \infer_fifo.empty_reg_i_8_n_0 ;
  wire \infer_fifo.empty_reg_i_9_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3_n_0 ;
  wire \infer_fifo.full_reg_i_4_n_0 ;
  wire \infer_fifo.full_reg_i_5_n_0 ;
  wire \infer_fifo.full_reg_i_6_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__6_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire ingressFifoWrEn;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInputReg;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(wbClk_IBUF_BUFG),
        .CLKBWRCLK(bftClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14_n_0 ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'h0004)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 
       (.I0(Q[1]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(full_reg),
        .O(do_write0));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4_n_0 ,\infer_fifo.empty_reg_i_5_n_0 ,\infer_fifo.empty_reg_i_6_n_0 ,\infer_fifo.empty_reg_i_7_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8_n_0 ,\infer_fifo.empty_reg_i_9_n_0 ,\infer_fifo.empty_reg_i_10_n_0 ,\infer_fifo.empty_reg_i_11_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__6 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14_n_0 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3_n_0 ,\infer_fifo.full_reg_i_4_n_0 ,\infer_fifo.full_reg_i_5_n_0 ,\infer_fifo.full_reg_i_6_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__0[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \infer_fifo.wr_addr[9]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[1]),
        .I4(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__1[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__1[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .D(p_0_in__1[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__6_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__1[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_22
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    SR,
    demuxState_reg,
    wbDataForOutput_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    demuxState_reg_0,
    wbWriteOut_IBUF,
    din);
  output [0:0]SR;
  output demuxState_reg;
  output wbDataForOutput_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input demuxState_reg_0;
  input wbWriteOut_IBUF;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [0:0]Q;
  wire [0:0]SR;
  wire bftClk_IBUF_BUFG;
  wire demuxState_reg;
  wire demuxState_reg_0;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ;
  wire \infer_fifo.empty_reg_i_10__14_n_0 ;
  wire \infer_fifo.empty_reg_i_11__14_n_0 ;
  wire \infer_fifo.empty_reg_i_4__14_n_0 ;
  wire \infer_fifo.empty_reg_i_5__14_n_0 ;
  wire \infer_fifo.empty_reg_i_6__14_n_0 ;
  wire \infer_fifo.empty_reg_i_7__14_n_0 ;
  wire \infer_fifo.empty_reg_i_8__14_n_0 ;
  wire \infer_fifo.empty_reg_i_9__14_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__14_n_0 ;
  wire \infer_fifo.full_reg_i_4__14_n_0 ;
  wire \infer_fifo.full_reg_i_5__14_n_0 ;
  wire \infer_fifo.full_reg_i_6__14_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__14_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__30;
  wire [9:0]p_0_in__31;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire wbDataForOutput_reg;
  wire wbWriteOut_IBUF;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__14_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__14_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__14_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h3A)) 
    demuxState_i_1
       (.I0(wbWriteOut_IBUF),
        .I1(empty_reg),
        .I2(demuxState_reg_0),
        .O(demuxState_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(wbClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__6 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__14 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__14 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__14 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__14 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__14 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__14 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__14 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__14 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__14 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__14_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__14 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__14_n_0 ,\infer_fifo.empty_reg_i_5__14_n_0 ,\infer_fifo.empty_reg_i_6__14_n_0 ,\infer_fifo.empty_reg_i_7__14_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__14 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__14_n_0 ,\infer_fifo.empty_reg_i_9__14_n_0 ,\infer_fifo.empty_reg_i_10__14_n_0 ,\infer_fifo.empty_reg_i_11__14_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__14 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__14 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__14 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__14 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__14 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__14_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__14 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__14_n_0 ,\infer_fifo.full_reg_i_4__14_n_0 ,\infer_fifo.full_reg_i_5__14_n_0 ,\infer_fifo.full_reg_i_6__14_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__14 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__30[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__30[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__30[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__14 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__30[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__14 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__30[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__14 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__30[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__30[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__14 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__30[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__14 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__30[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__14 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__30[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__14 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .D(p_0_in__30[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .D(p_0_in__30[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__30[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__14 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__14 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__14 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__14 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__14 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__14 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__14 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__14 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__14 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__14 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__14 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__14 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__14 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__14 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__14 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__14 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__14 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__14 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__14 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__14_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__31[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__31[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__31[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__14 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__31[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__14 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__31[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__14 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__31[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__31[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__14 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__31[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__14 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__31[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__14 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__31[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__14 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__14_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__31[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .D(p_0_in__31[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__14_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__31[9]),
        .Q(two_wr_addr1));
  LUT3 #(
    .INIT(8'h02)) 
    wbDataForOutput_i_1
       (.I0(demuxState_reg_0),
        .I1(empty_reg),
        .I2(reset_IBUF),
        .O(wbDataForOutput_reg));
  LUT3 #(
    .INIT(8'hEF)) 
    \wbOutputData[31]_i_1 
       (.I0(empty_reg),
        .I1(reset_IBUF),
        .I2(demuxState_reg_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_23
   (error_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    full0_in,
    \infer_fifo.full_reg_reg_0 ,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input full0_in;
  input \infer_fifo.full_reg_reg_0 ;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire error_reg;
  wire [31:0]fifo_out;
  wire full0_in;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ;
  wire \infer_fifo.empty_reg_i_10__13_n_0 ;
  wire \infer_fifo.empty_reg_i_11__13_n_0 ;
  wire \infer_fifo.empty_reg_i_4__13_n_0 ;
  wire \infer_fifo.empty_reg_i_5__13_n_0 ;
  wire \infer_fifo.empty_reg_i_6__13_n_0 ;
  wire \infer_fifo.empty_reg_i_7__13_n_0 ;
  wire \infer_fifo.empty_reg_i_8__13_n_0 ;
  wire \infer_fifo.empty_reg_i_9__13_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__13_n_0 ;
  wire \infer_fifo.full_reg_i_4__13_n_0 ;
  wire \infer_fifo.full_reg_i_5__13_n_0 ;
  wire \infer_fifo.full_reg_i_6__13_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.full_reg_reg_0 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__13_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__28;
  wire [9:0]p_0_in__29;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__13_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__13_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__13_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'hFE)) 
    error_i_1
       (.I0(full_reg),
        .I1(full0_in),
        .I2(\infer_fifo.full_reg_reg_0 ),
        .O(error_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(wbClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__5 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__13 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__13 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__13 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__13 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__13 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__13 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__13 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__13 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__13 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__13_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__13 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__13_n_0 ,\infer_fifo.empty_reg_i_5__13_n_0 ,\infer_fifo.empty_reg_i_6__13_n_0 ,\infer_fifo.empty_reg_i_7__13_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__13 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__13_n_0 ,\infer_fifo.empty_reg_i_9__13_n_0 ,\infer_fifo.empty_reg_i_10__13_n_0 ,\infer_fifo.empty_reg_i_11__13_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__13 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__13 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__13 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__13 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__13 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__13_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__13 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__13_n_0 ,\infer_fifo.full_reg_i_4__13_n_0 ,\infer_fifo.full_reg_i_5__13_n_0 ,\infer_fifo.full_reg_i_6__13_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__13 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__28[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__28[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__28[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__13 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__28[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__13 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__28[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__13 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__28[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__28[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__13 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__28[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__13 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__28[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__13 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__28[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__13 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .D(p_0_in__28[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .D(p_0_in__28[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__28[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__13 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__13 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__13 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__13 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__13 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__13 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__13 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__13 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__13 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__13 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__13 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__13 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__13 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__13 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__13 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__13 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__13 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__13 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__13 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__13_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__29[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__29[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__29[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__13 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__29[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__13 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__29[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__13 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__29[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__29[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__13 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__29[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__13 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__29[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__13 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__29[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__13 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__13_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__29[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .D(p_0_in__29[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__13_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__29[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_24
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    \wbOutputData_reg[31] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[0] ,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    din);
  output \wbOutputData_reg[31] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[0] ;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [2:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout1_in;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ;
  wire \infer_fifo.empty_reg_i_10__12_n_0 ;
  wire \infer_fifo.empty_reg_i_11__12_n_0 ;
  wire \infer_fifo.empty_reg_i_4__12_n_0 ;
  wire \infer_fifo.empty_reg_i_5__12_n_0 ;
  wire \infer_fifo.empty_reg_i_6__12_n_0 ;
  wire \infer_fifo.empty_reg_i_7__12_n_0 ;
  wire \infer_fifo.empty_reg_i_8__12_n_0 ;
  wire \infer_fifo.empty_reg_i_9__12_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__12_n_0 ;
  wire \infer_fifo.full_reg_i_4__12_n_0 ;
  wire \infer_fifo.full_reg_i_5__12_n_0 ;
  wire \infer_fifo.full_reg_i_6__12_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__12_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__26;
  wire [9:0]p_0_in__27;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__12_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(wbClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(dout1_in),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q[0]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__4 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__12 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__12 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__12 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q[0]),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__12 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__12 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__12 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__12 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__12 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__12 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__12_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__12 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__12_n_0 ,\infer_fifo.empty_reg_i_5__12_n_0 ,\infer_fifo.empty_reg_i_6__12_n_0 ,\infer_fifo.empty_reg_i_7__12_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__12 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__12_n_0 ,\infer_fifo.empty_reg_i_9__12_n_0 ,\infer_fifo.empty_reg_i_10__12_n_0 ,\infer_fifo.empty_reg_i_11__12_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__12 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__12 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__12 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__12 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__12 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__12_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__12 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__12_n_0 ,\infer_fifo.full_reg_i_4__12_n_0 ,\infer_fifo.full_reg_i_5__12_n_0 ,\infer_fifo.full_reg_i_6__12_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__12 
       (.I0(Q[0]),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__26[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__26[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__26[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__12 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__26[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__12 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__26[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__12 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__26[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__26[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__12 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__26[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__12 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__26[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__12 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__26[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__12 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .D(p_0_in__26[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .D(p_0_in__26[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__26[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__12 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__12 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__12 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__12 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__12 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__12 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__12 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__12 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__12 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__12 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__12 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__12 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__12 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__12 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__12 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__12 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__12 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__12 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__12 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__12_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__27[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__27[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__27[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__12 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__27[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__12 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__27[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__12 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__27[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__27[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__12 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__27[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__12 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__27[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__12 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__27[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__12 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__12_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__27[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .D(p_0_in__27[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__12_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__27[9]),
        .Q(two_wr_addr1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[0]_i_2 
       (.I0(dout1_in[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[0]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]),
        .O(\wbOutputData_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[10]_i_2 
       (.I0(dout1_in[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[10]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]),
        .O(\wbOutputData_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[11]_i_2 
       (.I0(dout1_in[11]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[11]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]),
        .O(\wbOutputData_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[12]_i_2 
       (.I0(dout1_in[12]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[12]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]),
        .O(\wbOutputData_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[13]_i_2 
       (.I0(dout1_in[13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[13]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]),
        .O(\wbOutputData_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[14]_i_2 
       (.I0(dout1_in[14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[14]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]),
        .O(\wbOutputData_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[15]_i_2 
       (.I0(dout1_in[15]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[15]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]),
        .O(\wbOutputData_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[16]_i_2 
       (.I0(dout1_in[16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[16]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [16]),
        .O(\wbOutputData_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[17]_i_2 
       (.I0(dout1_in[17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[17]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [17]),
        .O(\wbOutputData_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[18]_i_2 
       (.I0(dout1_in[18]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[18]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [18]),
        .O(\wbOutputData_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[19]_i_2 
       (.I0(dout1_in[19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[19]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [19]),
        .O(\wbOutputData_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[1]_i_2 
       (.I0(dout1_in[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[1]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]),
        .O(\wbOutputData_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[20]_i_2 
       (.I0(dout1_in[20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[20]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [20]),
        .O(\wbOutputData_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[21]_i_2 
       (.I0(dout1_in[21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[21]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [21]),
        .O(\wbOutputData_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[22]_i_2 
       (.I0(dout1_in[22]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[22]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [22]),
        .O(\wbOutputData_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[23]_i_2 
       (.I0(dout1_in[23]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[23]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [23]),
        .O(\wbOutputData_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[24]_i_2 
       (.I0(dout1_in[24]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[24]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [24]),
        .O(\wbOutputData_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[25]_i_2 
       (.I0(dout1_in[25]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[25]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [25]),
        .O(\wbOutputData_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[26]_i_2 
       (.I0(dout1_in[26]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[26]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [26]),
        .O(\wbOutputData_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[27]_i_2 
       (.I0(dout1_in[27]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[27]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [27]),
        .O(\wbOutputData_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[28]_i_2 
       (.I0(dout1_in[28]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[28]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [28]),
        .O(\wbOutputData_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[29]_i_2 
       (.I0(dout1_in[29]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[29]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [29]),
        .O(\wbOutputData_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[2]_i_2 
       (.I0(dout1_in[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[2]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]),
        .O(\wbOutputData_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[30]_i_2 
       (.I0(dout1_in[30]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[30]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [30]),
        .O(\wbOutputData_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[31]_i_6 
       (.I0(dout1_in[31]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[31]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [31]),
        .O(\wbOutputData_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[3]_i_2 
       (.I0(dout1_in[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[3]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]),
        .O(\wbOutputData_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[4]_i_2 
       (.I0(dout1_in[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[4]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]),
        .O(\wbOutputData_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[5]_i_2 
       (.I0(dout1_in[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[5]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]),
        .O(\wbOutputData_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[6]_i_2 
       (.I0(dout1_in[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[6]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]),
        .O(\wbOutputData_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[7]_i_2 
       (.I0(dout1_in[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[7]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]),
        .O(\wbOutputData_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[8]_i_2 
       (.I0(dout1_in[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[8]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]),
        .O(\wbOutputData_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[9]_i_2 
       (.I0(dout1_in[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[9]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]),
        .O(\wbOutputData_reg[9] ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_25
   (error_reg,
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    full1_in,
    full5_in,
    full6_in,
    full3_in,
    full4_in,
    din);
  output error_reg;
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input full1_in;
  input full5_in;
  input full6_in;
  input full3_in;
  input full4_in;
  input [31:0]din;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire error_reg;
  wire [31:0]fifo_out;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ;
  wire \infer_fifo.empty_reg_i_10__11_n_0 ;
  wire \infer_fifo.empty_reg_i_11__11_n_0 ;
  wire \infer_fifo.empty_reg_i_4__11_n_0 ;
  wire \infer_fifo.empty_reg_i_5__11_n_0 ;
  wire \infer_fifo.empty_reg_i_6__11_n_0 ;
  wire \infer_fifo.empty_reg_i_7__11_n_0 ;
  wire \infer_fifo.empty_reg_i_8__11_n_0 ;
  wire \infer_fifo.empty_reg_i_9__11_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__11_n_0 ;
  wire \infer_fifo.full_reg_i_4__11_n_0 ;
  wire \infer_fifo.full_reg_i_5__11_n_0 ;
  wire \infer_fifo.full_reg_i_6__11_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__11_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__24;
  wire [9:0]p_0_in__25;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__11_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_i_2
       (.I0(full_reg),
        .I1(full1_in),
        .I2(full5_in),
        .I3(full6_in),
        .I4(full3_in),
        .I5(full4_in),
        .O(error_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(wbClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__3 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__11 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__11 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__11 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__11 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__11 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__11 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__11 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__11 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__11 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__11_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__11 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__11_n_0 ,\infer_fifo.empty_reg_i_5__11_n_0 ,\infer_fifo.empty_reg_i_6__11_n_0 ,\infer_fifo.empty_reg_i_7__11_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__11 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__11_n_0 ,\infer_fifo.empty_reg_i_9__11_n_0 ,\infer_fifo.empty_reg_i_10__11_n_0 ,\infer_fifo.empty_reg_i_11__11_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__11 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__11 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__11 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__11 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__11 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__11_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__11 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__11_n_0 ,\infer_fifo.full_reg_i_4__11_n_0 ,\infer_fifo.full_reg_i_5__11_n_0 ,\infer_fifo.full_reg_i_6__11_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__11 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__24[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__24[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__24[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__11 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__24[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__11 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__24[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__11 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__24[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__24[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__11 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__24[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__11 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__24[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__11 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__24[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__11 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .D(p_0_in__24[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .D(p_0_in__24[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__24[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__11 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__11 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__11 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__11 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__11 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__11 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__11 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__11 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__11 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__11 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__11 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__11 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__11 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__11 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__11 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__11 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__11 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__11 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__11 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__11_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__25[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__25[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__25[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__11 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__25[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__11 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__25[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__11 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__25[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__25[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__11 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__25[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__11 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__25[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__11 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__25[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__11 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__11_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__25[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .D(p_0_in__25[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__11_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__25[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_26
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    fifo_out,
    wbClk_IBUF_BUFG,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    din);
  output [31:0]fifo_out;
  input wbClk_IBUF_BUFG;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ;
  wire \infer_fifo.empty_reg_i_10__10_n_0 ;
  wire \infer_fifo.empty_reg_i_11__10_n_0 ;
  wire \infer_fifo.empty_reg_i_4__10_n_0 ;
  wire \infer_fifo.empty_reg_i_5__10_n_0 ;
  wire \infer_fifo.empty_reg_i_6__10_n_0 ;
  wire \infer_fifo.empty_reg_i_7__10_n_0 ;
  wire \infer_fifo.empty_reg_i_8__10_n_0 ;
  wire \infer_fifo.empty_reg_i_9__10_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__10_n_0 ;
  wire \infer_fifo.full_reg_i_4__10_n_0 ;
  wire \infer_fifo.full_reg_i_5__10_n_0 ;
  wire \infer_fifo.full_reg_i_6__10_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__10_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__22;
  wire [9:0]p_0_in__23;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire wbClk_IBUF_BUFG;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__10_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(wbClk_IBUF_BUFG),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__2 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__10 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__10 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__10 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__10 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__10 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__10 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__10 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__10 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__10 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__10_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__10 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__10_n_0 ,\infer_fifo.empty_reg_i_5__10_n_0 ,\infer_fifo.empty_reg_i_6__10_n_0 ,\infer_fifo.empty_reg_i_7__10_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__10 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__10_n_0 ,\infer_fifo.empty_reg_i_9__10_n_0 ,\infer_fifo.empty_reg_i_10__10_n_0 ,\infer_fifo.empty_reg_i_11__10_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__10 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__10 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__10 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__10 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__10 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__10_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__10 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__10_n_0 ,\infer_fifo.full_reg_i_4__10_n_0 ,\infer_fifo.full_reg_i_5__10_n_0 ,\infer_fifo.full_reg_i_6__10_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__10 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__22[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__22[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__22[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__10 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__22[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__10 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__22[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__10 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__22[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__22[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__10 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__22[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__10 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__22[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__10 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__22[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__10 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .D(p_0_in__22[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .D(p_0_in__22[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__22[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__10 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__10 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__10 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__10 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__10 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__10 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__10 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__10 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__10 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__10 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__10 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__10 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__10 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__10 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__10 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__10 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__10 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__10 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__10 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__10_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__23[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__23[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__23[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__10 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__23[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__10 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__23[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__10 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__23[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__23[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__10 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__23[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__10 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__23[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__10 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__23[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__10 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__10_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__23[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .D(p_0_in__23[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__10_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__23[9]),
        .Q(two_wr_addr1));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_27
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    \wbOutputData_reg[31] ,
    \wbOutputData_reg[30] ,
    \wbOutputData_reg[29] ,
    \wbOutputData_reg[28] ,
    \wbOutputData_reg[27] ,
    \wbOutputData_reg[26] ,
    \wbOutputData_reg[25] ,
    \wbOutputData_reg[24] ,
    \wbOutputData_reg[23] ,
    \wbOutputData_reg[22] ,
    \wbOutputData_reg[21] ,
    \wbOutputData_reg[20] ,
    \wbOutputData_reg[19] ,
    \wbOutputData_reg[18] ,
    \wbOutputData_reg[17] ,
    \wbOutputData_reg[16] ,
    \wbOutputData_reg[15] ,
    \wbOutputData_reg[14] ,
    \wbOutputData_reg[13] ,
    \wbOutputData_reg[12] ,
    \wbOutputData_reg[11] ,
    \wbOutputData_reg[10] ,
    \wbOutputData_reg[9] ,
    \wbOutputData_reg[8] ,
    \wbOutputData_reg[7] ,
    \wbOutputData_reg[6] ,
    \wbOutputData_reg[5] ,
    \wbOutputData_reg[4] ,
    \wbOutputData_reg[3] ,
    \wbOutputData_reg[2] ,
    \wbOutputData_reg[1] ,
    \wbOutputData_reg[0] ,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    din);
  output \wbOutputData_reg[31] ;
  output \wbOutputData_reg[30] ;
  output \wbOutputData_reg[29] ;
  output \wbOutputData_reg[28] ;
  output \wbOutputData_reg[27] ;
  output \wbOutputData_reg[26] ;
  output \wbOutputData_reg[25] ;
  output \wbOutputData_reg[24] ;
  output \wbOutputData_reg[23] ;
  output \wbOutputData_reg[22] ;
  output \wbOutputData_reg[21] ;
  output \wbOutputData_reg[20] ;
  output \wbOutputData_reg[19] ;
  output \wbOutputData_reg[18] ;
  output \wbOutputData_reg[17] ;
  output \wbOutputData_reg[16] ;
  output \wbOutputData_reg[15] ;
  output \wbOutputData_reg[14] ;
  output \wbOutputData_reg[13] ;
  output \wbOutputData_reg[12] ;
  output \wbOutputData_reg[11] ;
  output \wbOutputData_reg[10] ;
  output \wbOutputData_reg[9] ;
  output \wbOutputData_reg[8] ;
  output \wbOutputData_reg[7] ;
  output \wbOutputData_reg[6] ;
  output \wbOutputData_reg[5] ;
  output \wbOutputData_reg[4] ;
  output \wbOutputData_reg[3] ;
  output \wbOutputData_reg[2] ;
  output \wbOutputData_reg[1] ;
  output \wbOutputData_reg[0] ;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [2:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [2:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout4_in;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ;
  wire \infer_fifo.empty_reg_i_10__9_n_0 ;
  wire \infer_fifo.empty_reg_i_11__9_n_0 ;
  wire \infer_fifo.empty_reg_i_4__9_n_0 ;
  wire \infer_fifo.empty_reg_i_5__9_n_0 ;
  wire \infer_fifo.empty_reg_i_6__9_n_0 ;
  wire \infer_fifo.empty_reg_i_7__9_n_0 ;
  wire \infer_fifo.empty_reg_i_8__9_n_0 ;
  wire \infer_fifo.empty_reg_i_9__9_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__9_n_0 ;
  wire \infer_fifo.full_reg_i_4__9_n_0 ;
  wire \infer_fifo.full_reg_i_5__9_n_0 ;
  wire \infer_fifo.full_reg_i_6__9_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__9_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__20;
  wire [9:0]p_0_in__21;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire rd_clk;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire \wbOutputData_reg[0] ;
  wire \wbOutputData_reg[10] ;
  wire \wbOutputData_reg[11] ;
  wire \wbOutputData_reg[12] ;
  wire \wbOutputData_reg[13] ;
  wire \wbOutputData_reg[14] ;
  wire \wbOutputData_reg[15] ;
  wire \wbOutputData_reg[16] ;
  wire \wbOutputData_reg[17] ;
  wire \wbOutputData_reg[18] ;
  wire \wbOutputData_reg[19] ;
  wire \wbOutputData_reg[1] ;
  wire \wbOutputData_reg[20] ;
  wire \wbOutputData_reg[21] ;
  wire \wbOutputData_reg[22] ;
  wire \wbOutputData_reg[23] ;
  wire \wbOutputData_reg[24] ;
  wire \wbOutputData_reg[25] ;
  wire \wbOutputData_reg[26] ;
  wire \wbOutputData_reg[27] ;
  wire \wbOutputData_reg[28] ;
  wire \wbOutputData_reg[29] ;
  wire \wbOutputData_reg[2] ;
  wire \wbOutputData_reg[30] ;
  wire \wbOutputData_reg[31] ;
  wire \wbOutputData_reg[3] ;
  wire \wbOutputData_reg[4] ;
  wire \wbOutputData_reg[5] ;
  wire \wbOutputData_reg[6] ;
  wire \wbOutputData_reg[7] ;
  wire \wbOutputData_reg[8] ;
  wire \wbOutputData_reg[9] ;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__9_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(rd_clk),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(dout4_in),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q[0]),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__1 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__9 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__9 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__9 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q[0]),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__9 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__9 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__9 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__9 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__9 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__9 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__9_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(rd_clk),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__9 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__9_n_0 ,\infer_fifo.empty_reg_i_5__9_n_0 ,\infer_fifo.empty_reg_i_6__9_n_0 ,\infer_fifo.empty_reg_i_7__9_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__9 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__9_n_0 ,\infer_fifo.empty_reg_i_9__9_n_0 ,\infer_fifo.empty_reg_i_10__9_n_0 ,\infer_fifo.empty_reg_i_11__9_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__9 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__9 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__9 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__9 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__9 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__9_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__9 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__9_n_0 ,\infer_fifo.full_reg_i_4__9_n_0 ,\infer_fifo.full_reg_i_5__9_n_0 ,\infer_fifo.full_reg_i_6__9_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__9 
       (.I0(Q[0]),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__20[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__20[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__20[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__9 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__20[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__9 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__20[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__9 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__20[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__20[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__9 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__20[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__9 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__20[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__9 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__20[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__9 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .D(p_0_in__20[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .D(p_0_in__20[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__20[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__9 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__9 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__9 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__9 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__9 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__9 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__9 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__9 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__9 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__9 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__9 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__9 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__9 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__9 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__9 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__9 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__9 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__9 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__9 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__21[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__21[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__21[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__9 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__21[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__9 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__21[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__9 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__21[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__21[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__9 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__21[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__9 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__21[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__9 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__21[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__9 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__21[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .D(p_0_in__21[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__9_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__21[9]),
        .Q(two_wr_addr1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[0]_i_3 
       (.I0(dout4_in[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[0]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]),
        .O(\wbOutputData_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[10]_i_3 
       (.I0(dout4_in[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[10]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]),
        .O(\wbOutputData_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[11]_i_3 
       (.I0(dout4_in[11]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[11]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]),
        .O(\wbOutputData_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[12]_i_3 
       (.I0(dout4_in[12]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[12]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]),
        .O(\wbOutputData_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[13]_i_3 
       (.I0(dout4_in[13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[13]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]),
        .O(\wbOutputData_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[14]_i_3 
       (.I0(dout4_in[14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[14]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]),
        .O(\wbOutputData_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[15]_i_3 
       (.I0(dout4_in[15]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[15]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]),
        .O(\wbOutputData_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[16]_i_3 
       (.I0(dout4_in[16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[16]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [16]),
        .O(\wbOutputData_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[17]_i_3 
       (.I0(dout4_in[17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[17]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [17]),
        .O(\wbOutputData_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[18]_i_3 
       (.I0(dout4_in[18]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[18]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [18]),
        .O(\wbOutputData_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[19]_i_3 
       (.I0(dout4_in[19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[19]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [19]),
        .O(\wbOutputData_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[1]_i_3 
       (.I0(dout4_in[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[1]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]),
        .O(\wbOutputData_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[20]_i_3 
       (.I0(dout4_in[20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[20]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [20]),
        .O(\wbOutputData_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[21]_i_3 
       (.I0(dout4_in[21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[21]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [21]),
        .O(\wbOutputData_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[22]_i_3 
       (.I0(dout4_in[22]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[22]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [22]),
        .O(\wbOutputData_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[23]_i_3 
       (.I0(dout4_in[23]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[23]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [23]),
        .O(\wbOutputData_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[24]_i_3 
       (.I0(dout4_in[24]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[24]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [24]),
        .O(\wbOutputData_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[25]_i_3 
       (.I0(dout4_in[25]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[25]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [25]),
        .O(\wbOutputData_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[26]_i_3 
       (.I0(dout4_in[26]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[26]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [26]),
        .O(\wbOutputData_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[27]_i_3 
       (.I0(dout4_in[27]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[27]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [27]),
        .O(\wbOutputData_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[28]_i_3 
       (.I0(dout4_in[28]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[28]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [28]),
        .O(\wbOutputData_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[29]_i_3 
       (.I0(dout4_in[29]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[29]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [29]),
        .O(\wbOutputData_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[2]_i_3 
       (.I0(dout4_in[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[2]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]),
        .O(\wbOutputData_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[30]_i_3 
       (.I0(dout4_in[30]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[30]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [30]),
        .O(\wbOutputData_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[31]_i_7 
       (.I0(dout4_in[31]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[31]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [31]),
        .O(\wbOutputData_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[3]_i_3 
       (.I0(dout4_in[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[3]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]),
        .O(\wbOutputData_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[4]_i_3 
       (.I0(dout4_in[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[4]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]),
        .O(\wbOutputData_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[5]_i_3 
       (.I0(dout4_in[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[5]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]),
        .O(\wbOutputData_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[6]_i_3 
       (.I0(dout4_in[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[6]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]),
        .O(\wbOutputData_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[7]_i_3 
       (.I0(dout4_in[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[7]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]),
        .O(\wbOutputData_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[8]_i_3 
       (.I0(dout4_in[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[8]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]),
        .O(\wbOutputData_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wbOutputData[9]_i_3 
       (.I0(dout4_in[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(fifo_out[9]),
        .I4(Q[1]),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]),
        .O(\wbOutputData_reg[9] ));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_28
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    D,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    Q,
    \validForEgressFifo_reg[9] ,
    \fifoSelect_reg[0] ,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_6 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_7 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_8 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_9 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_10 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_11 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_12 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_13 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_14 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_15 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_16 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_17 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_18 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_19 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_20 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_21 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_22 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_23 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_24 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_25 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_26 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_27 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_28 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_29 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_30 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_31 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_32 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_33 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_34 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_35 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_36 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_37 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_38 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_39 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_40 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_41 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_42 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_43 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_44 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_45 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_46 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_47 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_48 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_49 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_50 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_51 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_52 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_53 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_54 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_55 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_56 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_57 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_58 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_59 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_60 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_61 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_62 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_63 ,
    din);
  output [31:0]D;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input [0:0]Q;
  input [0:0]\validForEgressFifo_reg[9] ;
  input \fifoSelect_reg[0] ;
  input [31:0]fifo_out;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_35 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_36 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_37 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_38 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_39 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_40 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_41 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_42 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_43 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_44 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_45 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_46 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_47 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_48 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_49 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_50 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_51 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_52 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_53 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_54 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_55 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_56 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_57 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_58 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_59 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_60 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_61 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_62 ;
  input \infer_fifo.block_ram_performance.fifo_ram_reg_63 ;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire GND_2;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout5_in;
  wire empty_reg;
  wire \fifoSelect_reg[0] ;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_10 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_11 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_12 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_13 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_14 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_15 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_16 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_17 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_18 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_19 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_20 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_21 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_22 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_23 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_24 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_25 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_26 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_27 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_28 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_29 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_30 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_31 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_32 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_33 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_34 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_35 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_36 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_37 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_38 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_39 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_40 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_41 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_42 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_43 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_44 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_45 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_46 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_47 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_48 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_49 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_50 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_51 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_52 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_53 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_54 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_55 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_56 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_57 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_58 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_59 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_6 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_60 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_61 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_62 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_63 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_7 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_8 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_9 ;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ;
  wire \infer_fifo.empty_reg_i_10__8_n_0 ;
  wire \infer_fifo.empty_reg_i_11__8_n_0 ;
  wire \infer_fifo.empty_reg_i_4__8_n_0 ;
  wire \infer_fifo.empty_reg_i_5__8_n_0 ;
  wire \infer_fifo.empty_reg_i_6__8_n_0 ;
  wire \infer_fifo.empty_reg_i_7__8_n_0 ;
  wire \infer_fifo.empty_reg_i_8__8_n_0 ;
  wire \infer_fifo.empty_reg_i_9__8_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__8_n_0 ;
  wire \infer_fifo.full_reg_i_4__8_n_0 ;
  wire \infer_fifo.full_reg_i_5__8_n_0 ;
  wire \infer_fifo.full_reg_i_6__8_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__8_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__18;
  wire [9:0]p_0_in__19;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire rd_clk;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [0:0]\validForEgressFifo_reg[9] ;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__8_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(rd_clk),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(dout5_in),
        .ENARDEN(\validForEgressFifo_reg[9] ),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(Q),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__0 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__8 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__8 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__8 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__8 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__8 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__8 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__8 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__8 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__8 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__8_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(rd_clk),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__8 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__8_n_0 ,\infer_fifo.empty_reg_i_5__8_n_0 ,\infer_fifo.empty_reg_i_6__8_n_0 ,\infer_fifo.empty_reg_i_7__8_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__8 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__8_n_0 ,\infer_fifo.empty_reg_i_9__8_n_0 ,\infer_fifo.empty_reg_i_10__8_n_0 ,\infer_fifo.empty_reg_i_11__8_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__8 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\validForEgressFifo_reg[9] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__8 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__8 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__8 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__8 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__8_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__8 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__8_n_0 ,\infer_fifo.full_reg_i_4__8_n_0 ,\infer_fifo.full_reg_i_5__8_n_0 ,\infer_fifo.full_reg_i_6__8_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__8 
       (.I0(Q),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__18[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__18[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__18[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__8 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__18[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__8 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__18[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__8 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__18[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__18[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__8 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__18[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__8 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__18[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__8 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__18[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__8 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .D(p_0_in__18[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .D(p_0_in__18[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__18[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__8 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__8 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__8 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__8 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__8 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__8 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__8 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__8 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__8 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__8 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__8 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__8 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__8 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__8 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__8 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__8 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__8 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__8 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__8 
       (.I0(\validForEgressFifo_reg[9] ),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__19[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__19[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__19[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__8 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__19[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__8 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__19[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__8 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__19[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__19[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__8 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__19[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__8 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__19[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__8 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__19[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__8 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__19[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .D(p_0_in__19[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__8_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__19[9]),
        .Q(two_wr_addr1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[0]_i_1 
       (.I0(Q),
        .I1(dout5_in[0]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[0]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_62 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_63 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[10]_i_1 
       (.I0(Q),
        .I1(dout5_in[10]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[10]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_42 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_43 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[11]_i_1 
       (.I0(Q),
        .I1(dout5_in[11]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[11]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_40 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_41 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[12]_i_1 
       (.I0(Q),
        .I1(dout5_in[12]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[12]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_38 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_39 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[13]_i_1 
       (.I0(Q),
        .I1(dout5_in[13]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[13]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_36 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_37 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[14]_i_1 
       (.I0(Q),
        .I1(dout5_in[14]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[14]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_34 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_35 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[15]_i_1 
       (.I0(Q),
        .I1(dout5_in[15]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[15]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_32 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_33 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[16]_i_1 
       (.I0(Q),
        .I1(dout5_in[16]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[16]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_30 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_31 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[17]_i_1 
       (.I0(Q),
        .I1(dout5_in[17]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[17]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_28 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_29 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[18]_i_1 
       (.I0(Q),
        .I1(dout5_in[18]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[18]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_26 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_27 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[19]_i_1 
       (.I0(Q),
        .I1(dout5_in[19]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[19]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_24 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_25 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[1]_i_1 
       (.I0(Q),
        .I1(dout5_in[1]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[1]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_60 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_61 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[20]_i_1 
       (.I0(Q),
        .I1(dout5_in[20]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[20]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_22 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_23 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[21]_i_1 
       (.I0(Q),
        .I1(dout5_in[21]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[21]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_20 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_21 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[22]_i_1 
       (.I0(Q),
        .I1(dout5_in[22]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[22]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_18 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_19 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[23]_i_1 
       (.I0(Q),
        .I1(dout5_in[23]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[23]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_16 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_17 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[24]_i_1 
       (.I0(Q),
        .I1(dout5_in[24]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[24]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_14 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_15 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[25]_i_1 
       (.I0(Q),
        .I1(dout5_in[25]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[25]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_12 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_13 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[26]_i_1 
       (.I0(Q),
        .I1(dout5_in[26]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[26]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_10 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_11 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[27]_i_1 
       (.I0(Q),
        .I1(dout5_in[27]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[27]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_8 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_9 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[28]_i_1 
       (.I0(Q),
        .I1(dout5_in[28]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[28]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_6 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_7 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[29]_i_1 
       (.I0(Q),
        .I1(dout5_in[29]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[29]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[2]_i_1 
       (.I0(Q),
        .I1(dout5_in[2]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[2]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_58 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_59 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[30]_i_1 
       (.I0(Q),
        .I1(dout5_in[30]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[30]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_2 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_3 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[31]_i_3 
       (.I0(Q),
        .I1(dout5_in[31]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[31]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[3]_i_1 
       (.I0(Q),
        .I1(dout5_in[3]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[3]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_56 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_57 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[4]_i_1 
       (.I0(Q),
        .I1(dout5_in[4]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[4]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_54 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_55 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[5]_i_1 
       (.I0(Q),
        .I1(dout5_in[5]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[5]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_52 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_53 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[6]_i_1 
       (.I0(Q),
        .I1(dout5_in[6]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[6]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_50 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_51 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[7]_i_1 
       (.I0(Q),
        .I1(dout5_in[7]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[7]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_48 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_49 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[8]_i_1 
       (.I0(Q),
        .I1(dout5_in[8]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[8]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_46 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_47 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wbOutputData[9]_i_1 
       (.I0(Q),
        .I1(dout5_in[9]),
        .I2(\fifoSelect_reg[0] ),
        .I3(fifo_out[9]),
        .I4(\infer_fifo.block_ram_performance.fifo_ram_reg_44 ),
        .I5(\infer_fifo.block_ram_performance.fifo_ram_reg_45 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module async_fifo_29
   (.\infer_fifo.wr_addr_reg[0]_0 (full_reg),
    fifo_out,
    rd_clk,
    reset_IBUF,
    bftClk_IBUF_BUFG,
    \fifoSelect_reg[0] ,
    Q,
    din);
  output [31:0]fifo_out;
  input rd_clk;
  input reset_IBUF;
  input bftClk_IBUF_BUFG;
  input \fifoSelect_reg[0] ;
  input [0:0]Q;
  input [31:0]din;
  output full_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [0:0]Q;
  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire \fifoSelect_reg[0] ;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ;
  wire \infer_fifo.empty_reg_i_10__7_n_0 ;
  wire \infer_fifo.empty_reg_i_11__7_n_0 ;
  wire \infer_fifo.empty_reg_i_4__7_n_0 ;
  wire \infer_fifo.empty_reg_i_5__7_n_0 ;
  wire \infer_fifo.empty_reg_i_6__7_n_0 ;
  wire \infer_fifo.empty_reg_i_7__7_n_0 ;
  wire \infer_fifo.empty_reg_i_8__7_n_0 ;
  wire \infer_fifo.empty_reg_i_9__7_n_0 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_i_3__7_n_0 ;
  wire \infer_fifo.full_reg_i_4__7_n_0 ;
  wire \infer_fifo.full_reg_i_5__7_n_0 ;
  wire \infer_fifo.full_reg_i_6__7_n_0 ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ;
  wire \infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ;
  wire \infer_fifo.rd_addr_tmp_reg_n_0_[0] ;
  wire \infer_fifo.wr_addr[9]_i_1__7_n_0 ;
  wire \infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ;
  wire \infer_fifo.wr_addr_tmp_reg_n_0_[0] ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__16;
  wire [9:0]p_0_in__17;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire rd_clk;
  wire reset_IBUF;
  wire [9:0]two_rd_addr;
  wire [8:0]two_rd_addr0;
  wire [8:8]two_rd_addr1;
  wire [7:0]two_rd_addr1__0;
  wire [9:0]two_wr_addr;
  wire [8:0]two_wr_addr0;
  wire [8:8]two_wr_addr1;
  wire [7:0]two_wr_addr1__0;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__7_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({\<const1> ,wr_addr,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,rd_addr_0,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(bftClk_IBUF_BUFG),
        .CLKBWRCLK(rd_clk),
        .DIADI(din),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(fifo_out),
        .ENARDEN(Q),
        .ENBWREN(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(reset_IBUF),
        .RSTREGARSTREG(GND_2),
        .RSTREGB(GND_2),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT3 #(
    .INIT(8'hBA)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_1 
       (.I0(reset_IBUF),
        .I1(empty_reg),
        .I2(\fifoSelect_reg[0] ),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_34 
       (.I0(full_reg),
        .O(do_write0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_10__7 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.empty_reg_i_10__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_11__7 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.empty_reg_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.empty_reg_i_1__7 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(\fifoSelect_reg[0] ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_4__7 
       (.I0(wr_addr[9]),
        .I1(next_rd_addr[9]),
        .O(\infer_fifo.empty_reg_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_5__7 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\infer_fifo.empty_reg_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_6__7 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\infer_fifo.empty_reg_i_6__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_7__7 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\infer_fifo.empty_reg_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.empty_reg_i_8__7 
       (.I0(rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\infer_fifo.empty_reg_i_8__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.empty_reg_i_9__7 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.empty_reg_i_9__7_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.empty_reg_reg 
       (.C(rd_clk),
        .CE(\<const1> ),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset_IBUF),
        .Q(empty_reg));
  CARRY4 \infer_fifo.empty_reg_reg_i_2__7 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg20_out ,\NLW_infer_fifo.empty_reg_reg_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_4__7_n_0 ,\infer_fifo.empty_reg_i_5__7_n_0 ,\infer_fifo.empty_reg_i_6__7_n_0 ,\infer_fifo.empty_reg_i_7__7_n_0 }));
  CARRY4 \infer_fifo.empty_reg_reg_i_3__7 
       (.CI(\<const0> ),
        .CO({\infer_fifo.empty_reg_reg2 ,\NLW_infer_fifo.empty_reg_reg_i_3__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.empty_reg_i_8__7_n_0 ,\infer_fifo.empty_reg_i_9__7_n_0 ,\infer_fifo.empty_reg_i_10__7_n_0 ,\infer_fifo.empty_reg_i_11__7_n_0 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \infer_fifo.full_reg_i_1__7 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \infer_fifo.full_reg_i_3__7 
       (.I0(rd_addr[9]),
        .I1(next_wr_addr[9]),
        .O(\infer_fifo.full_reg_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_4__7 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\infer_fifo.full_reg_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_5__7 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\infer_fifo.full_reg_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \infer_fifo.full_reg_i_6__7 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\infer_fifo.full_reg_i_6__7_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.full_reg_reg 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
  CARRY4 \infer_fifo.full_reg_reg_i_2__7 
       (.CI(\<const0> ),
        .CO({\infer_fifo.full_reg_reg2 ,\NLW_infer_fifo.full_reg_reg_i_2__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\infer_fifo.full_reg_i_3__7_n_0 ,\infer_fifo.full_reg_i_4__7_n_0 ,\infer_fifo.full_reg_i_5__7_n_0 ,\infer_fifo.full_reg_i_6__7_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .D(two_rd_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr[0]),
        .PRE(reset_IBUF),
        .Q(next_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_reg_rep[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.rd_addr_rep[9]_i_1__7 
       (.I0(\fifoSelect_reg[0] ),
        .I1(empty_reg),
        .O(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.rd_addr_tmp[0]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__16[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[1]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .O(p_0_in__16[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[2]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I1(two_rd_addr1__0[0]),
        .I2(two_rd_addr1__0[1]),
        .O(p_0_in__16[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[3]_i_1__7 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[1]),
        .I3(two_rd_addr1__0[2]),
        .O(p_0_in__16[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[4]_i_1__7 
       (.I0(two_rd_addr1__0[1]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I2(two_rd_addr1__0[0]),
        .I3(two_rd_addr1__0[2]),
        .I4(two_rd_addr1__0[3]),
        .O(p_0_in__16[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.rd_addr_tmp[5]_i_1__7 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[0]),
        .I2(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I3(two_rd_addr1__0[1]),
        .I4(two_rd_addr1__0[3]),
        .I5(two_rd_addr1__0[4]),
        .O(p_0_in__16[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.rd_addr_tmp[6]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .O(p_0_in__16[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.rd_addr_tmp[7]_i_1__7 
       (.I0(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I1(two_rd_addr1__0[5]),
        .I2(two_rd_addr1__0[6]),
        .O(p_0_in__16[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.rd_addr_tmp[8]_i_1__7 
       (.I0(two_rd_addr1__0[5]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I2(two_rd_addr1__0[6]),
        .I3(two_rd_addr1__0[7]),
        .O(p_0_in__16[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.rd_addr_tmp[9]_i_1__7 
       (.I0(two_rd_addr1__0[6]),
        .I1(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ),
        .I2(two_rd_addr1__0[5]),
        .I3(two_rd_addr1__0[7]),
        .I4(two_rd_addr1),
        .O(p_0_in__16[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.rd_addr_tmp[9]_i_2__7 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[2]),
        .I2(two_rd_addr1__0[0]),
        .I3(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .I4(two_rd_addr1__0[1]),
        .I5(two_rd_addr1__0[3]),
        .O(\infer_fifo.rd_addr_tmp[9]_i_2__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .D(p_0_in__16[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .D(p_0_in__16[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[2]),
        .Q(two_rd_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[3]),
        .Q(two_rd_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[4]),
        .Q(two_rd_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[5]),
        .Q(two_rd_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[6]),
        .Q(two_rd_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[7]),
        .Q(two_rd_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[8]),
        .Q(two_rd_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__16[9]),
        .Q(two_rd_addr1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[0]_i_1__7 
       (.I0(two_rd_addr1__0[0]),
        .I1(\infer_fifo.rd_addr_tmp_reg_n_0_[0] ),
        .O(two_rd_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[1]_i_1__7 
       (.I0(two_rd_addr1__0[1]),
        .I1(two_rd_addr1__0[0]),
        .O(two_rd_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[2]_i_1__7 
       (.I0(two_rd_addr1__0[2]),
        .I1(two_rd_addr1__0[1]),
        .O(two_rd_addr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[3]_i_1__7 
       (.I0(two_rd_addr1__0[3]),
        .I1(two_rd_addr1__0[2]),
        .O(two_rd_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[4]_i_1__7 
       (.I0(two_rd_addr1__0[4]),
        .I1(two_rd_addr1__0[3]),
        .O(two_rd_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[5]_i_1__7 
       (.I0(two_rd_addr1__0[5]),
        .I1(two_rd_addr1__0[4]),
        .O(two_rd_addr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[6]_i_1__7 
       (.I0(two_rd_addr1__0[6]),
        .I1(two_rd_addr1__0[5]),
        .O(two_rd_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[7]_i_1__7 
       (.I0(two_rd_addr1__0[7]),
        .I1(two_rd_addr1__0[6]),
        .O(two_rd_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_rd_addr[8]_i_1__7 
       (.I0(two_rd_addr1),
        .I1(two_rd_addr1__0[7]),
        .O(two_rd_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[5] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[6] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[7] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[8] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_rd_addr_reg[9] 
       (.C(rd_clk),
        .CE(\infer_fifo.rd_addr_rep[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_rd_addr1),
        .Q(two_rd_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[0]_i_1__7 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(two_wr_addr0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[1]_i_1__7 
       (.I0(two_wr_addr1__0[1]),
        .I1(two_wr_addr1__0[0]),
        .O(two_wr_addr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[2]_i_1__7 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[1]),
        .O(two_wr_addr0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[3]_i_1__7 
       (.I0(two_wr_addr1__0[3]),
        .I1(two_wr_addr1__0[2]),
        .O(two_wr_addr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[4]_i_1__7 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[3]),
        .O(two_wr_addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[5]_i_1__7 
       (.I0(two_wr_addr1__0[5]),
        .I1(two_wr_addr1__0[4]),
        .O(two_wr_addr0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[6]_i_1__7 
       (.I0(two_wr_addr1__0[6]),
        .I1(two_wr_addr1__0[5]),
        .O(two_wr_addr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[7]_i_1__7 
       (.I0(two_wr_addr1__0[7]),
        .I1(two_wr_addr1__0[6]),
        .O(two_wr_addr0[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.two_wr_addr[8]_i_1__7 
       (.I0(two_wr_addr1),
        .I1(two_wr_addr1__0[7]),
        .O(two_wr_addr0[8]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[0]));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(two_wr_addr1),
        .Q(two_wr_addr[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \infer_fifo.wr_addr[9]_i_1__7 
       (.I0(Q),
        .I1(full_reg),
        .O(\infer_fifo.wr_addr[9]_i_1__7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \infer_fifo.wr_addr_tmp[0]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .O(p_0_in__17[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[1]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .O(p_0_in__17[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[2]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I1(two_wr_addr1__0[0]),
        .I2(two_wr_addr1__0[1]),
        .O(p_0_in__17[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[3]_i_1__7 
       (.I0(two_wr_addr1__0[0]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[1]),
        .I3(two_wr_addr1__0[2]),
        .O(p_0_in__17[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[4]_i_1__7 
       (.I0(two_wr_addr1__0[1]),
        .I1(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I2(two_wr_addr1__0[0]),
        .I3(two_wr_addr1__0[2]),
        .I4(two_wr_addr1__0[3]),
        .O(p_0_in__17[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \infer_fifo.wr_addr_tmp[5]_i_1__7 
       (.I0(two_wr_addr1__0[2]),
        .I1(two_wr_addr1__0[0]),
        .I2(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I3(two_wr_addr1__0[1]),
        .I4(two_wr_addr1__0[3]),
        .I5(two_wr_addr1__0[4]),
        .O(p_0_in__17[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.wr_addr_tmp[6]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .O(p_0_in__17[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \infer_fifo.wr_addr_tmp[7]_i_1__7 
       (.I0(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I1(two_wr_addr1__0[5]),
        .I2(two_wr_addr1__0[6]),
        .O(p_0_in__17[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \infer_fifo.wr_addr_tmp[8]_i_1__7 
       (.I0(two_wr_addr1__0[5]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I2(two_wr_addr1__0[6]),
        .I3(two_wr_addr1__0[7]),
        .O(p_0_in__17[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \infer_fifo.wr_addr_tmp[9]_i_1__7 
       (.I0(two_wr_addr1__0[6]),
        .I1(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ),
        .I2(two_wr_addr1__0[5]),
        .I3(two_wr_addr1__0[7]),
        .I4(two_wr_addr1),
        .O(p_0_in__17[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \infer_fifo.wr_addr_tmp[9]_i_2__7 
       (.I0(two_wr_addr1__0[4]),
        .I1(two_wr_addr1__0[2]),
        .I2(two_wr_addr1__0[0]),
        .I3(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ),
        .I4(two_wr_addr1__0[1]),
        .I5(two_wr_addr1__0[3]),
        .O(\infer_fifo.wr_addr_tmp[9]_i_2__7_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__17[0]),
        .PRE(reset_IBUF),
        .Q(\infer_fifo.wr_addr_tmp_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .D(p_0_in__17[1]),
        .PRE(reset_IBUF),
        .Q(two_wr_addr1__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[2]),
        .Q(two_wr_addr1__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[3]),
        .Q(two_wr_addr1__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[4]),
        .Q(two_wr_addr1__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[5]),
        .Q(two_wr_addr1__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[6]),
        .Q(two_wr_addr1__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[7]),
        .Q(two_wr_addr1__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[8]),
        .Q(two_wr_addr1__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\infer_fifo.wr_addr[9]_i_1__7_n_0 ),
        .CLR(reset_IBUF),
        .D(p_0_in__17[9]),
        .Q(two_wr_addr1));
endmodule

(* ECO_CHECKSUM = "d22ec03d" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "32" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) (* fsm_encoding = "one-hot" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module bft
   (wbClk,
    bftClk,
    reset,
    wbDataForInput,
    wbWriteOut,
    wbDataForOutput,
    wbInputData,
    wbOutputData,
    error);
  input wbClk;
  input bftClk;
  input reset;
  input wbDataForInput;
  input wbWriteOut;
  output wbDataForOutput;
  input [31:0]wbInputData;
  output [31:0]wbOutputData;
  output error;

  wire \<const0> ;
  wire \<const1> ;
  wire bftClk;
  wire bftClk_IBUF;
  wire bftClk_IBUF_BUFG;
  wire demuxState_reg_n_0;
  wire [31:0]dout;
  wire [31:0]dout0_in;
  wire [31:0]dout2_in;
  wire [31:0]dout3_in;
  wire [31:0]dout6_in;
  wire \egressLoop[1].egressFifo_n_1 ;
  wire \egressLoop[1].egressFifo_n_10 ;
  wire \egressLoop[1].egressFifo_n_11 ;
  wire \egressLoop[1].egressFifo_n_12 ;
  wire \egressLoop[1].egressFifo_n_13 ;
  wire \egressLoop[1].egressFifo_n_14 ;
  wire \egressLoop[1].egressFifo_n_15 ;
  wire \egressLoop[1].egressFifo_n_16 ;
  wire \egressLoop[1].egressFifo_n_17 ;
  wire \egressLoop[1].egressFifo_n_18 ;
  wire \egressLoop[1].egressFifo_n_19 ;
  wire \egressLoop[1].egressFifo_n_2 ;
  wire \egressLoop[1].egressFifo_n_20 ;
  wire \egressLoop[1].egressFifo_n_21 ;
  wire \egressLoop[1].egressFifo_n_22 ;
  wire \egressLoop[1].egressFifo_n_23 ;
  wire \egressLoop[1].egressFifo_n_24 ;
  wire \egressLoop[1].egressFifo_n_25 ;
  wire \egressLoop[1].egressFifo_n_26 ;
  wire \egressLoop[1].egressFifo_n_27 ;
  wire \egressLoop[1].egressFifo_n_28 ;
  wire \egressLoop[1].egressFifo_n_29 ;
  wire \egressLoop[1].egressFifo_n_3 ;
  wire \egressLoop[1].egressFifo_n_30 ;
  wire \egressLoop[1].egressFifo_n_31 ;
  wire \egressLoop[1].egressFifo_n_32 ;
  wire \egressLoop[1].egressFifo_n_4 ;
  wire \egressLoop[1].egressFifo_n_5 ;
  wire \egressLoop[1].egressFifo_n_6 ;
  wire \egressLoop[1].egressFifo_n_7 ;
  wire \egressLoop[1].egressFifo_n_8 ;
  wire \egressLoop[1].egressFifo_n_9 ;
  wire \egressLoop[2].egressFifo_n_1 ;
  wire \egressLoop[2].egressFifo_n_10 ;
  wire \egressLoop[2].egressFifo_n_11 ;
  wire \egressLoop[2].egressFifo_n_12 ;
  wire \egressLoop[2].egressFifo_n_13 ;
  wire \egressLoop[2].egressFifo_n_14 ;
  wire \egressLoop[2].egressFifo_n_15 ;
  wire \egressLoop[2].egressFifo_n_16 ;
  wire \egressLoop[2].egressFifo_n_17 ;
  wire \egressLoop[2].egressFifo_n_18 ;
  wire \egressLoop[2].egressFifo_n_19 ;
  wire \egressLoop[2].egressFifo_n_2 ;
  wire \egressLoop[2].egressFifo_n_20 ;
  wire \egressLoop[2].egressFifo_n_21 ;
  wire \egressLoop[2].egressFifo_n_22 ;
  wire \egressLoop[2].egressFifo_n_23 ;
  wire \egressLoop[2].egressFifo_n_24 ;
  wire \egressLoop[2].egressFifo_n_25 ;
  wire \egressLoop[2].egressFifo_n_26 ;
  wire \egressLoop[2].egressFifo_n_27 ;
  wire \egressLoop[2].egressFifo_n_28 ;
  wire \egressLoop[2].egressFifo_n_29 ;
  wire \egressLoop[2].egressFifo_n_3 ;
  wire \egressLoop[2].egressFifo_n_30 ;
  wire \egressLoop[2].egressFifo_n_31 ;
  wire \egressLoop[2].egressFifo_n_32 ;
  wire \egressLoop[2].egressFifo_n_4 ;
  wire \egressLoop[2].egressFifo_n_5 ;
  wire \egressLoop[2].egressFifo_n_6 ;
  wire \egressLoop[2].egressFifo_n_7 ;
  wire \egressLoop[2].egressFifo_n_8 ;
  wire \egressLoop[2].egressFifo_n_9 ;
  wire \egressLoop[4].egressFifo_n_0 ;
  wire \egressLoop[5].egressFifo_n_1 ;
  wire \egressLoop[5].egressFifo_n_10 ;
  wire \egressLoop[5].egressFifo_n_11 ;
  wire \egressLoop[5].egressFifo_n_12 ;
  wire \egressLoop[5].egressFifo_n_13 ;
  wire \egressLoop[5].egressFifo_n_14 ;
  wire \egressLoop[5].egressFifo_n_15 ;
  wire \egressLoop[5].egressFifo_n_16 ;
  wire \egressLoop[5].egressFifo_n_17 ;
  wire \egressLoop[5].egressFifo_n_18 ;
  wire \egressLoop[5].egressFifo_n_19 ;
  wire \egressLoop[5].egressFifo_n_2 ;
  wire \egressLoop[5].egressFifo_n_20 ;
  wire \egressLoop[5].egressFifo_n_21 ;
  wire \egressLoop[5].egressFifo_n_22 ;
  wire \egressLoop[5].egressFifo_n_23 ;
  wire \egressLoop[5].egressFifo_n_24 ;
  wire \egressLoop[5].egressFifo_n_25 ;
  wire \egressLoop[5].egressFifo_n_26 ;
  wire \egressLoop[5].egressFifo_n_27 ;
  wire \egressLoop[5].egressFifo_n_28 ;
  wire \egressLoop[5].egressFifo_n_29 ;
  wire \egressLoop[5].egressFifo_n_3 ;
  wire \egressLoop[5].egressFifo_n_30 ;
  wire \egressLoop[5].egressFifo_n_31 ;
  wire \egressLoop[5].egressFifo_n_32 ;
  wire \egressLoop[5].egressFifo_n_4 ;
  wire \egressLoop[5].egressFifo_n_5 ;
  wire \egressLoop[5].egressFifo_n_6 ;
  wire \egressLoop[5].egressFifo_n_7 ;
  wire \egressLoop[5].egressFifo_n_8 ;
  wire \egressLoop[5].egressFifo_n_9 ;
  wire \egressLoop[6].egressFifo_n_0 ;
  wire \egressLoop[7].egressFifo_n_1 ;
  wire \egressLoop[7].egressFifo_n_2 ;
  wire \egressLoop[7].egressFifo_n_3 ;
  wire error;
  wire error_OBUF;
  wire \fifoSelect[0]_i_1_n_0 ;
  wire \fifoSelect[7]_i_1_n_0 ;
  wire \fifoSelect_reg_n_0_[0] ;
  wire \fifoSelect_reg_n_0_[1] ;
  wire \fifoSelect_reg_n_0_[2] ;
  wire \fifoSelect_reg_n_0_[3] ;
  wire \fifoSelect_reg_n_0_[4] ;
  wire \fifoSelect_reg_n_0_[5] ;
  wire \fifoSelect_reg_n_0_[6] ;
  wire [15:0]\fromBft[0] ;
  wire [15:0]\fromBft[10] ;
  wire [15:0]\fromBft[11] ;
  wire [15:0]\fromBft[12] ;
  wire [15:0]\fromBft[13] ;
  wire [15:0]\fromBft[14] ;
  wire [15:0]\fromBft[15] ;
  wire [15:0]\fromBft[1] ;
  wire [15:0]\fromBft[2] ;
  wire [15:0]\fromBft[3] ;
  wire [15:0]\fromBft[4] ;
  wire [15:0]\fromBft[5] ;
  wire [15:0]\fromBft[6] ;
  wire [15:0]\fromBft[7] ;
  wire [15:0]\fromBft[8] ;
  wire [15:0]\fromBft[9] ;
  wire full0_in;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire ingressFifoWrEn;
  wire \ingressLoop[0].ingressFifo_n_16 ;
  wire \ingressLoop[0].ingressFifo_n_17 ;
  wire \ingressLoop[0].ingressFifo_n_18 ;
  wire \ingressLoop[0].ingressFifo_n_19 ;
  wire \ingressLoop[0].ingressFifo_n_20 ;
  wire \ingressLoop[0].ingressFifo_n_21 ;
  wire \ingressLoop[0].ingressFifo_n_22 ;
  wire \ingressLoop[0].ingressFifo_n_23 ;
  wire \ingressLoop[0].ingressFifo_n_24 ;
  wire \ingressLoop[0].ingressFifo_n_25 ;
  wire \ingressLoop[0].ingressFifo_n_26 ;
  wire \ingressLoop[0].ingressFifo_n_27 ;
  wire \ingressLoop[0].ingressFifo_n_28 ;
  wire \ingressLoop[0].ingressFifo_n_29 ;
  wire \ingressLoop[0].ingressFifo_n_30 ;
  wire \ingressLoop[0].ingressFifo_n_31 ;
  wire \ingressLoop[1].ingressFifo_n_16 ;
  wire \ingressLoop[1].ingressFifo_n_17 ;
  wire \ingressLoop[1].ingressFifo_n_18 ;
  wire \ingressLoop[1].ingressFifo_n_19 ;
  wire \ingressLoop[1].ingressFifo_n_20 ;
  wire \ingressLoop[1].ingressFifo_n_21 ;
  wire \ingressLoop[1].ingressFifo_n_22 ;
  wire \ingressLoop[1].ingressFifo_n_23 ;
  wire \ingressLoop[1].ingressFifo_n_24 ;
  wire \ingressLoop[1].ingressFifo_n_25 ;
  wire \ingressLoop[1].ingressFifo_n_26 ;
  wire \ingressLoop[1].ingressFifo_n_27 ;
  wire \ingressLoop[1].ingressFifo_n_28 ;
  wire \ingressLoop[1].ingressFifo_n_29 ;
  wire \ingressLoop[1].ingressFifo_n_30 ;
  wire \ingressLoop[1].ingressFifo_n_31 ;
  wire \ingressLoop[2].ingressFifo_n_16 ;
  wire \ingressLoop[2].ingressFifo_n_17 ;
  wire \ingressLoop[2].ingressFifo_n_18 ;
  wire \ingressLoop[2].ingressFifo_n_19 ;
  wire \ingressLoop[2].ingressFifo_n_20 ;
  wire \ingressLoop[2].ingressFifo_n_21 ;
  wire \ingressLoop[2].ingressFifo_n_22 ;
  wire \ingressLoop[2].ingressFifo_n_23 ;
  wire \ingressLoop[2].ingressFifo_n_24 ;
  wire \ingressLoop[2].ingressFifo_n_25 ;
  wire \ingressLoop[2].ingressFifo_n_26 ;
  wire \ingressLoop[2].ingressFifo_n_27 ;
  wire \ingressLoop[2].ingressFifo_n_28 ;
  wire \ingressLoop[2].ingressFifo_n_29 ;
  wire \ingressLoop[2].ingressFifo_n_30 ;
  wire \ingressLoop[2].ingressFifo_n_31 ;
  wire \ingressLoop[3].ingressFifo_n_16 ;
  wire \ingressLoop[3].ingressFifo_n_17 ;
  wire \ingressLoop[3].ingressFifo_n_18 ;
  wire \ingressLoop[3].ingressFifo_n_19 ;
  wire \ingressLoop[3].ingressFifo_n_20 ;
  wire \ingressLoop[3].ingressFifo_n_21 ;
  wire \ingressLoop[3].ingressFifo_n_22 ;
  wire \ingressLoop[3].ingressFifo_n_23 ;
  wire \ingressLoop[3].ingressFifo_n_24 ;
  wire \ingressLoop[3].ingressFifo_n_25 ;
  wire \ingressLoop[3].ingressFifo_n_26 ;
  wire \ingressLoop[3].ingressFifo_n_27 ;
  wire \ingressLoop[3].ingressFifo_n_28 ;
  wire \ingressLoop[3].ingressFifo_n_29 ;
  wire \ingressLoop[3].ingressFifo_n_30 ;
  wire \ingressLoop[3].ingressFifo_n_31 ;
  wire \ingressLoop[4].ingressFifo_n_16 ;
  wire \ingressLoop[4].ingressFifo_n_17 ;
  wire \ingressLoop[4].ingressFifo_n_18 ;
  wire \ingressLoop[4].ingressFifo_n_19 ;
  wire \ingressLoop[4].ingressFifo_n_20 ;
  wire \ingressLoop[4].ingressFifo_n_21 ;
  wire \ingressLoop[4].ingressFifo_n_22 ;
  wire \ingressLoop[4].ingressFifo_n_23 ;
  wire \ingressLoop[4].ingressFifo_n_24 ;
  wire \ingressLoop[4].ingressFifo_n_25 ;
  wire \ingressLoop[4].ingressFifo_n_26 ;
  wire \ingressLoop[4].ingressFifo_n_27 ;
  wire \ingressLoop[4].ingressFifo_n_28 ;
  wire \ingressLoop[4].ingressFifo_n_29 ;
  wire \ingressLoop[4].ingressFifo_n_30 ;
  wire \ingressLoop[4].ingressFifo_n_31 ;
  wire \ingressLoop[5].ingressFifo_n_16 ;
  wire \ingressLoop[5].ingressFifo_n_17 ;
  wire \ingressLoop[5].ingressFifo_n_18 ;
  wire \ingressLoop[5].ingressFifo_n_19 ;
  wire \ingressLoop[5].ingressFifo_n_20 ;
  wire \ingressLoop[5].ingressFifo_n_21 ;
  wire \ingressLoop[5].ingressFifo_n_22 ;
  wire \ingressLoop[5].ingressFifo_n_23 ;
  wire \ingressLoop[5].ingressFifo_n_24 ;
  wire \ingressLoop[5].ingressFifo_n_25 ;
  wire \ingressLoop[5].ingressFifo_n_26 ;
  wire \ingressLoop[5].ingressFifo_n_27 ;
  wire \ingressLoop[5].ingressFifo_n_28 ;
  wire \ingressLoop[5].ingressFifo_n_29 ;
  wire \ingressLoop[5].ingressFifo_n_30 ;
  wire \ingressLoop[5].ingressFifo_n_31 ;
  wire \ingressLoop[6].ingressFifo_n_16 ;
  wire \ingressLoop[6].ingressFifo_n_17 ;
  wire \ingressLoop[6].ingressFifo_n_18 ;
  wire \ingressLoop[6].ingressFifo_n_19 ;
  wire \ingressLoop[6].ingressFifo_n_20 ;
  wire \ingressLoop[6].ingressFifo_n_21 ;
  wire \ingressLoop[6].ingressFifo_n_22 ;
  wire \ingressLoop[6].ingressFifo_n_23 ;
  wire \ingressLoop[6].ingressFifo_n_24 ;
  wire \ingressLoop[6].ingressFifo_n_25 ;
  wire \ingressLoop[6].ingressFifo_n_26 ;
  wire \ingressLoop[6].ingressFifo_n_27 ;
  wire \ingressLoop[6].ingressFifo_n_28 ;
  wire \ingressLoop[6].ingressFifo_n_29 ;
  wire \ingressLoop[6].ingressFifo_n_30 ;
  wire \ingressLoop[6].ingressFifo_n_31 ;
  wire \ingressLoop[7].ingressFifo_n_16 ;
  wire \ingressLoop[7].ingressFifo_n_17 ;
  wire \ingressLoop[7].ingressFifo_n_18 ;
  wire \ingressLoop[7].ingressFifo_n_19 ;
  wire \ingressLoop[7].ingressFifo_n_20 ;
  wire \ingressLoop[7].ingressFifo_n_21 ;
  wire \ingressLoop[7].ingressFifo_n_22 ;
  wire \ingressLoop[7].ingressFifo_n_23 ;
  wire \ingressLoop[7].ingressFifo_n_24 ;
  wire \ingressLoop[7].ingressFifo_n_25 ;
  wire \ingressLoop[7].ingressFifo_n_26 ;
  wire \ingressLoop[7].ingressFifo_n_27 ;
  wire \ingressLoop[7].ingressFifo_n_28 ;
  wire \ingressLoop[7].ingressFifo_n_29 ;
  wire \ingressLoop[7].ingressFifo_n_30 ;
  wire \ingressLoop[7].ingressFifo_n_31 ;
  wire [2:0]loadNextState;
  wire [2:0]loadState;
  wire rd_en;
  wire reset;
  wire reset_IBUF;
  wire [15:0]\rnd1_2[0] ;
  wire [15:0]\rnd1_2[10] ;
  wire [15:0]\rnd1_2[11] ;
  wire [15:0]\rnd1_2[12] ;
  wire [15:0]\rnd1_2[13] ;
  wire [15:0]\rnd1_2[14] ;
  wire [15:0]\rnd1_2[15] ;
  wire [15:0]\rnd1_2[1] ;
  wire [15:0]\rnd1_2[2] ;
  wire [15:0]\rnd1_2[3] ;
  wire [15:0]\rnd1_2[4] ;
  wire [15:0]\rnd1_2[5] ;
  wire [15:0]\rnd1_2[6] ;
  wire [15:0]\rnd1_2[7] ;
  wire [15:0]\rnd1_2[8] ;
  wire [15:0]\rnd1_2[9] ;
  wire [15:0]\rnd2_3[0] ;
  wire [15:0]\rnd2_3[10] ;
  wire [15:0]\rnd2_3[11] ;
  wire [15:0]\rnd2_3[12] ;
  wire [15:0]\rnd2_3[13] ;
  wire [15:0]\rnd2_3[14] ;
  wire [15:0]\rnd2_3[15] ;
  wire [15:0]\rnd2_3[1] ;
  wire [15:0]\rnd2_3[2] ;
  wire [15:0]\rnd2_3[3] ;
  wire [15:0]\rnd2_3[4] ;
  wire [15:0]\rnd2_3[5] ;
  wire [15:0]\rnd2_3[6] ;
  wire [15:0]\rnd2_3[7] ;
  wire [15:0]\rnd2_3[8] ;
  wire [15:0]\rnd2_3[9] ;
  wire [15:0]\rnd3_4[0] ;
  wire [15:0]\rnd3_4[10] ;
  wire [15:0]\rnd3_4[11] ;
  wire [15:0]\rnd3_4[12] ;
  wire [15:0]\rnd3_4[13] ;
  wire [15:0]\rnd3_4[14] ;
  wire [15:0]\rnd3_4[15] ;
  wire [15:0]\rnd3_4[1] ;
  wire [15:0]\rnd3_4[2] ;
  wire [15:0]\rnd3_4[3] ;
  wire [15:0]\rnd3_4[4] ;
  wire [15:0]\rnd3_4[5] ;
  wire [15:0]\rnd3_4[6] ;
  wire [15:0]\rnd3_4[7] ;
  wire [15:0]\rnd3_4[8] ;
  wire [15:0]\rnd3_4[9] ;
  wire [15:0]\toBft[11] ;
  wire [15:0]\toBft[13] ;
  wire [15:0]\toBft[15] ;
  wire [15:0]\toBft[1] ;
  wire [15:0]\toBft[3] ;
  wire [15:0]\toBft[5] ;
  wire [15:0]\toBft[7] ;
  wire [15:0]\toBft[9] ;
  wire \validForEgressFifo[0]_i_1_n_0 ;
  wire \validForEgressFifo_reg_n_0_[0] ;
  wire \validForEgressFifo_reg_n_0_[1] ;
  wire \validForEgressFifo_reg_n_0_[2] ;
  wire \validForEgressFifo_reg_n_0_[3] ;
  wire \validForEgressFifo_reg_n_0_[4] ;
  wire \validForEgressFifo_reg_n_0_[5] ;
  wire \validForEgressFifo_reg_n_0_[6] ;
  wire \validForEgressFifo_reg_n_0_[7] ;
  wire \validForEgressFifo_reg_n_0_[8] ;
  wire \validForEgressFifo_reg_n_0_[9] ;
  wire wbClk;
  wire wbClk_IBUF;
  wire wbClk_IBUF_BUFG;
  wire wbDataForInput;
  wire wbDataForInputReg;
  wire wbDataForInput_IBUF;
  wire wbDataForOutput;
  wire wbDataForOutput_OBUF;
  wire [31:0]wbInputData;
  wire [31:0]wbInputData_IBUF;
  wire [31:0]wbOutputData;
  wire \wbOutputData[31]_i_2_n_0 ;
  wire \wbOutputData[31]_i_4_n_0 ;
  wire \wbOutputData[31]_i_5_n_0 ;
  wire [31:0]wbOutputData_OBUF;
  wire wbWriteOut;
  wire wbWriteOut_IBUF;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  round_1 arnd1
       (.fifo_out({\toBft[1] ,\ingressLoop[0].ingressFifo_n_16 ,\ingressLoop[0].ingressFifo_n_17 ,\ingressLoop[0].ingressFifo_n_18 ,\ingressLoop[0].ingressFifo_n_19 ,\ingressLoop[0].ingressFifo_n_20 ,\ingressLoop[0].ingressFifo_n_21 ,\ingressLoop[0].ingressFifo_n_22 ,\ingressLoop[0].ingressFifo_n_23 ,\ingressLoop[0].ingressFifo_n_24 ,\ingressLoop[0].ingressFifo_n_25 ,\ingressLoop[0].ingressFifo_n_26 ,\ingressLoop[0].ingressFifo_n_27 ,\ingressLoop[0].ingressFifo_n_28 ,\ingressLoop[0].ingressFifo_n_29 ,\ingressLoop[0].ingressFifo_n_30 ,\ingressLoop[0].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg ({\toBft[3] ,\ingressLoop[1].ingressFifo_n_16 ,\ingressLoop[1].ingressFifo_n_17 ,\ingressLoop[1].ingressFifo_n_18 ,\ingressLoop[1].ingressFifo_n_19 ,\ingressLoop[1].ingressFifo_n_20 ,\ingressLoop[1].ingressFifo_n_21 ,\ingressLoop[1].ingressFifo_n_22 ,\ingressLoop[1].ingressFifo_n_23 ,\ingressLoop[1].ingressFifo_n_24 ,\ingressLoop[1].ingressFifo_n_25 ,\ingressLoop[1].ingressFifo_n_26 ,\ingressLoop[1].ingressFifo_n_27 ,\ingressLoop[1].ingressFifo_n_28 ,\ingressLoop[1].ingressFifo_n_29 ,\ingressLoop[1].ingressFifo_n_30 ,\ingressLoop[1].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 ({\toBft[5] ,\ingressLoop[2].ingressFifo_n_16 ,\ingressLoop[2].ingressFifo_n_17 ,\ingressLoop[2].ingressFifo_n_18 ,\ingressLoop[2].ingressFifo_n_19 ,\ingressLoop[2].ingressFifo_n_20 ,\ingressLoop[2].ingressFifo_n_21 ,\ingressLoop[2].ingressFifo_n_22 ,\ingressLoop[2].ingressFifo_n_23 ,\ingressLoop[2].ingressFifo_n_24 ,\ingressLoop[2].ingressFifo_n_25 ,\ingressLoop[2].ingressFifo_n_26 ,\ingressLoop[2].ingressFifo_n_27 ,\ingressLoop[2].ingressFifo_n_28 ,\ingressLoop[2].ingressFifo_n_29 ,\ingressLoop[2].ingressFifo_n_30 ,\ingressLoop[2].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 ({\toBft[7] ,\ingressLoop[3].ingressFifo_n_16 ,\ingressLoop[3].ingressFifo_n_17 ,\ingressLoop[3].ingressFifo_n_18 ,\ingressLoop[3].ingressFifo_n_19 ,\ingressLoop[3].ingressFifo_n_20 ,\ingressLoop[3].ingressFifo_n_21 ,\ingressLoop[3].ingressFifo_n_22 ,\ingressLoop[3].ingressFifo_n_23 ,\ingressLoop[3].ingressFifo_n_24 ,\ingressLoop[3].ingressFifo_n_25 ,\ingressLoop[3].ingressFifo_n_26 ,\ingressLoop[3].ingressFifo_n_27 ,\ingressLoop[3].ingressFifo_n_28 ,\ingressLoop[3].ingressFifo_n_29 ,\ingressLoop[3].ingressFifo_n_30 ,\ingressLoop[3].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 ({\toBft[9] ,\ingressLoop[4].ingressFifo_n_16 ,\ingressLoop[4].ingressFifo_n_17 ,\ingressLoop[4].ingressFifo_n_18 ,\ingressLoop[4].ingressFifo_n_19 ,\ingressLoop[4].ingressFifo_n_20 ,\ingressLoop[4].ingressFifo_n_21 ,\ingressLoop[4].ingressFifo_n_22 ,\ingressLoop[4].ingressFifo_n_23 ,\ingressLoop[4].ingressFifo_n_24 ,\ingressLoop[4].ingressFifo_n_25 ,\ingressLoop[4].ingressFifo_n_26 ,\ingressLoop[4].ingressFifo_n_27 ,\ingressLoop[4].ingressFifo_n_28 ,\ingressLoop[4].ingressFifo_n_29 ,\ingressLoop[4].ingressFifo_n_30 ,\ingressLoop[4].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 ({\toBft[11] ,\ingressLoop[5].ingressFifo_n_16 ,\ingressLoop[5].ingressFifo_n_17 ,\ingressLoop[5].ingressFifo_n_18 ,\ingressLoop[5].ingressFifo_n_19 ,\ingressLoop[5].ingressFifo_n_20 ,\ingressLoop[5].ingressFifo_n_21 ,\ingressLoop[5].ingressFifo_n_22 ,\ingressLoop[5].ingressFifo_n_23 ,\ingressLoop[5].ingressFifo_n_24 ,\ingressLoop[5].ingressFifo_n_25 ,\ingressLoop[5].ingressFifo_n_26 ,\ingressLoop[5].ingressFifo_n_27 ,\ingressLoop[5].ingressFifo_n_28 ,\ingressLoop[5].ingressFifo_n_29 ,\ingressLoop[5].ingressFifo_n_30 ,\ingressLoop[5].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 ({\toBft[13] ,\ingressLoop[6].ingressFifo_n_16 ,\ingressLoop[6].ingressFifo_n_17 ,\ingressLoop[6].ingressFifo_n_18 ,\ingressLoop[6].ingressFifo_n_19 ,\ingressLoop[6].ingressFifo_n_20 ,\ingressLoop[6].ingressFifo_n_21 ,\ingressLoop[6].ingressFifo_n_22 ,\ingressLoop[6].ingressFifo_n_23 ,\ingressLoop[6].ingressFifo_n_24 ,\ingressLoop[6].ingressFifo_n_25 ,\ingressLoop[6].ingressFifo_n_26 ,\ingressLoop[6].ingressFifo_n_27 ,\ingressLoop[6].ingressFifo_n_28 ,\ingressLoop[6].ingressFifo_n_29 ,\ingressLoop[6].ingressFifo_n_30 ,\ingressLoop[6].ingressFifo_n_31 }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 ({\toBft[15] ,\ingressLoop[7].ingressFifo_n_16 ,\ingressLoop[7].ingressFifo_n_17 ,\ingressLoop[7].ingressFifo_n_18 ,\ingressLoop[7].ingressFifo_n_19 ,\ingressLoop[7].ingressFifo_n_20 ,\ingressLoop[7].ingressFifo_n_21 ,\ingressLoop[7].ingressFifo_n_22 ,\ingressLoop[7].ingressFifo_n_23 ,\ingressLoop[7].ingressFifo_n_24 ,\ingressLoop[7].ingressFifo_n_25 ,\ingressLoop[7].ingressFifo_n_26 ,\ingressLoop[7].ingressFifo_n_27 ,\ingressLoop[7].ingressFifo_n_28 ,\ingressLoop[7].ingressFifo_n_29 ,\ingressLoop[7].ingressFifo_n_30 ,\ingressLoop[7].ingressFifo_n_31 }),
        .multOp(\rnd1_2[3] ),
        .multOp_0(\rnd1_2[6] ),
        .multOp_1(\rnd1_2[7] ),
        .multOp_2(\rnd1_2[10] ),
        .multOp_3(\rnd1_2[11] ),
        .multOp_4(\rnd1_2[14] ),
        .multOp_5(\rnd1_2[15] ),
        .wr_clk(bftClk_IBUF_BUFG),
        .x(\rnd1_2[0] ),
        .xOutStepReg_reg(\rnd1_2[1] ),
        .xOutStepReg_reg_0(\rnd1_2[4] ),
        .xOutStepReg_reg_1(\rnd1_2[5] ),
        .xOutStepReg_reg_2(\rnd1_2[8] ),
        .xOutStepReg_reg_3(\rnd1_2[9] ),
        .xOutStepReg_reg_4(\rnd1_2[12] ),
        .xOutStepReg_reg_5(\rnd1_2[13] ),
        .xStep(\rnd1_2[2] ));
  round_2 arnd2
       (.multOp(\rnd2_3[4] ),
        .multOp_0(\rnd2_3[6] ),
        .multOp_1(\rnd2_3[5] ),
        .multOp_2(\rnd2_3[7] ),
        .multOp_3(\rnd2_3[12] ),
        .multOp_4(\rnd2_3[14] ),
        .multOp_5(\rnd2_3[13] ),
        .multOp_6(\rnd2_3[15] ),
        .wr_clk(bftClk_IBUF_BUFG),
        .x(\rnd1_2[0] ),
        .xOutReg_reg(\rnd1_2[6] ),
        .xOutReg_reg_0(\rnd1_2[4] ),
        .xOutReg_reg_1(\rnd1_2[10] ),
        .xOutReg_reg_2(\rnd1_2[8] ),
        .xOutReg_reg_3(\rnd1_2[14] ),
        .xOutReg_reg_4(\rnd1_2[12] ),
        .xOutStepReg_reg(\rnd2_3[0] ),
        .xOutStepReg_reg_0(\rnd2_3[2] ),
        .xOutStepReg_reg_1(\rnd2_3[1] ),
        .xOutStepReg_reg_10(\rnd1_2[5] ),
        .xOutStepReg_reg_11(\rnd1_2[11] ),
        .xOutStepReg_reg_12(\rnd1_2[9] ),
        .xOutStepReg_reg_13(\rnd1_2[15] ),
        .xOutStepReg_reg_14(\rnd1_2[13] ),
        .xOutStepReg_reg_2(\rnd2_3[3] ),
        .xOutStepReg_reg_3(\rnd2_3[8] ),
        .xOutStepReg_reg_4(\rnd2_3[10] ),
        .xOutStepReg_reg_5(\rnd2_3[9] ),
        .xOutStepReg_reg_6(\rnd2_3[11] ),
        .xOutStepReg_reg_7(\rnd1_2[3] ),
        .xOutStepReg_reg_8(\rnd1_2[1] ),
        .xOutStepReg_reg_9(\rnd1_2[7] ),
        .xStep(\rnd1_2[2] ));
  round_3 arnd3
       (.multOp(\rnd3_4[8] ),
        .multOp_0(\rnd3_4[12] ),
        .multOp_1(\rnd3_4[9] ),
        .multOp_2(\rnd3_4[13] ),
        .multOp_3(\rnd3_4[10] ),
        .multOp_4(\rnd3_4[14] ),
        .multOp_5(\rnd3_4[11] ),
        .multOp_6(\rnd3_4[15] ),
        .wr_clk(bftClk_IBUF_BUFG),
        .x(\rnd3_4[0] ),
        .xOutReg_reg(\rnd2_3[0] ),
        .xOutReg_reg_0(\rnd2_3[12] ),
        .xOutReg_reg_1(\rnd2_3[8] ),
        .xOutReg_reg_2(\rnd2_3[5] ),
        .xOutReg_reg_3(\rnd2_3[1] ),
        .xOutReg_reg_4(\rnd2_3[13] ),
        .xOutReg_reg_5(\rnd2_3[9] ),
        .xOutStepReg_reg(\rnd3_4[4] ),
        .xOutStepReg_reg_0(\rnd3_4[1] ),
        .xOutStepReg_reg_1(\rnd3_4[5] ),
        .xOutStepReg_reg_10(\rnd2_3[7] ),
        .xOutStepReg_reg_11(\rnd2_3[3] ),
        .xOutStepReg_reg_12(\rnd2_3[15] ),
        .xOutStepReg_reg_13(\rnd2_3[11] ),
        .xOutStepReg_reg_2(\rnd3_4[2] ),
        .xOutStepReg_reg_3(\rnd3_4[6] ),
        .xOutStepReg_reg_4(\rnd3_4[3] ),
        .xOutStepReg_reg_5(\rnd3_4[7] ),
        .xOutStepReg_reg_6(\rnd2_3[6] ),
        .xOutStepReg_reg_7(\rnd2_3[2] ),
        .xOutStepReg_reg_8(\rnd2_3[14] ),
        .xOutStepReg_reg_9(\rnd2_3[10] ),
        .xStep(\rnd2_3[4] ));
  round_4 arnd4
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[1] ,\fromBft[0] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg ({\fromBft[9] ,\fromBft[8] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 ({\fromBft[3] ,\fromBft[2] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 ({\fromBft[11] ,\fromBft[10] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 ({\fromBft[5] ,\fromBft[4] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 ({\fromBft[13] ,\fromBft[12] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 ({\fromBft[7] ,\fromBft[6] }),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 ({\fromBft[15] ,\fromBft[14] }),
        .x(\rnd3_4[0] ),
        .xOutReg_reg(\rnd3_4[9] ),
        .xOutReg_reg_0(\rnd3_4[1] ),
        .xOutReg_reg_1(\rnd3_4[10] ),
        .xOutReg_reg_2(\rnd3_4[2] ),
        .xOutReg_reg_3(\rnd3_4[11] ),
        .xOutReg_reg_4(\rnd3_4[3] ),
        .xOutStepReg_reg(\rnd3_4[12] ),
        .xOutStepReg_reg_0(\rnd3_4[4] ),
        .xOutStepReg_reg_1(\rnd3_4[13] ),
        .xOutStepReg_reg_2(\rnd3_4[5] ),
        .xOutStepReg_reg_3(\rnd3_4[14] ),
        .xOutStepReg_reg_4(\rnd3_4[6] ),
        .xOutStepReg_reg_5(\rnd3_4[15] ),
        .xOutStepReg_reg_6(\rnd3_4[7] ),
        .xStep(\rnd3_4[8] ));
  BUFG bftClk_IBUF_BUFG_inst
       (.I(bftClk_IBUF),
        .O(bftClk_IBUF_BUFG));
  IBUF bftClk_IBUF_inst
       (.I(bftClk),
        .O(bftClk_IBUF));
  FDRE demuxState_reg
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\egressLoop[7].egressFifo_n_2 ),
        .Q(demuxState_reg_n_0),
        .R(reset_IBUF));
  FifoBuffer \egressLoop[0].egressFifo 
       (.Q(\validForEgressFifo_reg_n_0_[9] ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[1] ,\fromBft[0] }),
        .\fifoSelect_reg[0] (\fifoSelect_reg_n_0_[0] ),
        .fifo_out(dout6_in),
        .full6_in(full6_in),
        .rd_clk(wbClk_IBUF_BUFG),
        .reset_IBUF(reset_IBUF));
  FifoBuffer_0 \egressLoop[1].egressFifo 
       (.D({\egressLoop[1].egressFifo_n_1 ,\egressLoop[1].egressFifo_n_2 ,\egressLoop[1].egressFifo_n_3 ,\egressLoop[1].egressFifo_n_4 ,\egressLoop[1].egressFifo_n_5 ,\egressLoop[1].egressFifo_n_6 ,\egressLoop[1].egressFifo_n_7 ,\egressLoop[1].egressFifo_n_8 ,\egressLoop[1].egressFifo_n_9 ,\egressLoop[1].egressFifo_n_10 ,\egressLoop[1].egressFifo_n_11 ,\egressLoop[1].egressFifo_n_12 ,\egressLoop[1].egressFifo_n_13 ,\egressLoop[1].egressFifo_n_14 ,\egressLoop[1].egressFifo_n_15 ,\egressLoop[1].egressFifo_n_16 ,\egressLoop[1].egressFifo_n_17 ,\egressLoop[1].egressFifo_n_18 ,\egressLoop[1].egressFifo_n_19 ,\egressLoop[1].egressFifo_n_20 ,\egressLoop[1].egressFifo_n_21 ,\egressLoop[1].egressFifo_n_22 ,\egressLoop[1].egressFifo_n_23 ,\egressLoop[1].egressFifo_n_24 ,\egressLoop[1].egressFifo_n_25 ,\egressLoop[1].egressFifo_n_26 ,\egressLoop[1].egressFifo_n_27 ,\egressLoop[1].egressFifo_n_28 ,\egressLoop[1].egressFifo_n_29 ,\egressLoop[1].egressFifo_n_30 ,\egressLoop[1].egressFifo_n_31 ,\egressLoop[1].egressFifo_n_32 }),
        .Q(\fifoSelect_reg_n_0_[1] ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[3] ,\fromBft[2] }),
        .\fifoSelect_reg[0] (\fifoSelect_reg_n_0_[0] ),
        .fifo_out(dout6_in),
        .full5_in(full5_in),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\egressLoop[5].egressFifo_n_1 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\egressLoop[2].egressFifo_n_1 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_1 (\egressLoop[5].egressFifo_n_2 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_10 (\egressLoop[2].egressFifo_n_6 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_11 (\egressLoop[5].egressFifo_n_7 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_12 (\egressLoop[2].egressFifo_n_7 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_13 (\egressLoop[5].egressFifo_n_8 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_14 (\egressLoop[2].egressFifo_n_8 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_15 (\egressLoop[5].egressFifo_n_9 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_16 (\egressLoop[2].egressFifo_n_9 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_17 (\egressLoop[5].egressFifo_n_10 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_18 (\egressLoop[2].egressFifo_n_10 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_19 (\egressLoop[5].egressFifo_n_11 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_2 (\egressLoop[2].egressFifo_n_2 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_20 (\egressLoop[2].egressFifo_n_11 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_21 (\egressLoop[5].egressFifo_n_12 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_22 (\egressLoop[2].egressFifo_n_12 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_23 (\egressLoop[5].egressFifo_n_13 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_24 (\egressLoop[2].egressFifo_n_13 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_25 (\egressLoop[5].egressFifo_n_14 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_26 (\egressLoop[2].egressFifo_n_14 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_27 (\egressLoop[5].egressFifo_n_15 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_28 (\egressLoop[2].egressFifo_n_15 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_29 (\egressLoop[5].egressFifo_n_16 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_3 (\egressLoop[5].egressFifo_n_3 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_30 (\egressLoop[2].egressFifo_n_16 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_31 (\egressLoop[5].egressFifo_n_17 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_32 (\egressLoop[2].egressFifo_n_17 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_33 (\egressLoop[5].egressFifo_n_18 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_34 (\egressLoop[2].egressFifo_n_18 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_35 (\egressLoop[5].egressFifo_n_19 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_36 (\egressLoop[2].egressFifo_n_19 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_37 (\egressLoop[5].egressFifo_n_20 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_38 (\egressLoop[2].egressFifo_n_20 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_39 (\egressLoop[5].egressFifo_n_21 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_4 (\egressLoop[2].egressFifo_n_3 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_40 (\egressLoop[2].egressFifo_n_21 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_41 (\egressLoop[5].egressFifo_n_22 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_42 (\egressLoop[2].egressFifo_n_22 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_43 (\egressLoop[5].egressFifo_n_23 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_44 (\egressLoop[2].egressFifo_n_23 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_45 (\egressLoop[5].egressFifo_n_24 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_46 (\egressLoop[2].egressFifo_n_24 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_47 (\egressLoop[5].egressFifo_n_25 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_48 (\egressLoop[2].egressFifo_n_25 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_49 (\egressLoop[5].egressFifo_n_26 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_5 (\egressLoop[5].egressFifo_n_4 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_50 (\egressLoop[2].egressFifo_n_26 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_51 (\egressLoop[5].egressFifo_n_27 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_52 (\egressLoop[2].egressFifo_n_27 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_53 (\egressLoop[5].egressFifo_n_28 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_54 (\egressLoop[2].egressFifo_n_28 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_55 (\egressLoop[5].egressFifo_n_29 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_56 (\egressLoop[2].egressFifo_n_29 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_57 (\egressLoop[5].egressFifo_n_30 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_58 (\egressLoop[2].egressFifo_n_30 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_59 (\egressLoop[5].egressFifo_n_31 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_6 (\egressLoop[2].egressFifo_n_4 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_60 (\egressLoop[2].egressFifo_n_31 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_61 (\egressLoop[5].egressFifo_n_32 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_62 (\egressLoop[2].egressFifo_n_32 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_7 (\egressLoop[5].egressFifo_n_5 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_8 (\egressLoop[2].egressFifo_n_5 ),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_9 (\egressLoop[5].egressFifo_n_6 ),
        .rd_clk(wbClk_IBUF_BUFG),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ));
  FifoBuffer_1 \egressLoop[2].egressFifo 
       (.Q({\fifoSelect_reg_n_0_[4] ,\fifoSelect_reg_n_0_[3] ,\fifoSelect_reg_n_0_[2] }),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[5] ,\fromBft[4] }),
        .fifo_out(dout2_in),
        .full4_in(full4_in),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (dout3_in),
        .rd_clk(wbClk_IBUF_BUFG),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .\wbOutputData_reg[0] (\egressLoop[2].egressFifo_n_32 ),
        .\wbOutputData_reg[10] (\egressLoop[2].egressFifo_n_22 ),
        .\wbOutputData_reg[11] (\egressLoop[2].egressFifo_n_21 ),
        .\wbOutputData_reg[12] (\egressLoop[2].egressFifo_n_20 ),
        .\wbOutputData_reg[13] (\egressLoop[2].egressFifo_n_19 ),
        .\wbOutputData_reg[14] (\egressLoop[2].egressFifo_n_18 ),
        .\wbOutputData_reg[15] (\egressLoop[2].egressFifo_n_17 ),
        .\wbOutputData_reg[16] (\egressLoop[2].egressFifo_n_16 ),
        .\wbOutputData_reg[17] (\egressLoop[2].egressFifo_n_15 ),
        .\wbOutputData_reg[18] (\egressLoop[2].egressFifo_n_14 ),
        .\wbOutputData_reg[19] (\egressLoop[2].egressFifo_n_13 ),
        .\wbOutputData_reg[1] (\egressLoop[2].egressFifo_n_31 ),
        .\wbOutputData_reg[20] (\egressLoop[2].egressFifo_n_12 ),
        .\wbOutputData_reg[21] (\egressLoop[2].egressFifo_n_11 ),
        .\wbOutputData_reg[22] (\egressLoop[2].egressFifo_n_10 ),
        .\wbOutputData_reg[23] (\egressLoop[2].egressFifo_n_9 ),
        .\wbOutputData_reg[24] (\egressLoop[2].egressFifo_n_8 ),
        .\wbOutputData_reg[25] (\egressLoop[2].egressFifo_n_7 ),
        .\wbOutputData_reg[26] (\egressLoop[2].egressFifo_n_6 ),
        .\wbOutputData_reg[27] (\egressLoop[2].egressFifo_n_5 ),
        .\wbOutputData_reg[28] (\egressLoop[2].egressFifo_n_4 ),
        .\wbOutputData_reg[29] (\egressLoop[2].egressFifo_n_3 ),
        .\wbOutputData_reg[2] (\egressLoop[2].egressFifo_n_30 ),
        .\wbOutputData_reg[30] (\egressLoop[2].egressFifo_n_2 ),
        .\wbOutputData_reg[31] (\egressLoop[2].egressFifo_n_1 ),
        .\wbOutputData_reg[3] (\egressLoop[2].egressFifo_n_29 ),
        .\wbOutputData_reg[4] (\egressLoop[2].egressFifo_n_28 ),
        .\wbOutputData_reg[5] (\egressLoop[2].egressFifo_n_27 ),
        .\wbOutputData_reg[6] (\egressLoop[2].egressFifo_n_26 ),
        .\wbOutputData_reg[7] (\egressLoop[2].egressFifo_n_25 ),
        .\wbOutputData_reg[8] (\egressLoop[2].egressFifo_n_24 ),
        .\wbOutputData_reg[9] (\egressLoop[2].egressFifo_n_23 ));
  FifoBuffer_2 \egressLoop[3].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[3] ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[7] ,\fromBft[6] }),
        .fifo_out(dout3_in),
        .full3_in(full3_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
  FifoBuffer_3 \egressLoop[4].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[4] ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[9] ,\fromBft[8] }),
        .error_reg(\egressLoop[4].egressFifo_n_0 ),
        .fifo_out(dout2_in),
        .full1_in(full1_in),
        .full3_in(full3_in),
        .full4_in(full4_in),
        .full5_in(full5_in),
        .full6_in(full6_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
  FifoBuffer_4 \egressLoop[5].egressFifo 
       (.Q({rd_en,\fifoSelect_reg_n_0_[6] ,\fifoSelect_reg_n_0_[5] }),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[11] ,\fromBft[10] }),
        .fifo_out(dout),
        .full1_in(full1_in),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (dout0_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .\wbOutputData_reg[0] (\egressLoop[5].egressFifo_n_32 ),
        .\wbOutputData_reg[10] (\egressLoop[5].egressFifo_n_22 ),
        .\wbOutputData_reg[11] (\egressLoop[5].egressFifo_n_21 ),
        .\wbOutputData_reg[12] (\egressLoop[5].egressFifo_n_20 ),
        .\wbOutputData_reg[13] (\egressLoop[5].egressFifo_n_19 ),
        .\wbOutputData_reg[14] (\egressLoop[5].egressFifo_n_18 ),
        .\wbOutputData_reg[15] (\egressLoop[5].egressFifo_n_17 ),
        .\wbOutputData_reg[16] (\egressLoop[5].egressFifo_n_16 ),
        .\wbOutputData_reg[17] (\egressLoop[5].egressFifo_n_15 ),
        .\wbOutputData_reg[18] (\egressLoop[5].egressFifo_n_14 ),
        .\wbOutputData_reg[19] (\egressLoop[5].egressFifo_n_13 ),
        .\wbOutputData_reg[1] (\egressLoop[5].egressFifo_n_31 ),
        .\wbOutputData_reg[20] (\egressLoop[5].egressFifo_n_12 ),
        .\wbOutputData_reg[21] (\egressLoop[5].egressFifo_n_11 ),
        .\wbOutputData_reg[22] (\egressLoop[5].egressFifo_n_10 ),
        .\wbOutputData_reg[23] (\egressLoop[5].egressFifo_n_9 ),
        .\wbOutputData_reg[24] (\egressLoop[5].egressFifo_n_8 ),
        .\wbOutputData_reg[25] (\egressLoop[5].egressFifo_n_7 ),
        .\wbOutputData_reg[26] (\egressLoop[5].egressFifo_n_6 ),
        .\wbOutputData_reg[27] (\egressLoop[5].egressFifo_n_5 ),
        .\wbOutputData_reg[28] (\egressLoop[5].egressFifo_n_4 ),
        .\wbOutputData_reg[29] (\egressLoop[5].egressFifo_n_3 ),
        .\wbOutputData_reg[2] (\egressLoop[5].egressFifo_n_30 ),
        .\wbOutputData_reg[30] (\egressLoop[5].egressFifo_n_2 ),
        .\wbOutputData_reg[31] (\egressLoop[5].egressFifo_n_1 ),
        .\wbOutputData_reg[3] (\egressLoop[5].egressFifo_n_29 ),
        .\wbOutputData_reg[4] (\egressLoop[5].egressFifo_n_28 ),
        .\wbOutputData_reg[5] (\egressLoop[5].egressFifo_n_27 ),
        .\wbOutputData_reg[6] (\egressLoop[5].egressFifo_n_26 ),
        .\wbOutputData_reg[7] (\egressLoop[5].egressFifo_n_25 ),
        .\wbOutputData_reg[8] (\egressLoop[5].egressFifo_n_24 ),
        .\wbOutputData_reg[9] (\egressLoop[5].egressFifo_n_23 ));
  FifoBuffer_5 \egressLoop[6].egressFifo 
       (.Q(\fifoSelect_reg_n_0_[6] ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din({\fromBft[13] ,\fromBft[12] }),
        .error_reg(\egressLoop[6].egressFifo_n_0 ),
        .fifo_out(dout0_in),
        .full0_in(full0_in),
        .\infer_fifo.full_reg_reg (\egressLoop[4].egressFifo_n_0 ),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG));
  FifoBuffer_6 \egressLoop[7].egressFifo 
       (.Q(rd_en),
        .SR(\egressLoop[7].egressFifo_n_1 ),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .demuxState_reg(\egressLoop[7].egressFifo_n_2 ),
        .demuxState_reg_0(demuxState_reg_n_0),
        .din({\fromBft[15] ,\fromBft[14] }),
        .fifo_out(dout),
        .full0_in(full0_in),
        .reset_IBUF(reset_IBUF),
        .\validForEgressFifo_reg[9] (\validForEgressFifo_reg_n_0_[9] ),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForOutput_reg(\egressLoop[7].egressFifo_n_3 ),
        .wbWriteOut_IBUF(wbWriteOut_IBUF));
  OBUF error_OBUF_inst
       (.I(error_OBUF),
        .O(error));
  FDRE error_reg
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\egressLoop[6].egressFifo_n_0 ),
        .Q(error_OBUF),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \fifoSelect[0]_i_1 
       (.I0(rd_en),
        .I1(demuxState_reg_n_0),
        .I2(wbWriteOut_IBUF),
        .I3(\fifoSelect_reg_n_0_[0] ),
        .O(\fifoSelect[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \fifoSelect[7]_i_1 
       (.I0(reset_IBUF),
        .I1(demuxState_reg_n_0),
        .I2(wbWriteOut_IBUF),
        .O(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\fifoSelect[0]_i_1_n_0 ),
        .Q(\fifoSelect_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE \fifoSelect_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[0] ),
        .Q(\fifoSelect_reg_n_0_[1] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[1] ),
        .Q(\fifoSelect_reg_n_0_[2] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[2] ),
        .Q(\fifoSelect_reg_n_0_[3] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[3] ),
        .Q(\fifoSelect_reg_n_0_[4] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[4] ),
        .Q(\fifoSelect_reg_n_0_[5] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[5] ),
        .Q(\fifoSelect_reg_n_0_[6] ),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE \fifoSelect_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(demuxState_reg_n_0),
        .D(\fifoSelect_reg_n_0_[6] ),
        .Q(rd_en),
        .R(\fifoSelect[7]_i_1_n_0 ));
  FDRE ingressFifoWrEn_reg
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo[0]_i_1_n_0 ),
        .Q(ingressFifoWrEn),
        .R(\<const0> ));
  FifoBuffer_7 \ingressLoop[0].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[1] ,\ingressLoop[0].ingressFifo_n_16 ,\ingressLoop[0].ingressFifo_n_17 ,\ingressLoop[0].ingressFifo_n_18 ,\ingressLoop[0].ingressFifo_n_19 ,\ingressLoop[0].ingressFifo_n_20 ,\ingressLoop[0].ingressFifo_n_21 ,\ingressLoop[0].ingressFifo_n_22 ,\ingressLoop[0].ingressFifo_n_23 ,\ingressLoop[0].ingressFifo_n_24 ,\ingressLoop[0].ingressFifo_n_25 ,\ingressLoop[0].ingressFifo_n_26 ,\ingressLoop[0].ingressFifo_n_27 ,\ingressLoop[0].ingressFifo_n_28 ,\ingressLoop[0].ingressFifo_n_29 ,\ingressLoop[0].ingressFifo_n_30 ,\ingressLoop[0].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_8 \ingressLoop[1].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[3] ,\ingressLoop[1].ingressFifo_n_16 ,\ingressLoop[1].ingressFifo_n_17 ,\ingressLoop[1].ingressFifo_n_18 ,\ingressLoop[1].ingressFifo_n_19 ,\ingressLoop[1].ingressFifo_n_20 ,\ingressLoop[1].ingressFifo_n_21 ,\ingressLoop[1].ingressFifo_n_22 ,\ingressLoop[1].ingressFifo_n_23 ,\ingressLoop[1].ingressFifo_n_24 ,\ingressLoop[1].ingressFifo_n_25 ,\ingressLoop[1].ingressFifo_n_26 ,\ingressLoop[1].ingressFifo_n_27 ,\ingressLoop[1].ingressFifo_n_28 ,\ingressLoop[1].ingressFifo_n_29 ,\ingressLoop[1].ingressFifo_n_30 ,\ingressLoop[1].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_9 \ingressLoop[2].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[5] ,\ingressLoop[2].ingressFifo_n_16 ,\ingressLoop[2].ingressFifo_n_17 ,\ingressLoop[2].ingressFifo_n_18 ,\ingressLoop[2].ingressFifo_n_19 ,\ingressLoop[2].ingressFifo_n_20 ,\ingressLoop[2].ingressFifo_n_21 ,\ingressLoop[2].ingressFifo_n_22 ,\ingressLoop[2].ingressFifo_n_23 ,\ingressLoop[2].ingressFifo_n_24 ,\ingressLoop[2].ingressFifo_n_25 ,\ingressLoop[2].ingressFifo_n_26 ,\ingressLoop[2].ingressFifo_n_27 ,\ingressLoop[2].ingressFifo_n_28 ,\ingressLoop[2].ingressFifo_n_29 ,\ingressLoop[2].ingressFifo_n_30 ,\ingressLoop[2].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_10 \ingressLoop[3].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[7] ,\ingressLoop[3].ingressFifo_n_16 ,\ingressLoop[3].ingressFifo_n_17 ,\ingressLoop[3].ingressFifo_n_18 ,\ingressLoop[3].ingressFifo_n_19 ,\ingressLoop[3].ingressFifo_n_20 ,\ingressLoop[3].ingressFifo_n_21 ,\ingressLoop[3].ingressFifo_n_22 ,\ingressLoop[3].ingressFifo_n_23 ,\ingressLoop[3].ingressFifo_n_24 ,\ingressLoop[3].ingressFifo_n_25 ,\ingressLoop[3].ingressFifo_n_26 ,\ingressLoop[3].ingressFifo_n_27 ,\ingressLoop[3].ingressFifo_n_28 ,\ingressLoop[3].ingressFifo_n_29 ,\ingressLoop[3].ingressFifo_n_30 ,\ingressLoop[3].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_11 \ingressLoop[4].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[9] ,\ingressLoop[4].ingressFifo_n_16 ,\ingressLoop[4].ingressFifo_n_17 ,\ingressLoop[4].ingressFifo_n_18 ,\ingressLoop[4].ingressFifo_n_19 ,\ingressLoop[4].ingressFifo_n_20 ,\ingressLoop[4].ingressFifo_n_21 ,\ingressLoop[4].ingressFifo_n_22 ,\ingressLoop[4].ingressFifo_n_23 ,\ingressLoop[4].ingressFifo_n_24 ,\ingressLoop[4].ingressFifo_n_25 ,\ingressLoop[4].ingressFifo_n_26 ,\ingressLoop[4].ingressFifo_n_27 ,\ingressLoop[4].ingressFifo_n_28 ,\ingressLoop[4].ingressFifo_n_29 ,\ingressLoop[4].ingressFifo_n_30 ,\ingressLoop[4].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_12 \ingressLoop[5].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[11] ,\ingressLoop[5].ingressFifo_n_16 ,\ingressLoop[5].ingressFifo_n_17 ,\ingressLoop[5].ingressFifo_n_18 ,\ingressLoop[5].ingressFifo_n_19 ,\ingressLoop[5].ingressFifo_n_20 ,\ingressLoop[5].ingressFifo_n_21 ,\ingressLoop[5].ingressFifo_n_22 ,\ingressLoop[5].ingressFifo_n_23 ,\ingressLoop[5].ingressFifo_n_24 ,\ingressLoop[5].ingressFifo_n_25 ,\ingressLoop[5].ingressFifo_n_26 ,\ingressLoop[5].ingressFifo_n_27 ,\ingressLoop[5].ingressFifo_n_28 ,\ingressLoop[5].ingressFifo_n_29 ,\ingressLoop[5].ingressFifo_n_30 ,\ingressLoop[5].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_13 \ingressLoop[6].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[13] ,\ingressLoop[6].ingressFifo_n_16 ,\ingressLoop[6].ingressFifo_n_17 ,\ingressLoop[6].ingressFifo_n_18 ,\ingressLoop[6].ingressFifo_n_19 ,\ingressLoop[6].ingressFifo_n_20 ,\ingressLoop[6].ingressFifo_n_21 ,\ingressLoop[6].ingressFifo_n_22 ,\ingressLoop[6].ingressFifo_n_23 ,\ingressLoop[6].ingressFifo_n_24 ,\ingressLoop[6].ingressFifo_n_25 ,\ingressLoop[6].ingressFifo_n_26 ,\ingressLoop[6].ingressFifo_n_27 ,\ingressLoop[6].ingressFifo_n_28 ,\ingressLoop[6].ingressFifo_n_29 ,\ingressLoop[6].ingressFifo_n_30 ,\ingressLoop[6].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  FifoBuffer_14 \ingressLoop[7].ingressFifo 
       (.Q(loadState),
        .bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(wbInputData_IBUF),
        .fifo_out({\toBft[15] ,\ingressLoop[7].ingressFifo_n_16 ,\ingressLoop[7].ingressFifo_n_17 ,\ingressLoop[7].ingressFifo_n_18 ,\ingressLoop[7].ingressFifo_n_19 ,\ingressLoop[7].ingressFifo_n_20 ,\ingressLoop[7].ingressFifo_n_21 ,\ingressLoop[7].ingressFifo_n_22 ,\ingressLoop[7].ingressFifo_n_23 ,\ingressLoop[7].ingressFifo_n_24 ,\ingressLoop[7].ingressFifo_n_25 ,\ingressLoop[7].ingressFifo_n_26 ,\ingressLoop[7].ingressFifo_n_27 ,\ingressLoop[7].ingressFifo_n_28 ,\ingressLoop[7].ingressFifo_n_29 ,\ingressLoop[7].ingressFifo_n_30 ,\ingressLoop[7].ingressFifo_n_31 }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset_IBUF(reset_IBUF),
        .wbClk_IBUF_BUFG(wbClk_IBUF_BUFG),
        .wbDataForInputReg(wbDataForInputReg));
  LUT2 #(
    .INIT(4'h6)) 
    \loadState[0]_i_1 
       (.I0(loadState[0]),
        .I1(wbDataForInputReg),
        .O(loadNextState[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loadState[1]_i_1 
       (.I0(loadState[1]),
        .I1(wbDataForInputReg),
        .I2(loadState[0]),
        .O(loadNextState[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \loadState[2]_i_1 
       (.I0(loadState[2]),
        .I1(loadState[1]),
        .I2(wbDataForInputReg),
        .I3(loadState[0]),
        .O(loadNextState[2]));
  FDRE \loadState_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(loadNextState[0]),
        .Q(loadState[0]),
        .R(reset_IBUF));
  FDRE \loadState_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(loadNextState[1]),
        .Q(loadState[1]),
        .R(reset_IBUF));
  FDRE \loadState_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(loadNextState[2]),
        .Q(loadState[2]),
        .R(reset_IBUF));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \validForEgressFifo[0]_i_1 
       (.I0(wbDataForInput_IBUF),
        .O(\validForEgressFifo[0]_i_1_n_0 ));
  FDRE \validForEgressFifo_reg[0] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo[0]_i_1_n_0 ),
        .Q(\validForEgressFifo_reg_n_0_[0] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[1] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[0] ),
        .Q(\validForEgressFifo_reg_n_0_[1] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[2] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[1] ),
        .Q(\validForEgressFifo_reg_n_0_[2] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[3] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[2] ),
        .Q(\validForEgressFifo_reg_n_0_[3] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[4] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[3] ),
        .Q(\validForEgressFifo_reg_n_0_[4] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[5] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[4] ),
        .Q(\validForEgressFifo_reg_n_0_[5] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[6] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[5] ),
        .Q(\validForEgressFifo_reg_n_0_[6] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[7] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[6] ),
        .Q(\validForEgressFifo_reg_n_0_[7] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[8] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[7] ),
        .Q(\validForEgressFifo_reg_n_0_[8] ),
        .R(reset_IBUF));
  FDRE \validForEgressFifo_reg[9] 
       (.C(bftClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\validForEgressFifo_reg_n_0_[8] ),
        .Q(\validForEgressFifo_reg_n_0_[9] ),
        .R(reset_IBUF));
  BUFG wbClk_IBUF_BUFG_inst
       (.I(wbClk_IBUF),
        .O(wbClk_IBUF_BUFG));
  IBUF wbClk_IBUF_inst
       (.I(wbClk),
        .O(wbClk_IBUF));
  FDRE wbDataForInputReg_reg
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(wbDataForInput_IBUF),
        .Q(wbDataForInputReg),
        .R(reset_IBUF));
  IBUF wbDataForInput_IBUF_inst
       (.I(wbDataForInput),
        .O(wbDataForInput_IBUF));
  OBUF wbDataForOutput_OBUF_inst
       (.I(wbDataForOutput_OBUF),
        .O(wbDataForOutput));
  FDRE wbDataForOutput_reg
       (.C(wbClk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\egressLoop[7].egressFifo_n_3 ),
        .Q(wbDataForOutput_OBUF),
        .R(\<const0> ));
  IBUF \wbInputData_IBUF[0]_inst 
       (.I(wbInputData[0]),
        .O(wbInputData_IBUF[0]));
  IBUF \wbInputData_IBUF[10]_inst 
       (.I(wbInputData[10]),
        .O(wbInputData_IBUF[10]));
  IBUF \wbInputData_IBUF[11]_inst 
       (.I(wbInputData[11]),
        .O(wbInputData_IBUF[11]));
  IBUF \wbInputData_IBUF[12]_inst 
       (.I(wbInputData[12]),
        .O(wbInputData_IBUF[12]));
  IBUF \wbInputData_IBUF[13]_inst 
       (.I(wbInputData[13]),
        .O(wbInputData_IBUF[13]));
  IBUF \wbInputData_IBUF[14]_inst 
       (.I(wbInputData[14]),
        .O(wbInputData_IBUF[14]));
  IBUF \wbInputData_IBUF[15]_inst 
       (.I(wbInputData[15]),
        .O(wbInputData_IBUF[15]));
  IBUF \wbInputData_IBUF[16]_inst 
       (.I(wbInputData[16]),
        .O(wbInputData_IBUF[16]));
  IBUF \wbInputData_IBUF[17]_inst 
       (.I(wbInputData[17]),
        .O(wbInputData_IBUF[17]));
  IBUF \wbInputData_IBUF[18]_inst 
       (.I(wbInputData[18]),
        .O(wbInputData_IBUF[18]));
  IBUF \wbInputData_IBUF[19]_inst 
       (.I(wbInputData[19]),
        .O(wbInputData_IBUF[19]));
  IBUF \wbInputData_IBUF[1]_inst 
       (.I(wbInputData[1]),
        .O(wbInputData_IBUF[1]));
  IBUF \wbInputData_IBUF[20]_inst 
       (.I(wbInputData[20]),
        .O(wbInputData_IBUF[20]));
  IBUF \wbInputData_IBUF[21]_inst 
       (.I(wbInputData[21]),
        .O(wbInputData_IBUF[21]));
  IBUF \wbInputData_IBUF[22]_inst 
       (.I(wbInputData[22]),
        .O(wbInputData_IBUF[22]));
  IBUF \wbInputData_IBUF[23]_inst 
       (.I(wbInputData[23]),
        .O(wbInputData_IBUF[23]));
  IBUF \wbInputData_IBUF[24]_inst 
       (.I(wbInputData[24]),
        .O(wbInputData_IBUF[24]));
  IBUF \wbInputData_IBUF[25]_inst 
       (.I(wbInputData[25]),
        .O(wbInputData_IBUF[25]));
  IBUF \wbInputData_IBUF[26]_inst 
       (.I(wbInputData[26]),
        .O(wbInputData_IBUF[26]));
  IBUF \wbInputData_IBUF[27]_inst 
       (.I(wbInputData[27]),
        .O(wbInputData_IBUF[27]));
  IBUF \wbInputData_IBUF[28]_inst 
       (.I(wbInputData[28]),
        .O(wbInputData_IBUF[28]));
  IBUF \wbInputData_IBUF[29]_inst 
       (.I(wbInputData[29]),
        .O(wbInputData_IBUF[29]));
  IBUF \wbInputData_IBUF[2]_inst 
       (.I(wbInputData[2]),
        .O(wbInputData_IBUF[2]));
  IBUF \wbInputData_IBUF[30]_inst 
       (.I(wbInputData[30]),
        .O(wbInputData_IBUF[30]));
  IBUF \wbInputData_IBUF[31]_inst 
       (.I(wbInputData[31]),
        .O(wbInputData_IBUF[31]));
  IBUF \wbInputData_IBUF[3]_inst 
       (.I(wbInputData[3]),
        .O(wbInputData_IBUF[3]));
  IBUF \wbInputData_IBUF[4]_inst 
       (.I(wbInputData[4]),
        .O(wbInputData_IBUF[4]));
  IBUF \wbInputData_IBUF[5]_inst 
       (.I(wbInputData[5]),
        .O(wbInputData_IBUF[5]));
  IBUF \wbInputData_IBUF[6]_inst 
       (.I(wbInputData[6]),
        .O(wbInputData_IBUF[6]));
  IBUF \wbInputData_IBUF[7]_inst 
       (.I(wbInputData[7]),
        .O(wbInputData_IBUF[7]));
  IBUF \wbInputData_IBUF[8]_inst 
       (.I(wbInputData[8]),
        .O(wbInputData_IBUF[8]));
  IBUF \wbInputData_IBUF[9]_inst 
       (.I(wbInputData[9]),
        .O(wbInputData_IBUF[9]));
  LUT4 #(
    .INIT(16'h4D48)) 
    \wbOutputData[31]_i_2 
       (.I0(rd_en),
        .I1(\wbOutputData[31]_i_4_n_0 ),
        .I2(\fifoSelect_reg_n_0_[6] ),
        .I3(\wbOutputData[31]_i_5_n_0 ),
        .O(\wbOutputData[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wbOutputData[31]_i_4 
       (.I0(\fifoSelect_reg_n_0_[3] ),
        .I1(\fifoSelect_reg_n_0_[0] ),
        .I2(\fifoSelect_reg_n_0_[1] ),
        .I3(\fifoSelect_reg_n_0_[2] ),
        .I4(\fifoSelect_reg_n_0_[5] ),
        .I5(\fifoSelect_reg_n_0_[4] ),
        .O(\wbOutputData[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \wbOutputData[31]_i_5 
       (.I0(\fifoSelect_reg_n_0_[4] ),
        .I1(\fifoSelect_reg_n_0_[5] ),
        .I2(\fifoSelect_reg_n_0_[2] ),
        .I3(\fifoSelect_reg_n_0_[1] ),
        .I4(\fifoSelect_reg_n_0_[0] ),
        .I5(\fifoSelect_reg_n_0_[3] ),
        .O(\wbOutputData[31]_i_5_n_0 ));
  OBUF \wbOutputData_OBUF[0]_inst 
       (.I(wbOutputData_OBUF[0]),
        .O(wbOutputData[0]));
  OBUF \wbOutputData_OBUF[10]_inst 
       (.I(wbOutputData_OBUF[10]),
        .O(wbOutputData[10]));
  OBUF \wbOutputData_OBUF[11]_inst 
       (.I(wbOutputData_OBUF[11]),
        .O(wbOutputData[11]));
  OBUF \wbOutputData_OBUF[12]_inst 
       (.I(wbOutputData_OBUF[12]),
        .O(wbOutputData[12]));
  OBUF \wbOutputData_OBUF[13]_inst 
       (.I(wbOutputData_OBUF[13]),
        .O(wbOutputData[13]));
  OBUF \wbOutputData_OBUF[14]_inst 
       (.I(wbOutputData_OBUF[14]),
        .O(wbOutputData[14]));
  OBUF \wbOutputData_OBUF[15]_inst 
       (.I(wbOutputData_OBUF[15]),
        .O(wbOutputData[15]));
  OBUF \wbOutputData_OBUF[16]_inst 
       (.I(wbOutputData_OBUF[16]),
        .O(wbOutputData[16]));
  OBUF \wbOutputData_OBUF[17]_inst 
       (.I(wbOutputData_OBUF[17]),
        .O(wbOutputData[17]));
  OBUF \wbOutputData_OBUF[18]_inst 
       (.I(wbOutputData_OBUF[18]),
        .O(wbOutputData[18]));
  OBUF \wbOutputData_OBUF[19]_inst 
       (.I(wbOutputData_OBUF[19]),
        .O(wbOutputData[19]));
  OBUF \wbOutputData_OBUF[1]_inst 
       (.I(wbOutputData_OBUF[1]),
        .O(wbOutputData[1]));
  OBUF \wbOutputData_OBUF[20]_inst 
       (.I(wbOutputData_OBUF[20]),
        .O(wbOutputData[20]));
  OBUF \wbOutputData_OBUF[21]_inst 
       (.I(wbOutputData_OBUF[21]),
        .O(wbOutputData[21]));
  OBUF \wbOutputData_OBUF[22]_inst 
       (.I(wbOutputData_OBUF[22]),
        .O(wbOutputData[22]));
  OBUF \wbOutputData_OBUF[23]_inst 
       (.I(wbOutputData_OBUF[23]),
        .O(wbOutputData[23]));
  OBUF \wbOutputData_OBUF[24]_inst 
       (.I(wbOutputData_OBUF[24]),
        .O(wbOutputData[24]));
  OBUF \wbOutputData_OBUF[25]_inst 
       (.I(wbOutputData_OBUF[25]),
        .O(wbOutputData[25]));
  OBUF \wbOutputData_OBUF[26]_inst 
       (.I(wbOutputData_OBUF[26]),
        .O(wbOutputData[26]));
  OBUF \wbOutputData_OBUF[27]_inst 
       (.I(wbOutputData_OBUF[27]),
        .O(wbOutputData[27]));
  OBUF \wbOutputData_OBUF[28]_inst 
       (.I(wbOutputData_OBUF[28]),
        .O(wbOutputData[28]));
  OBUF \wbOutputData_OBUF[29]_inst 
       (.I(wbOutputData_OBUF[29]),
        .O(wbOutputData[29]));
  OBUF \wbOutputData_OBUF[2]_inst 
       (.I(wbOutputData_OBUF[2]),
        .O(wbOutputData[2]));
  OBUF \wbOutputData_OBUF[30]_inst 
       (.I(wbOutputData_OBUF[30]),
        .O(wbOutputData[30]));
  OBUF \wbOutputData_OBUF[31]_inst 
       (.I(wbOutputData_OBUF[31]),
        .O(wbOutputData[31]));
  OBUF \wbOutputData_OBUF[3]_inst 
       (.I(wbOutputData_OBUF[3]),
        .O(wbOutputData[3]));
  OBUF \wbOutputData_OBUF[4]_inst 
       (.I(wbOutputData_OBUF[4]),
        .O(wbOutputData[4]));
  OBUF \wbOutputData_OBUF[5]_inst 
       (.I(wbOutputData_OBUF[5]),
        .O(wbOutputData[5]));
  OBUF \wbOutputData_OBUF[6]_inst 
       (.I(wbOutputData_OBUF[6]),
        .O(wbOutputData[6]));
  OBUF \wbOutputData_OBUF[7]_inst 
       (.I(wbOutputData_OBUF[7]),
        .O(wbOutputData[7]));
  OBUF \wbOutputData_OBUF[8]_inst 
       (.I(wbOutputData_OBUF[8]),
        .O(wbOutputData[8]));
  OBUF \wbOutputData_OBUF[9]_inst 
       (.I(wbOutputData_OBUF[9]),
        .O(wbOutputData[9]));
  FDRE \wbOutputData_reg[0] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_32 ),
        .Q(wbOutputData_OBUF[0]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[10] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_22 ),
        .Q(wbOutputData_OBUF[10]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[11] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_21 ),
        .Q(wbOutputData_OBUF[11]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[12] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_20 ),
        .Q(wbOutputData_OBUF[12]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[13] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_19 ),
        .Q(wbOutputData_OBUF[13]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[14] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_18 ),
        .Q(wbOutputData_OBUF[14]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[15] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_17 ),
        .Q(wbOutputData_OBUF[15]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[16] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_16 ),
        .Q(wbOutputData_OBUF[16]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[17] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_15 ),
        .Q(wbOutputData_OBUF[17]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[18] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_14 ),
        .Q(wbOutputData_OBUF[18]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[19] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_13 ),
        .Q(wbOutputData_OBUF[19]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[1] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_31 ),
        .Q(wbOutputData_OBUF[1]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[20] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_12 ),
        .Q(wbOutputData_OBUF[20]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[21] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_11 ),
        .Q(wbOutputData_OBUF[21]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[22] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_10 ),
        .Q(wbOutputData_OBUF[22]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[23] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_9 ),
        .Q(wbOutputData_OBUF[23]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[24] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_8 ),
        .Q(wbOutputData_OBUF[24]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[25] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_7 ),
        .Q(wbOutputData_OBUF[25]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[26] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_6 ),
        .Q(wbOutputData_OBUF[26]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[27] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_5 ),
        .Q(wbOutputData_OBUF[27]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[28] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_4 ),
        .Q(wbOutputData_OBUF[28]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[29] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_3 ),
        .Q(wbOutputData_OBUF[29]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[2] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_30 ),
        .Q(wbOutputData_OBUF[2]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[30] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_2 ),
        .Q(wbOutputData_OBUF[30]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[31] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_1 ),
        .Q(wbOutputData_OBUF[31]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[3] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_29 ),
        .Q(wbOutputData_OBUF[3]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[4] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_28 ),
        .Q(wbOutputData_OBUF[4]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[5] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_27 ),
        .Q(wbOutputData_OBUF[5]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[6] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_26 ),
        .Q(wbOutputData_OBUF[6]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[7] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_25 ),
        .Q(wbOutputData_OBUF[7]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[8] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_24 ),
        .Q(wbOutputData_OBUF[8]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  FDRE \wbOutputData_reg[9] 
       (.C(wbClk_IBUF_BUFG),
        .CE(\wbOutputData[31]_i_2_n_0 ),
        .D(\egressLoop[1].egressFifo_n_23 ),
        .Q(wbOutputData_OBUF[9]),
        .R(\egressLoop[7].egressFifo_n_1 ));
  IBUF wbWriteOut_IBUF_inst
       (.I(wbWriteOut),
        .O(wbWriteOut_IBUF));
endmodule

module coreTransform
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    bftClk_IBUF_BUFG,
    xStep,
    x);
  output [15:0]din;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input bftClk_IBUF_BUFG;
  input [15:0]xStep;
  input [15:0]x;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]din;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]x;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]xStep;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(din[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(din[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(din[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(din[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(din[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(din[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(din[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(din[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(din[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(din[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(din[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(din[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(din[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_30
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    bftClk_IBUF_BUFG,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]din;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]din;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(din[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(din[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(din[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(din[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(din[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(din[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(din[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(din[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(din[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(din[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(din[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(din[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(din[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(din[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(din[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(din[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_31
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_32
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_33
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_34
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_35
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_36
   (\infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    bftClk_IBUF_BUFG,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire bftClk_IBUF_BUFG;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [14]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [13]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [12]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [10]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(\infer_fifo.block_ram_performance.fifo_ram_reg_0 [8]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(bftClk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_37
   (x,
    xOutStepReg_reg_0,
    wr_clk,
    xStep,
    xOutReg_reg_0);
  output [15:0]x;
  output [15:0]xOutStepReg_reg_0;
  input wr_clk;
  input [15:0]xStep;
  input [15:0]xOutReg_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire [15:0]x;
  wire [15:0]xOutReg_reg_0;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]xStep;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(x[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(x[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(x[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(x[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(x[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(x[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(x[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(x[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(x[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(x[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(x[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(x[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(x[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(x[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(x[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(x[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_38
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_39
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_40
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_41
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]xOutStepReg_reg_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_42
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_43
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]xOutStepReg_reg_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_44
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_45
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xStep,
    x);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xStep;
  input [15:0]x;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire [15:0]x;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]xStep;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x[15],x}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_46
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]xOutStepReg_reg_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_47
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_48
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_49
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_50
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3);
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]xOutStepReg_reg_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_2[15],xOutStepReg_reg_2[15],xOutStepReg_reg_2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3[15],xOutStepReg_reg_3}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_51
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutReg_reg_0,
    xOutReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutReg_reg_0[15],xOutReg_reg_0[15],xOutReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1[15],xOutReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_52
   (multOp_0,
    multOp_1,
    wr_clk,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1);
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({xOutStepReg_reg_0[15],xOutStepReg_reg_0[15],xOutStepReg_reg_0}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1[15],xOutStepReg_reg_1}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_53
   (x,
    xOutStepReg_reg_0,
    wr_clk,
    fifo_out);
  output [15:0]x;
  output [15:0]xOutStepReg_reg_0;
  input wr_clk;
  input [31:0]fifo_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]fifo_out;
  wire wr_clk;
  wire [15:0]x;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(x[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(x[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(x[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(x[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(x[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(x[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(x[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(x[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(x[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(x[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(x[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(x[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(x[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(x[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(x[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(x[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_54
   (xStep,
    multOp_0,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]xStep;
  output [15:0]multOp_0;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]multOp_0;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;
  wire [15:0]xStep;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xStep[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xStep[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xStep[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xStep[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xStep[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xStep[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xStep[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xStep[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xStep[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xStep[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xStep[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xStep[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xStep[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xStep[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xStep[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xStep[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_0[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_55
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_56
   (multOp_0,
    multOp_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_57
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_58
   (multOp_0,
    multOp_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_59
   (xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(xOutStepReg_reg_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_17__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(xOutStepReg_reg_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(xOutStepReg_reg_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_18__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(xOutStepReg_reg_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(xOutStepReg_reg_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_19__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(xOutStepReg_reg_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(xOutStepReg_reg_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_20__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(xOutStepReg_reg_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(xOutStepReg_reg_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_21__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(xOutStepReg_reg_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(xOutStepReg_reg_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_22__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(xOutStepReg_reg_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(xOutStepReg_reg_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_23__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(xOutStepReg_reg_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(xOutStepReg_reg_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_24__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(xOutStepReg_reg_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(xOutStepReg_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_25__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(xOutStepReg_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(xOutStepReg_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_26__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(xOutStepReg_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(xOutStepReg_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_27__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(xOutStepReg_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(xOutStepReg_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_28__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(xOutStepReg_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(xOutStepReg_reg_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_29__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(xOutStepReg_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(xOutStepReg_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_30__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(xOutStepReg_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(xOutStepReg_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_31__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(xOutStepReg_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(xOutStepReg_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_32__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(xOutStepReg_reg_1[0]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module coreTransform_60
   (multOp_0,
    multOp_1,
    wr_clk,
    \infer_fifo.block_ram_performance.fifo_ram_reg );
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  input wr_clk;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]A;
  wire [17:0]B;
  wire GND_2;
  wire VCC_2;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire wr_clk;
  wire xOutReg_reg_n_100;
  wire xOutReg_reg_n_101;
  wire xOutReg_reg_n_102;
  wire xOutReg_reg_n_103;
  wire xOutReg_reg_n_104;
  wire xOutReg_reg_n_105;
  wire xOutReg_reg_n_74;
  wire xOutReg_reg_n_75;
  wire xOutReg_reg_n_76;
  wire xOutReg_reg_n_77;
  wire xOutReg_reg_n_78;
  wire xOutReg_reg_n_79;
  wire xOutReg_reg_n_80;
  wire xOutReg_reg_n_81;
  wire xOutReg_reg_n_82;
  wire xOutReg_reg_n_83;
  wire xOutReg_reg_n_84;
  wire xOutReg_reg_n_85;
  wire xOutReg_reg_n_86;
  wire xOutReg_reg_n_87;
  wire xOutReg_reg_n_88;
  wire xOutReg_reg_n_89;
  wire xOutReg_reg_n_90;
  wire xOutReg_reg_n_91;
  wire xOutReg_reg_n_92;
  wire xOutReg_reg_n_93;
  wire xOutReg_reg_n_94;
  wire xOutReg_reg_n_95;
  wire xOutReg_reg_n_96;
  wire xOutReg_reg_n_97;
  wire xOutReg_reg_n_98;
  wire xOutReg_reg_n_99;
  wire xOutStepReg_reg_n_100;
  wire xOutStepReg_reg_n_101;
  wire xOutStepReg_reg_n_102;
  wire xOutStepReg_reg_n_103;
  wire xOutStepReg_reg_n_104;
  wire xOutStepReg_reg_n_105;
  wire xOutStepReg_reg_n_74;
  wire xOutStepReg_reg_n_75;
  wire xOutStepReg_reg_n_76;
  wire xOutStepReg_reg_n_77;
  wire xOutStepReg_reg_n_78;
  wire xOutStepReg_reg_n_79;
  wire xOutStepReg_reg_n_80;
  wire xOutStepReg_reg_n_81;
  wire xOutStepReg_reg_n_82;
  wire xOutStepReg_reg_n_83;
  wire xOutStepReg_reg_n_84;
  wire xOutStepReg_reg_n_85;
  wire xOutStepReg_reg_n_86;
  wire xOutStepReg_reg_n_87;
  wire xOutStepReg_reg_n_88;
  wire xOutStepReg_reg_n_89;
  wire xOutStepReg_reg_n_90;
  wire xOutStepReg_reg_n_91;
  wire xOutStepReg_reg_n_92;
  wire xOutStepReg_reg_n_93;
  wire xOutStepReg_reg_n_94;
  wire xOutStepReg_reg_n_95;
  wire xOutStepReg_reg_n_96;
  wire xOutStepReg_reg_n_97;
  wire xOutStepReg_reg_n_98;
  wire xOutStepReg_reg_n_99;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    multOp
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({A,B}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutReg_reg
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31],\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const1> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const1> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({xOutReg_reg_n_74,xOutReg_reg_n_75,xOutReg_reg_n_76,xOutReg_reg_n_77,xOutReg_reg_n_78,xOutReg_reg_n_79,xOutReg_reg_n_80,xOutReg_reg_n_81,xOutReg_reg_n_82,xOutReg_reg_n_83,xOutReg_reg_n_84,xOutReg_reg_n_85,xOutReg_reg_n_86,xOutReg_reg_n_87,xOutReg_reg_n_88,xOutReg_reg_n_89,xOutReg_reg_n_90,xOutReg_reg_n_91,xOutReg_reg_n_92,xOutReg_reg_n_93,xOutReg_reg_n_94,xOutReg_reg_n_95,xOutReg_reg_n_96,xOutReg_reg_n_97,xOutReg_reg_n_98,xOutReg_reg_n_99,xOutReg_reg_n_100,xOutReg_reg_n_101,xOutReg_reg_n_102,xOutReg_reg_n_103,xOutReg_reg_n_104,xOutReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1
       (.I0(xOutReg_reg_n_90),
        .I1(xOutReg_reg_n_74),
        .O(multOp_0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10
       (.I0(xOutReg_reg_n_99),
        .I1(xOutReg_reg_n_83),
        .O(multOp_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_10__0
       (.I0(xOutStepReg_reg_n_99),
        .I1(xOutStepReg_reg_n_83),
        .O(multOp_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11
       (.I0(xOutReg_reg_n_100),
        .I1(xOutReg_reg_n_84),
        .O(multOp_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_11__0
       (.I0(xOutStepReg_reg_n_100),
        .I1(xOutStepReg_reg_n_84),
        .O(multOp_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12
       (.I0(xOutReg_reg_n_101),
        .I1(xOutReg_reg_n_85),
        .O(multOp_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_12__0
       (.I0(xOutStepReg_reg_n_101),
        .I1(xOutStepReg_reg_n_85),
        .O(multOp_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13
       (.I0(xOutReg_reg_n_102),
        .I1(xOutReg_reg_n_86),
        .O(multOp_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_13__0
       (.I0(xOutStepReg_reg_n_102),
        .I1(xOutStepReg_reg_n_86),
        .O(multOp_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14
       (.I0(xOutReg_reg_n_103),
        .I1(xOutReg_reg_n_87),
        .O(multOp_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_14__0
       (.I0(xOutStepReg_reg_n_103),
        .I1(xOutStepReg_reg_n_87),
        .O(multOp_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15
       (.I0(xOutReg_reg_n_104),
        .I1(xOutReg_reg_n_88),
        .O(multOp_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_15__0
       (.I0(xOutStepReg_reg_n_104),
        .I1(xOutStepReg_reg_n_88),
        .O(multOp_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16
       (.I0(xOutReg_reg_n_105),
        .I1(xOutReg_reg_n_89),
        .O(multOp_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_16__0
       (.I0(xOutStepReg_reg_n_105),
        .I1(xOutStepReg_reg_n_89),
        .O(multOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_1__0
       (.I0(xOutStepReg_reg_n_90),
        .I1(xOutStepReg_reg_n_74),
        .O(multOp_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2
       (.I0(xOutReg_reg_n_91),
        .I1(xOutReg_reg_n_75),
        .O(multOp_0[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_2__0
       (.I0(xOutStepReg_reg_n_91),
        .I1(xOutStepReg_reg_n_75),
        .O(multOp_1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3
       (.I0(xOutReg_reg_n_92),
        .I1(xOutReg_reg_n_76),
        .O(multOp_0[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_3__0
       (.I0(xOutStepReg_reg_n_92),
        .I1(xOutStepReg_reg_n_76),
        .O(multOp_1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4
       (.I0(xOutReg_reg_n_93),
        .I1(xOutReg_reg_n_77),
        .O(multOp_0[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_4__0
       (.I0(xOutStepReg_reg_n_93),
        .I1(xOutStepReg_reg_n_77),
        .O(multOp_1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5
       (.I0(xOutReg_reg_n_94),
        .I1(xOutReg_reg_n_78),
        .O(multOp_0[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_5__0
       (.I0(xOutStepReg_reg_n_94),
        .I1(xOutStepReg_reg_n_78),
        .O(multOp_1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6
       (.I0(xOutReg_reg_n_95),
        .I1(xOutReg_reg_n_79),
        .O(multOp_0[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_6__0
       (.I0(xOutStepReg_reg_n_95),
        .I1(xOutStepReg_reg_n_79),
        .O(multOp_1[10]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7
       (.I0(xOutReg_reg_n_96),
        .I1(xOutReg_reg_n_80),
        .O(multOp_0[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_7__0
       (.I0(xOutStepReg_reg_n_96),
        .I1(xOutStepReg_reg_n_80),
        .O(multOp_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8
       (.I0(xOutReg_reg_n_97),
        .I1(xOutReg_reg_n_81),
        .O(multOp_0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_8__0
       (.I0(xOutStepReg_reg_n_97),
        .I1(xOutStepReg_reg_n_81),
        .O(multOp_1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9
       (.I0(xOutReg_reg_n_98),
        .I1(xOutReg_reg_n_82),
        .O(multOp_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    xOutReg_reg_i_9__0
       (.I0(xOutStepReg_reg_n_98),
        .I1(xOutStepReg_reg_n_82),
        .O(multOp_1[7]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    xOutStepReg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .B(B),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15],\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const1> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(wr_clk),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .P({xOutStepReg_reg_n_74,xOutStepReg_reg_n_75,xOutStepReg_reg_n_76,xOutStepReg_reg_n_77,xOutStepReg_reg_n_78,xOutStepReg_reg_n_79,xOutStepReg_reg_n_80,xOutStepReg_reg_n_81,xOutStepReg_reg_n_82,xOutStepReg_reg_n_83,xOutStepReg_reg_n_84,xOutStepReg_reg_n_85,xOutStepReg_reg_n_86,xOutStepReg_reg_n_87,xOutStepReg_reg_n_88,xOutStepReg_reg_n_89,xOutStepReg_reg_n_90,xOutStepReg_reg_n_91,xOutStepReg_reg_n_92,xOutStepReg_reg_n_93,xOutStepReg_reg_n_94,xOutStepReg_reg_n_95,xOutStepReg_reg_n_96,xOutStepReg_reg_n_97,xOutStepReg_reg_n_98,xOutStepReg_reg_n_99,xOutStepReg_reg_n_100,xOutStepReg_reg_n_101,xOutStepReg_reg_n_102,xOutStepReg_reg_n_103,xOutStepReg_reg_n_104,xOutStepReg_reg_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
endmodule

module round_1
   (x,
    xOutStepReg_reg,
    xStep,
    multOp,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    multOp_0,
    multOp_1,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3,
    multOp_2,
    multOp_3,
    xOutStepReg_reg_4,
    xOutStepReg_reg_5,
    multOp_4,
    multOp_5,
    wr_clk,
    fifo_out,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 );
  output [15:0]x;
  output [15:0]xOutStepReg_reg;
  output [15:0]xStep;
  output [15:0]multOp;
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  output [15:0]xOutStepReg_reg_2;
  output [15:0]xOutStepReg_reg_3;
  output [15:0]multOp_2;
  output [15:0]multOp_3;
  output [15:0]xOutStepReg_reg_4;
  output [15:0]xOutStepReg_reg_5;
  output [15:0]multOp_4;
  output [15:0]multOp_5;
  input wr_clk;
  input [31:0]fifo_out;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  input [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;

  wire [31:0]fifo_out;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire [15:0]multOp;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire [15:0]multOp_2;
  wire [15:0]multOp_3;
  wire [15:0]multOp_4;
  wire [15:0]multOp_5;
  wire wr_clk;
  wire [15:0]x;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xStep;

  coreTransform_53 \transformLoop[0].ct 
       (.fifo_out(fifo_out),
        .wr_clk(wr_clk),
        .x(x),
        .xOutStepReg_reg_0(xOutStepReg_reg));
  coreTransform_54 \transformLoop[1].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg ),
        .multOp_0(multOp),
        .wr_clk(wr_clk),
        .xStep(xStep));
  coreTransform_55 \transformLoop[2].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 ),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_0),
        .xOutStepReg_reg_1(xOutStepReg_reg_1));
  coreTransform_56 \transformLoop[3].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_1 ),
        .multOp_0(multOp_0),
        .multOp_1(multOp_1),
        .wr_clk(wr_clk));
  coreTransform_57 \transformLoop[4].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 ),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_2),
        .xOutStepReg_reg_1(xOutStepReg_reg_3));
  coreTransform_58 \transformLoop[5].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_3 ),
        .multOp_0(multOp_2),
        .multOp_1(multOp_3),
        .wr_clk(wr_clk));
  coreTransform_59 \transformLoop[6].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 ),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_4),
        .xOutStepReg_reg_1(xOutStepReg_reg_5));
  coreTransform_60 \transformLoop[7].ct 
       (.\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_5 ),
        .multOp_0(multOp_4),
        .multOp_1(multOp_5),
        .wr_clk(wr_clk));
endmodule

module round_2
   (xOutStepReg_reg,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    xOutStepReg_reg_2,
    multOp,
    multOp_0,
    multOp_1,
    multOp_2,
    xOutStepReg_reg_3,
    xOutStepReg_reg_4,
    xOutStepReg_reg_5,
    xOutStepReg_reg_6,
    multOp_3,
    multOp_4,
    multOp_5,
    multOp_6,
    wr_clk,
    xStep,
    x,
    xOutStepReg_reg_7,
    xOutStepReg_reg_8,
    xOutReg_reg,
    xOutReg_reg_0,
    xOutStepReg_reg_9,
    xOutStepReg_reg_10,
    xOutReg_reg_1,
    xOutReg_reg_2,
    xOutStepReg_reg_11,
    xOutStepReg_reg_12,
    xOutReg_reg_3,
    xOutReg_reg_4,
    xOutStepReg_reg_13,
    xOutStepReg_reg_14);
  output [15:0]xOutStepReg_reg;
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  output [15:0]xOutStepReg_reg_2;
  output [15:0]multOp;
  output [15:0]multOp_0;
  output [15:0]multOp_1;
  output [15:0]multOp_2;
  output [15:0]xOutStepReg_reg_3;
  output [15:0]xOutStepReg_reg_4;
  output [15:0]xOutStepReg_reg_5;
  output [15:0]xOutStepReg_reg_6;
  output [15:0]multOp_3;
  output [15:0]multOp_4;
  output [15:0]multOp_5;
  output [15:0]multOp_6;
  input wr_clk;
  input [15:0]xStep;
  input [15:0]x;
  input [15:0]xOutStepReg_reg_7;
  input [15:0]xOutStepReg_reg_8;
  input [15:0]xOutReg_reg;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutStepReg_reg_9;
  input [15:0]xOutStepReg_reg_10;
  input [15:0]xOutReg_reg_1;
  input [15:0]xOutReg_reg_2;
  input [15:0]xOutStepReg_reg_11;
  input [15:0]xOutStepReg_reg_12;
  input [15:0]xOutReg_reg_3;
  input [15:0]xOutReg_reg_4;
  input [15:0]xOutStepReg_reg_13;
  input [15:0]xOutStepReg_reg_14;

  wire [15:0]multOp;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire [15:0]multOp_2;
  wire [15:0]multOp_3;
  wire [15:0]multOp_4;
  wire [15:0]multOp_5;
  wire [15:0]multOp_6;
  wire wr_clk;
  wire [15:0]x;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutReg_reg_2;
  wire [15:0]xOutReg_reg_3;
  wire [15:0]xOutReg_reg_4;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_10;
  wire [15:0]xOutStepReg_reg_11;
  wire [15:0]xOutStepReg_reg_12;
  wire [15:0]xOutStepReg_reg_13;
  wire [15:0]xOutStepReg_reg_14;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xOutStepReg_reg_6;
  wire [15:0]xOutStepReg_reg_7;
  wire [15:0]xOutStepReg_reg_8;
  wire [15:0]xOutStepReg_reg_9;
  wire [15:0]xStep;

  coreTransform_45 ct0
       (.wr_clk(wr_clk),
        .x(x),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .xOutStepReg_reg_1(xOutStepReg_reg_0),
        .xStep(xStep));
  coreTransform_46 ct1
       (.wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_1),
        .xOutStepReg_reg_1(xOutStepReg_reg_2),
        .xOutStepReg_reg_2(xOutStepReg_reg_7),
        .xOutStepReg_reg_3(xOutStepReg_reg_8));
  coreTransform_47 ct2
       (.multOp_0(multOp),
        .multOp_1(multOp_0),
        .wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg),
        .xOutReg_reg_1(xOutReg_reg_0));
  coreTransform_48 ct3
       (.multOp_0(multOp_1),
        .multOp_1(multOp_2),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_9),
        .xOutStepReg_reg_1(xOutStepReg_reg_10));
  coreTransform_49 ct4
       (.wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg_1),
        .xOutReg_reg_1(xOutReg_reg_2),
        .xOutStepReg_reg_0(xOutStepReg_reg_3),
        .xOutStepReg_reg_1(xOutStepReg_reg_4));
  coreTransform_50 ct5
       (.wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_5),
        .xOutStepReg_reg_1(xOutStepReg_reg_6),
        .xOutStepReg_reg_2(xOutStepReg_reg_11),
        .xOutStepReg_reg_3(xOutStepReg_reg_12));
  coreTransform_51 ct6
       (.multOp_0(multOp_3),
        .multOp_1(multOp_4),
        .wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg_3),
        .xOutReg_reg_1(xOutReg_reg_4));
  coreTransform_52 ct7
       (.multOp_0(multOp_5),
        .multOp_1(multOp_6),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_13),
        .xOutStepReg_reg_1(xOutStepReg_reg_14));
endmodule

module round_3
   (x,
    xOutStepReg_reg,
    multOp,
    multOp_0,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    multOp_1,
    multOp_2,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3,
    multOp_3,
    multOp_4,
    xOutStepReg_reg_4,
    xOutStepReg_reg_5,
    multOp_5,
    multOp_6,
    wr_clk,
    xStep,
    xOutReg_reg,
    xOutReg_reg_0,
    xOutReg_reg_1,
    xOutReg_reg_2,
    xOutReg_reg_3,
    xOutReg_reg_4,
    xOutReg_reg_5,
    xOutStepReg_reg_6,
    xOutStepReg_reg_7,
    xOutStepReg_reg_8,
    xOutStepReg_reg_9,
    xOutStepReg_reg_10,
    xOutStepReg_reg_11,
    xOutStepReg_reg_12,
    xOutStepReg_reg_13);
  output [15:0]x;
  output [15:0]xOutStepReg_reg;
  output [15:0]multOp;
  output [15:0]multOp_0;
  output [15:0]xOutStepReg_reg_0;
  output [15:0]xOutStepReg_reg_1;
  output [15:0]multOp_1;
  output [15:0]multOp_2;
  output [15:0]xOutStepReg_reg_2;
  output [15:0]xOutStepReg_reg_3;
  output [15:0]multOp_3;
  output [15:0]multOp_4;
  output [15:0]xOutStepReg_reg_4;
  output [15:0]xOutStepReg_reg_5;
  output [15:0]multOp_5;
  output [15:0]multOp_6;
  input wr_clk;
  input [15:0]xStep;
  input [15:0]xOutReg_reg;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;
  input [15:0]xOutReg_reg_2;
  input [15:0]xOutReg_reg_3;
  input [15:0]xOutReg_reg_4;
  input [15:0]xOutReg_reg_5;
  input [15:0]xOutStepReg_reg_6;
  input [15:0]xOutStepReg_reg_7;
  input [15:0]xOutStepReg_reg_8;
  input [15:0]xOutStepReg_reg_9;
  input [15:0]xOutStepReg_reg_10;
  input [15:0]xOutStepReg_reg_11;
  input [15:0]xOutStepReg_reg_12;
  input [15:0]xOutStepReg_reg_13;

  wire [15:0]multOp;
  wire [15:0]multOp_0;
  wire [15:0]multOp_1;
  wire [15:0]multOp_2;
  wire [15:0]multOp_3;
  wire [15:0]multOp_4;
  wire [15:0]multOp_5;
  wire [15:0]multOp_6;
  wire wr_clk;
  wire [15:0]x;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutReg_reg_2;
  wire [15:0]xOutReg_reg_3;
  wire [15:0]xOutReg_reg_4;
  wire [15:0]xOutReg_reg_5;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_10;
  wire [15:0]xOutStepReg_reg_11;
  wire [15:0]xOutStepReg_reg_12;
  wire [15:0]xOutStepReg_reg_13;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xOutStepReg_reg_6;
  wire [15:0]xOutStepReg_reg_7;
  wire [15:0]xOutStepReg_reg_8;
  wire [15:0]xOutStepReg_reg_9;
  wire [15:0]xStep;

  coreTransform_37 \transformLoop[0].ct0 
       (.wr_clk(wr_clk),
        .x(x),
        .xOutReg_reg_0(xOutReg_reg),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .xStep(xStep));
  coreTransform_38 \transformLoop[0].ct1 
       (.multOp_0(multOp),
        .multOp_1(multOp_0),
        .wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg_0),
        .xOutReg_reg_1(xOutReg_reg_1));
  coreTransform_39 \transformLoop[1].ct0 
       (.wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg_2),
        .xOutReg_reg_1(xOutReg_reg_3),
        .xOutStepReg_reg_0(xOutStepReg_reg_0),
        .xOutStepReg_reg_1(xOutStepReg_reg_1));
  coreTransform_40 \transformLoop[1].ct1 
       (.multOp_0(multOp_1),
        .multOp_1(multOp_2),
        .wr_clk(wr_clk),
        .xOutReg_reg_0(xOutReg_reg_4),
        .xOutReg_reg_1(xOutReg_reg_5));
  coreTransform_41 \transformLoop[2].ct0 
       (.wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_2),
        .xOutStepReg_reg_1(xOutStepReg_reg_3),
        .xOutStepReg_reg_2(xOutStepReg_reg_6),
        .xOutStepReg_reg_3(xOutStepReg_reg_7));
  coreTransform_42 \transformLoop[2].ct1 
       (.multOp_0(multOp_3),
        .multOp_1(multOp_4),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_8),
        .xOutStepReg_reg_1(xOutStepReg_reg_9));
  coreTransform_43 \transformLoop[3].ct0 
       (.wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_4),
        .xOutStepReg_reg_1(xOutStepReg_reg_5),
        .xOutStepReg_reg_2(xOutStepReg_reg_10),
        .xOutStepReg_reg_3(xOutStepReg_reg_11));
  coreTransform_44 \transformLoop[3].ct1 
       (.multOp_0(multOp_5),
        .multOp_1(multOp_6),
        .wr_clk(wr_clk),
        .xOutStepReg_reg_0(xOutStepReg_reg_12),
        .xOutStepReg_reg_1(xOutStepReg_reg_13));
endmodule

module round_4
   (din,
    \infer_fifo.block_ram_performance.fifo_ram_reg ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_0 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_1 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_2 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_3 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_4 ,
    \infer_fifo.block_ram_performance.fifo_ram_reg_5 ,
    bftClk_IBUF_BUFG,
    xStep,
    x,
    xOutReg_reg,
    xOutReg_reg_0,
    xOutReg_reg_1,
    xOutReg_reg_2,
    xOutReg_reg_3,
    xOutReg_reg_4,
    xOutStepReg_reg,
    xOutStepReg_reg_0,
    xOutStepReg_reg_1,
    xOutStepReg_reg_2,
    xOutStepReg_reg_3,
    xOutStepReg_reg_4,
    xOutStepReg_reg_5,
    xOutStepReg_reg_6);
  output [31:0]din;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  output [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  input bftClk_IBUF_BUFG;
  input [15:0]xStep;
  input [15:0]x;
  input [15:0]xOutReg_reg;
  input [15:0]xOutReg_reg_0;
  input [15:0]xOutReg_reg_1;
  input [15:0]xOutReg_reg_2;
  input [15:0]xOutReg_reg_3;
  input [15:0]xOutReg_reg_4;
  input [15:0]xOutStepReg_reg;
  input [15:0]xOutStepReg_reg_0;
  input [15:0]xOutStepReg_reg_1;
  input [15:0]xOutStepReg_reg_2;
  input [15:0]xOutStepReg_reg_3;
  input [15:0]xOutStepReg_reg_4;
  input [15:0]xOutStepReg_reg_5;
  input [15:0]xOutStepReg_reg_6;

  wire bftClk_IBUF_BUFG;
  wire [31:0]din;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_0 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_1 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_2 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_3 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_4 ;
  wire [31:0]\infer_fifo.block_ram_performance.fifo_ram_reg_5 ;
  wire [15:0]x;
  wire [15:0]xOutReg_reg;
  wire [15:0]xOutReg_reg_0;
  wire [15:0]xOutReg_reg_1;
  wire [15:0]xOutReg_reg_2;
  wire [15:0]xOutReg_reg_3;
  wire [15:0]xOutReg_reg_4;
  wire [15:0]xOutStepReg_reg;
  wire [15:0]xOutStepReg_reg_0;
  wire [15:0]xOutStepReg_reg_1;
  wire [15:0]xOutStepReg_reg_2;
  wire [15:0]xOutStepReg_reg_3;
  wire [15:0]xOutStepReg_reg_4;
  wire [15:0]xOutStepReg_reg_5;
  wire [15:0]xOutStepReg_reg_6;
  wire [15:0]xStep;

  coreTransform \transformLoop[0].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din[15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg [15:0]),
        .x(x),
        .xStep(xStep));
  coreTransform_30 \transformLoop[1].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .din(din[31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg [31:16]),
        .xOutReg_reg_0(xOutReg_reg),
        .xOutReg_reg_1(xOutReg_reg_0));
  coreTransform_31 \transformLoop[2].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 [15:0]),
        .xOutReg_reg_0(xOutReg_reg_1),
        .xOutReg_reg_1(xOutReg_reg_2));
  coreTransform_32 \transformLoop[3].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_0 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_1 [31:16]),
        .xOutReg_reg_0(xOutReg_reg_3),
        .xOutReg_reg_1(xOutReg_reg_4));
  coreTransform_33 \transformLoop[4].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 [15:0]),
        .xOutStepReg_reg_0(xOutStepReg_reg),
        .xOutStepReg_reg_1(xOutStepReg_reg_0));
  coreTransform_34 \transformLoop[5].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_2 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_3 [31:16]),
        .xOutStepReg_reg_0(xOutStepReg_reg_1),
        .xOutStepReg_reg_1(xOutStepReg_reg_2));
  coreTransform_35 \transformLoop[6].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 [15:0]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 [15:0]),
        .xOutStepReg_reg_0(xOutStepReg_reg_3),
        .xOutStepReg_reg_1(xOutStepReg_reg_4));
  coreTransform_36 \transformLoop[7].ct 
       (.bftClk_IBUF_BUFG(bftClk_IBUF_BUFG),
        .\infer_fifo.block_ram_performance.fifo_ram_reg (\infer_fifo.block_ram_performance.fifo_ram_reg_4 [31:16]),
        .\infer_fifo.block_ram_performance.fifo_ram_reg_0 (\infer_fifo.block_ram_performance.fifo_ram_reg_5 [31:16]),
        .xOutStepReg_reg_0(xOutStepReg_reg_5),
        .xOutStepReg_reg_1(xOutStepReg_reg_6));
endmodule
