Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sat Feb  1 13:42:45 2025
| Host              : arix8 running 64-bit Ubuntu 24.04.1 LTS
| Command           : report_timing -max_paths 10 -file ./report/lenet5_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 3.103ns (77.556%)  route 0.898ns (22.444%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.214     3.435    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.535 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.721    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.759 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.945    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.983 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.031    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 3.103ns (77.575%)  route 0.897ns (22.425%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[22])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.213     3.434    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.534 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.720    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.758 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.944    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.982 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 3.103ns (77.575%)  route 0.897ns (22.425%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[22])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.213     3.434    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.534 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.720    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.758 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.944    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.982 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 3.103ns (77.575%)  route 0.897ns (22.425%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[22])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.213     3.434    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.534 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.720    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.758 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.944    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.982 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 3.103ns (77.575%)  route 0.897ns (22.425%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[22])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.213     3.434    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.534 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.720    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.758 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.944    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.982 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 3.103ns (77.575%)  route 0.897ns (22.425%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  bd_0_i/hls_inst/inst/grp_CONVOLUTION_LAYER_1_fu_24/grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56/fmul_32ns_32ns_32_3_max_dsp_1_U10/din0_buf1_reg[7]/Q
                         net (fo=10, unplaced)        0.236     0.343    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.192     0.535 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.535    <hidden>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.076     0.611 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.611    <hidden>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.505     1.116 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.116    <hidden>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.047     1.163 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.163    <hidden>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.585     1.748 f  <hidden>
                         net (fo=1, unplaced)         0.000     1.748    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.870 r  <hidden>
                         net (fo=1, unplaced)         0.014     1.884    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.430 f  <hidden>
                         net (fo=1, unplaced)         0.000     2.430    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.552 r  <hidden>
                         net (fo=1, unplaced)         0.014     2.566    <hidden>
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[22])
                                                      0.546     3.112 f  <hidden>
                         net (fo=1, unplaced)         0.000     3.112    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[22]_P[22])
                                                      0.109     3.221 r  <hidden>
                         net (fo=2, unplaced)         0.213     3.434    <hidden>
                         LUT6 (Prop_LUT6_I3_O)        0.100     3.534 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.720    <hidden>
                         LUT2 (Prop_LUT2_I0_O)        0.038     3.758 r  <hidden>
                         net (fo=1, unplaced)         0.186     3.944    <hidden>
                         LUT3 (Prop_LUT3_I0_O)        0.038     3.982 r  <hidden>
                         net (fo=1, unplaced)         0.048     4.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3565, unset)         0.021    10.021    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000    10.021    
                         clock uncertainty           -0.035     9.986    
                         FDRE (Setup_FDRE_C_D)        0.025    10.011    <hidden>
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.981    




