verilog xil_defaultlib  \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Regs_0/src/Regs.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Regs_0/sim/Regs_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_CPU.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_IF.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/REG32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/add_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/IF_reg_ID.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_ID.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ImmGen.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/SCPU_ctrl.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ID_reg_Ex.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Ex.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/ALU.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Ex_reg_Mem.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_Mem.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Mem_reg_WB.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/Pipeline_WB.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX2T1_32.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX2T1_32_1.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/src/MUX4T1_32_0.v" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/Pipeline_CPU_0/sim/Pipeline_CPU_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
