static void\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 =\r\nF_2 ( V_2 , F_3 ( * V_4 ) , V_5 ) ;\r\nF_4 ( V_4 -> V_6 -> V_7 , V_4 -> V_8 ) ;\r\n}\r\nstatic int\r\nF_5 ( struct V_9 * V_2 ,\r\nconst struct V_10 * V_11 ,\r\nvoid * V_12 , T_1 V_13 , struct V_14 * * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_2 ) ;\r\nstruct V_18 * V_6 = V_17 -> V_2 . V_6 ;\r\nstruct V_19 * V_20 = V_6 -> V_21 -> V_2 . V_22 . V_23 . V_20 ;\r\nconst struct V_24 * V_25 = V_11 -> V_26 ;\r\nstruct V_3 * V_4 ;\r\nint V_27 ;\r\nif ( ! ( V_4 = F_6 ( sizeof( * V_4 ) , V_28 ) ) )\r\nreturn - V_29 ;\r\nF_7 ( & V_30 , V_11 , & V_4 -> V_5 ) ;\r\nV_4 -> V_6 = V_6 ;\r\n* V_15 = & V_4 -> V_5 . V_2 ;\r\nV_27 = V_25 -> V_31 ( V_20 , V_11 , V_12 , V_13 , & V_4 -> V_5 . V_4 ) ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nV_4 -> V_8 = V_17 -> V_32 -> V_33 ( V_17 , V_4 -> V_5 . V_4 ,\r\nV_11 -> V_34 ) ;\r\nif ( V_4 -> V_8 < 0 )\r\nreturn V_4 -> V_8 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_8 ( struct V_9 * V_2 , int V_35 ,\r\nstruct V_10 * V_25 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_2 ) ;\r\nstruct V_36 * V_21 = V_17 -> V_2 . V_6 -> V_21 ;\r\nstruct V_19 * V_20 = V_21 -> V_2 . V_22 . V_23 . V_20 ;\r\nconst struct V_24 * V_11 = NULL ;\r\nV_25 -> V_22 = F_9 ( V_20 , V_37 ) ;\r\nif ( V_25 -> V_22 && V_25 -> V_22 -> V_32 -> V_2 . V_25 ) {\r\nV_25 -> V_22 -> V_32 -> V_2 . V_25 ( V_25 , V_35 , & V_11 ) ;\r\nif ( V_11 ) {\r\nV_25 -> V_26 = V_11 ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_38 ;\r\n}\r\nstatic void\r\nF_10 ( struct V_9 * V_2 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_2 ) ;\r\nV_17 -> V_32 -> V_39 ( V_17 ) ;\r\n}\r\nstatic int\r\nF_11 ( struct V_9 * V_2 )\r\n{\r\nstruct V_16 * V_17 = V_16 ( V_2 ) ;\r\nreturn V_17 -> V_32 -> V_40 ( V_17 ) ;\r\n}\r\nstatic void *\r\nF_12 ( struct V_9 * V_2 )\r\n{\r\nreturn V_16 ( V_2 ) ;\r\n}\r\nint\r\nF_13 ( const struct V_41 * V_32 ,\r\nconst struct V_42 * V_43 ,\r\nstruct V_18 * V_6 , int V_44 , int V_45 , T_2 V_46 ,\r\nconst struct V_10 * V_11 ,\r\nstruct V_14 * * V_15 )\r\n{\r\nstruct V_47 * V_48 = V_11 -> V_48 ;\r\nstruct V_49 * V_50 ;\r\nstruct V_16 * V_17 ;\r\nint V_27 ;\r\nif ( ! ( V_17 = F_6 ( sizeof( * V_17 ) , V_28 ) ) )\r\nreturn - V_29 ;\r\n* V_15 = & V_17 -> V_2 . V_4 ;\r\nV_17 -> V_32 = V_32 ;\r\nV_27 = F_14 ( & V_51 , V_43 , V_6 ,\r\nV_44 , V_44 , V_45 , V_11 , & V_17 -> V_2 ) ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nV_50 = F_15 ( V_48 , V_46 ) ;\r\nif ( F_16 ( V_50 ) )\r\nreturn F_17 ( V_50 ) ;\r\nif ( V_50 -> V_52 - V_50 -> V_53 != 0xfff )\r\nreturn - V_38 ;\r\nswitch ( V_50 -> V_54 ) {\r\ncase V_55 :\r\nV_17 -> V_46 = 0x00000001 | V_50 -> V_53 >> 8 ;\r\nbreak;\r\ncase V_56 :\r\nV_17 -> V_46 = 0x00000003 | V_50 -> V_53 >> 8 ;\r\nbreak;\r\ndefault:\r\nreturn - V_38 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_18 ( struct V_16 * V_17 ,\r\nstruct V_14 * V_4 , T_1 V_34 )\r\n{\r\nreturn F_19 ( V_17 -> V_2 . V_6 -> V_7 , V_4 ,\r\nV_17 -> V_2 . V_44 . V_57 , - 10 , V_34 ,\r\nV_17 -> V_2 . V_44 . V_57 << 28 |\r\nV_17 -> V_2 . V_44 . V_57 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_16 * V_17 )\r\n{\r\nstruct V_36 * V_21 = V_17 -> V_2 . V_6 -> V_21 ;\r\nstruct V_58 * V_23 = & V_21 -> V_2 . V_22 . V_23 ;\r\nstruct V_19 * V_20 = V_23 -> V_20 ;\r\nint V_59 = V_17 -> V_2 . V_44 . V_59 ;\r\nint V_57 = V_17 -> V_2 . V_44 . V_57 ;\r\nF_21 ( V_20 , 0x610200 + ( V_59 * 0x0010 ) , 0x00001010 , 0x00001000 ) ;\r\nF_21 ( V_20 , 0x610200 + ( V_59 * 0x0010 ) , 0x00000003 , 0x00000000 ) ;\r\nif ( F_22 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x610200 + (ctrl * 0x10)) & 0x001e0000))\r\nbreak;\r\n) < 0 ) {\r\nF_23 ( V_23 , L_1 , V_57 ,\r\nF_24 ( V_20 , 0x610200 + ( V_59 * 0x10 ) ) ) ;\r\n}\r\nF_21 ( V_20 , 0x610028 , 0x00010001 << V_57 , 0x00000000 << V_57 ) ;\r\n}\r\nstatic int\r\nF_25 ( struct V_16 * V_17 )\r\n{\r\nstruct V_36 * V_21 = V_17 -> V_2 . V_6 -> V_21 ;\r\nstruct V_58 * V_23 = & V_21 -> V_2 . V_22 . V_23 ;\r\nstruct V_19 * V_20 = V_23 -> V_20 ;\r\nint V_59 = V_17 -> V_2 . V_44 . V_59 ;\r\nint V_57 = V_17 -> V_2 . V_44 . V_57 ;\r\nF_21 ( V_20 , 0x610028 , 0x00010000 << V_57 , 0x00010000 << V_57 ) ;\r\nF_26 ( V_20 , 0x610204 + ( V_59 * 0x0010 ) , V_17 -> V_46 ) ;\r\nF_26 ( V_20 , 0x610208 + ( V_59 * 0x0010 ) , 0x00010000 ) ;\r\nF_26 ( V_20 , 0x61020c + ( V_59 * 0x0010 ) , V_59 ) ;\r\nF_21 ( V_20 , 0x610200 + ( V_59 * 0x0010 ) , 0x00000010 , 0x00000010 ) ;\r\nF_26 ( V_20 , 0x640000 + ( V_59 * 0x1000 ) , 0x00000000 ) ;\r\nF_26 ( V_20 , 0x610200 + ( V_59 * 0x0010 ) , 0x00000013 ) ;\r\nif ( F_22 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x610200 + (ctrl * 0x10)) & 0x80000000))\r\nbreak;\r\n) < 0 ) {\r\nF_23 ( V_23 , L_2 , V_57 ,\r\nF_24 ( V_20 , 0x610200 + ( V_59 * 0x10 ) ) ) ;\r\nreturn - V_60 ;\r\n}\r\nreturn 0 ;\r\n}
