/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [32:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [23:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [24:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  reg [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  reg [22:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_14z;
  reg [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z[29] | in_data[10]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z[3] | celloutsig_0_5z[13]);
  assign celloutsig_0_24z = ~(celloutsig_0_11z | celloutsig_0_17z);
  assign celloutsig_1_12z = celloutsig_1_0z[6:1] + { celloutsig_1_5z[10:7], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_9z = celloutsig_0_5z[17:9] + { in_data[6:0], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_3z[2:0], celloutsig_0_6z } + { celloutsig_0_0z[6], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z } == { celloutsig_1_2z[5:4], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_21z = { celloutsig_0_20z[13:10], celloutsig_0_9z } == { celloutsig_0_0z[26:16], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[147:126], celloutsig_1_0z } >= in_data[141:112];
  assign celloutsig_1_9z = { celloutsig_1_5z[11:2], celloutsig_1_7z, celloutsig_1_7z } >= { in_data[144:137], celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_0z[6:5], celloutsig_0_11z, celloutsig_0_4z } >= in_data[71:57];
  assign celloutsig_0_29z = celloutsig_0_5z[17:12] >= celloutsig_0_3z[6:1];
  assign celloutsig_0_40z = { celloutsig_0_23z[18:13], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_32z } <= { celloutsig_0_10z[13:3], celloutsig_0_16z };
  assign celloutsig_1_8z = { celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } <= { in_data[145:133], celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[40:35], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } <= { celloutsig_0_5z[14:13], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[22:21], celloutsig_0_2z } <= { in_data[18:17], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_4z[7:1] <= { celloutsig_0_9z[6:2], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_28z = celloutsig_0_0z[12:8] <= celloutsig_0_14z[5:1];
  assign celloutsig_0_11z = { celloutsig_0_10z[11:9], celloutsig_0_7z, celloutsig_0_6z } || { celloutsig_0_3z[6:4], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_2z = { celloutsig_0_0z[19:13], celloutsig_0_1z } || { celloutsig_0_0z[17:11], celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_5z[6] & ~(celloutsig_1_8z);
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_5z[19]);
  assign celloutsig_0_3z = { celloutsig_0_0z[19:13], celloutsig_0_1z } * celloutsig_0_0z[20:13];
  assign celloutsig_0_42z = { celloutsig_0_38z[2:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_28z } * celloutsig_0_23z[21:12];
  assign celloutsig_1_5z = { in_data[179:174], celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_2z[7:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[153:148], celloutsig_1_3z } * in_data[105:99];
  assign celloutsig_0_20z = { celloutsig_0_19z[17:8], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_7z } * { celloutsig_0_3z[6:0], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_19z[11:10], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_20z } * in_data[30:6];
  assign celloutsig_0_32z = celloutsig_0_0z[17] ? { celloutsig_0_20z[3:2], celloutsig_0_27z } : { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_16z };
  assign out_data[9:0] = celloutsig_0_20z[13] ? { celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_16z } : celloutsig_0_5z[12:3];
  assign celloutsig_1_2z = in_data[185] ? in_data[149:141] : in_data[170:162];
  assign celloutsig_1_4z = celloutsig_1_2z[6] ? celloutsig_1_0z[6:0] : celloutsig_1_0z[7:1];
  assign celloutsig_0_10z = celloutsig_0_5z[10] ? { celloutsig_0_4z[9:0], celloutsig_0_3z } : { celloutsig_0_5z[14:11], 1'h0, celloutsig_0_5z[9], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_11z ? { celloutsig_0_7z, celloutsig_0_3z } : celloutsig_0_5z[18:10];
  assign celloutsig_0_19z = celloutsig_0_13z ? { celloutsig_0_0z[29:7], celloutsig_0_6z } : { celloutsig_0_14z[8:3], celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_12z ? { celloutsig_0_4z[11:7], celloutsig_0_24z } : celloutsig_0_3z[6:1];
  assign celloutsig_1_1z = { celloutsig_1_0z[6:1], celloutsig_1_0z } != in_data[182:169];
  assign celloutsig_1_6z = celloutsig_1_4z != celloutsig_1_2z[8:2];
  assign celloutsig_0_1z = celloutsig_0_0z[24:22] != in_data[3:1];
  assign celloutsig_0_27z = celloutsig_0_26z != { celloutsig_0_19z[7:5], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_1_14z = { in_data[137:131], celloutsig_1_12z } << { in_data[148:147], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[83:51] >>> in_data[71:39];
  assign celloutsig_0_38z = { celloutsig_0_9z[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z } >>> { celloutsig_0_19z[6:5], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_29z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z } >>> { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_50z = celloutsig_0_9z[8:6] ~^ celloutsig_0_42z[9:7];
  assign celloutsig_1_0z = in_data[132:125] ~^ in_data[151:144];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[80:69];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_5z = celloutsig_0_0z[25:3];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_18z = celloutsig_1_14z[4:0];
  assign { out_data[132:128], out_data[96], out_data[34:32], out_data[17:10] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_5z[20:13] };
endmodule
