git clone --depth 1 --no-tags https://github.com/matrix-io/matrix-voice-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/141596082
git clone --depth 1 --no-tags https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/140037388
git clone --depth 1 --no-tags https://github.com/zxc479773533/HUST-Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/136584400
git clone --depth 1 --no-tags https://github.com/fpgasystems/groundhog.git f:/verilog_sva_gh_scraper/data/full_repos/136801486
git clone --depth 1 --no-tags https://github.com/EnigmaCurry/SAP.git f:/verilog_sva_gh_scraper/data/full_repos/137592045
git clone --depth 1 --no-tags https://github.com/emard/galaksija.git f:/verilog_sva_gh_scraper/data/full_repos/136987476
git clone --depth 1 --no-tags https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq.git f:/verilog_sva_gh_scraper/data/full_repos/141205337
git clone --depth 1 --no-tags https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/137862496
git clone --depth 1 --no-tags https://github.com/nvdla/vp_awsfpga.git f:/verilog_sva_gh_scraper/data/full_repos/136982312
git clone --depth 1 --no-tags https://github.com/aionnetwork/aion_epic_fpgaminer.git f:/verilog_sva_gh_scraper/data/full_repos/142318344
git clone --depth 1 --no-tags https://github.com/jpt13653903/FUI-Audio-DAC.git f:/verilog_sva_gh_scraper/data/full_repos/140927679
git clone --depth 1 --no-tags https://github.com/JonnyLe/mipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/141361672
git clone --depth 1 --no-tags https://github.com/Hara-Laboratory/subrisc.git f:/verilog_sva_gh_scraper/data/full_repos/137864111
git clone --depth 1 --no-tags https://github.com/xkw168/Digital-recognition.git f:/verilog_sva_gh_scraper/data/full_repos/136908314
git clone --depth 1 --no-tags https://github.com/apertus-open-source-cinema/axiom-micro-gateware.git f:/verilog_sva_gh_scraper/data/full_repos/139121748
git clone --depth 1 --no-tags https://github.com/mediaic/VLSI_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/139417489
git clone --depth 1 --no-tags https://github.com/j40903272/CA2017.git f:/verilog_sva_gh_scraper/data/full_repos/142997451
git clone --depth 1 --no-tags https://github.com/SYZYGYfpga/xem7320-syzygy-samples.git f:/verilog_sva_gh_scraper/data/full_repos/141490569
git clone --depth 1 --no-tags https://github.com/guoyijiang/VerilogModule-IIC_Master.git f:/verilog_sva_gh_scraper/data/full_repos/139176233
git clone --depth 1 --no-tags https://github.com/stratoes/FPGA-edge_detect.git f:/verilog_sva_gh_scraper/data/full_repos/137436868
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation.git f:/verilog_sva_gh_scraper/data/full_repos/140018865
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/cnn_conv_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/135085004
git clone --depth 1 --no-tags https://github.com/thejokerlol/AXI_Slave_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/135432522
git clone --depth 1 --no-tags https://github.com/ricerodriguez/ttu-lab1-code-examples.git f:/verilog_sva_gh_scraper/data/full_repos/137665149
git clone --depth 1 --no-tags https://github.com/olofk/de0_nano.git f:/verilog_sva_gh_scraper/data/full_repos/139228007
git clone --depth 1 --no-tags https://github.com/go4retro/Nu8500.git f:/verilog_sva_gh_scraper/data/full_repos/137712472
git clone --depth 1 --no-tags https://github.com/YangYunLong1988/w5500.git f:/verilog_sva_gh_scraper/data/full_repos/140139606
git clone --depth 1 --no-tags https://github.com/Toodyao/8086-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/138964247
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7.git f:/verilog_sva_gh_scraper/data/full_repos/138117681
git clone --depth 1 --no-tags https://github.com/forschumi/LROTS.git f:/verilog_sva_gh_scraper/data/full_repos/141582589
git clone --depth 1 --no-tags https://github.com/victoresque/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/137523983
git clone --depth 1 --no-tags https://github.com/k0nze/ultrazed_acp_example.git f:/verilog_sva_gh_scraper/data/full_repos/137195936
git clone --depth 1 --no-tags https://github.com/rahulagnisys/ahb_vip.git f:/verilog_sva_gh_scraper/data/full_repos/137631489
git clone --depth 1 --no-tags https://github.com/juanmard/screen-pacman.git f:/verilog_sva_gh_scraper/data/full_repos/142479373
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/BTB.git f:/verilog_sva_gh_scraper/data/full_repos/137021402
git clone --depth 1 --no-tags https://github.com/pbzweihander/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/135290766
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/140036478
git clone --depth 1 --no-tags https://github.com/AndyTQ/Snake-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/141175658
git clone --depth 1 --no-tags https://github.com/desaster/verilog-6502-ledblink.git f:/verilog_sva_gh_scraper/data/full_repos/140572461
git clone --depth 1 --no-tags https://github.com/BilyZ98/singlecycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/138002150
git clone --depth 1 --no-tags https://github.com/OniDaito/FPGAMetaBalls.git f:/verilog_sva_gh_scraper/data/full_repos/138514313
git clone --depth 1 --no-tags https://github.com/joshjiejie/HitGraph.git f:/verilog_sva_gh_scraper/data/full_repos/141060642
git clone --depth 1 --no-tags https://github.com/huanghongxun/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/137045072
git clone --depth 1 --no-tags https://github.com/alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/140034980
git clone --depth 1 --no-tags https://github.com/go4retro/Fake6523.git f:/verilog_sva_gh_scraper/data/full_repos/138822630
git clone --depth 1 --no-tags https://github.com/qiaosiyi/progASICp4SWITCH.git f:/verilog_sva_gh_scraper/data/full_repos/139593419
git clone --depth 1 --no-tags https://github.com/coldnew-examples/DE2-115-Led-Blink.git f:/verilog_sva_gh_scraper/data/full_repos/135963372
git clone --depth 1 --no-tags https://github.com/alexandresoaresilva/QAM.git f:/verilog_sva_gh_scraper/data/full_repos/141662410
git clone --depth 1 --no-tags https://github.com/sykwer/ut_computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/138504411
git clone --depth 1 --no-tags https://github.com/darthsider/8-bit-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139848936
git clone --depth 1 --no-tags https://github.com/aneels3/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/139887636
git clone --depth 1 --no-tags https://github.com/hongzicong/MultipleCycleCPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/137424833
git clone --depth 1 --no-tags https://github.com/lucasmsa/cl2.git f:/verilog_sva_gh_scraper/data/full_repos/136627069
git clone --depth 1 --no-tags https://github.com/OscarLGH/ZCU104-verilog-beginner.git f:/verilog_sva_gh_scraper/data/full_repos/141613737
git clone --depth 1 --no-tags https://github.com/periata/cpus.git f:/verilog_sva_gh_scraper/data/full_repos/136161380
git clone --depth 1 --no-tags https://github.com/SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git f:/verilog_sva_gh_scraper/data/full_repos/135041541
git clone --depth 1 --no-tags https://github.com/congeal/verilog_parser.git f:/verilog_sva_gh_scraper/data/full_repos/142390412
git clone --depth 1 --no-tags https://github.com/TUT-ASI/Machine_Learning_Fault_Code_Coverage.git f:/verilog_sva_gh_scraper/data/full_repos/136582613
git clone --depth 1 --no-tags https://github.com/Digilent/Cmod-S7-25-OOB.git f:/verilog_sva_gh_scraper/data/full_repos/135770146
git clone --depth 1 --no-tags https://github.com/angmouzakitis/student_xohw18-187.git f:/verilog_sva_gh_scraper/data/full_repos/138637787
git clone --depth 1 --no-tags https://github.com/smonson78/st-shifter-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/139237345
git clone --depth 1 --no-tags https://github.com/truhlikfredy/neopixel-hw-controller-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/143344034
git clone --depth 1 --no-tags https://github.com/atrosinenko/composite-video-generator.git f:/verilog_sva_gh_scraper/data/full_repos/139462185
git clone --depth 1 --no-tags https://github.com/amahzoon/PolyCleaner.git f:/verilog_sva_gh_scraper/data/full_repos/142021455
git clone --depth 1 --no-tags https://github.com/kentang-mit/MIPS32_PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/134968740
git clone --depth 1 --no-tags https://github.com/kammce/Motherboard.git f:/verilog_sva_gh_scraper/data/full_repos/141770060
git clone --depth 1 --no-tags https://github.com/pradyuishere/TPU.git f:/verilog_sva_gh_scraper/data/full_repos/137883923
git clone --depth 1 --no-tags https://github.com/rliston/life-soup.git f:/verilog_sva_gh_scraper/data/full_repos/142467893
git clone --depth 1 --no-tags https://github.com/mattvenn/ADS7883-pmod.git f:/verilog_sva_gh_scraper/data/full_repos/142662130
git clone --depth 1 --no-tags https://github.com/Reenforcements/FPGAComputer.git f:/verilog_sva_gh_scraper/data/full_repos/134966966
git clone --depth 1 --no-tags https://github.com/cheimu/FPGA-Based-Streaming-Image-Recognition-System.git f:/verilog_sva_gh_scraper/data/full_repos/135953861
git clone --depth 1 --no-tags https://github.com/626zdysdq/MultiCPU.git f:/verilog_sva_gh_scraper/data/full_repos/138950334
git clone --depth 1 --no-tags https://github.com/hangryusprime/BIST.git f:/verilog_sva_gh_scraper/data/full_repos/138737357
git clone --depth 1 --no-tags https://github.com/keatenstokke/DICE.git f:/verilog_sva_gh_scraper/data/full_repos/139502445
git clone --depth 1 --no-tags https://github.com/ctf-challenges/defconctf-2018.git f:/verilog_sva_gh_scraper/data/full_repos/138822878
git clone --depth 1 --no-tags https://github.com/Uunicon/CPU54_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/135907965
git clone --depth 1 --no-tags https://github.com/roo16kie/SoC_project_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136264160
git clone --depth 1 --no-tags https://github.com/HarborYuan/MIPS-PipePlus.git f:/verilog_sva_gh_scraper/data/full_repos/136684498
git clone --depth 1 --no-tags https://github.com/JiaminMa/AMBA_study.git f:/verilog_sva_gh_scraper/data/full_repos/140992088
git clone --depth 1 --no-tags https://github.com/0xf3cd/CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/139158355
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze.git f:/verilog_sva_gh_scraper/data/full_repos/135461313
git clone --depth 1 --no-tags https://github.com/prateek22sri/Glowing-led.git f:/verilog_sva_gh_scraper/data/full_repos/142494766
git clone --depth 1 --no-tags https://github.com/alexanderepstein/ARM-LP.git f:/verilog_sva_gh_scraper/data/full_repos/136056083
git clone --depth 1 --no-tags https://github.com/kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/140885118
git clone --depth 1 --no-tags https://github.com/BlazeCode2/ABRUTECH_processor_automatic.git f:/verilog_sva_gh_scraper/data/full_repos/141783229
git clone --depth 1 --no-tags https://github.com/RW9UAO/spectrum-xilinx-sram1Mb.git f:/verilog_sva_gh_scraper/data/full_repos/138276059
git clone --depth 1 --no-tags https://github.com/DeepPurohit/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/141993368
git clone --depth 1 --no-tags https://github.com/fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry.git f:/verilog_sva_gh_scraper/data/full_repos/136530416
git clone --depth 1 --no-tags https://github.com/zjxxyy/microuart.git f:/verilog_sva_gh_scraper/data/full_repos/140998581
git clone --depth 1 --no-tags https://github.com/nganinho/Camera-OV7670.git f:/verilog_sva_gh_scraper/data/full_repos/140400391
git clone --depth 1 --no-tags https://github.com/nedzib/Binary-counter-MOJO-V3-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/138044348
git clone --depth 1 --no-tags https://github.com/willh99/ASIC-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/140859851
git clone --depth 1 --no-tags https://github.com/HSA-on-FPGA/Tapasco.git f:/verilog_sva_gh_scraper/data/full_repos/135295301
git clone --depth 1 --no-tags https://github.com/zjxxyy/APB-examples.git f:/verilog_sva_gh_scraper/data/full_repos/141038711
git clone --depth 1 --no-tags https://github.com/ja7namako/eeic2018riscv.git f:/verilog_sva_gh_scraper/data/full_repos/143286506
git clone --depth 1 --no-tags https://github.com/isurunuwanthilaka/Image-Down-Sampling-Custom-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/138339849
git clone --depth 1 --no-tags https://github.com/hangryusprime/ARM_sample.git f:/verilog_sva_gh_scraper/data/full_repos/138732703
git clone --depth 1 --no-tags https://github.com/chyyuu/openmips.git f:/verilog_sva_gh_scraper/data/full_repos/140442971
git clone --depth 1 --no-tags https://github.com/Hunterhuan/pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/137237927
git clone --depth 1 --no-tags https://github.com/siddharth7997/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/142140233
