INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab05/lab05.srcs/sources_1/new/lab05_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab05_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
