// Seed: 37014789
module module_0;
  wire  id_1;
  logic id_2;
  ;
  always @(1 - id_1) if (-1) id_2 <= id_1;
endmodule
module module_0 #(
    parameter id_0 = 32'd27,
    parameter id_2 = 32'd90
) (
    input wand _id_0,
    output supply1 id_1,
    input supply0 _id_2,
    input wor id_3,
    output logic id_4
);
  wire [id_2 : {  -1  ==  1  ,  id_0  ,  1  ,  id_0  }] id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always @(*) begin : LABEL_0
    fork
      module_1;
      repeat (1 == id_0) begin : LABEL_1
        id_4 <= 1;
      end
    join
  end
endmodule : SymbolIdentifier
