// Seed: 1595445817
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  assign module_1.id_0 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    input wor id_0,
    inout logic id_1,
    output wand id_2,
    input supply0 id_3,
    output logic id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    output supply0 id_9,
    input wor id_10,
    input uwire id_11
);
  initial begin : LABEL_0
    id_1 <= 1'b0;
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
