# 0.13Î¼m CMOS Logic Process Flow  
ï¼ˆ0.13Î¼m CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹å·¥ç¨‹ãƒ•ãƒ­ãƒ¼ï¼‰

## Overview / æ¦‚è¦

This process represents a 0.13Î¼m CMOS logic technology, widely adopted around 2002â€“2004.  
æœ¬ãƒ—ãƒ­ã‚»ã‚¹ã¯2002ã€œ2004å¹´é ƒã«ä¸»æµã¨ãªã£ãŸ130nm CMOSãƒ­ã‚¸ãƒƒã‚¯æŠ€è¡“ã‚’ç¤ºã—ã¾ã™ã€‚

- Cu interconnect (Dual Damascene)
- Low-k interlayer dielectric
- Co or Ni salicide
- STI isolation
- LDD with dual poly gate

---

## Process Flow Table / ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼å·¥ç¨‹è¡¨ï¼ˆä¿®æ­£ç‰ˆï¼‰

| No. | Step Name / å·¥ç¨‹å | Mask | Main Process / ä¸»å‡¦ç†å†…å®¹ | Description / èª¬æ˜ |
|-----|---------------------|------|----------------------------|---------------------|
| 1 | P-Well Photo | PWL | Photolithography | På‹ã‚¦ã‚§ãƒ«é ˜åŸŸå®šç¾© |
| 2 | P-Well Implant |  | B-11 @ 70keV | For NMOS device area |
| 3 | N-Well Photo | NWL | Photolithography | Nå‹ã‚¦ã‚§ãƒ«é ˜åŸŸå®šç¾© |
| 4 | N-Well Implant |  | P-31 @ 100keV | For PMOS device area |
| 5 | Well Drive-in Anneal |  | Furnace or RTP | æ³¨å…¥æ´»æ€§åŒ–ãŠã‚ˆã³æ·±ã•åˆ¶å¾¡ |
| 6 | STI Formation |  | Etch trench + Oxide fill + CMP | æµ…æºéš”é›¢ï¼ˆShallow Trench Isolationï¼‰ |
| 7 | Gate Oxide Growth |  | ~15Ã… SiON | è–„è†œã‚²ãƒ¼ãƒˆé…¸åŒ–è†œå½¢æˆ |
| 8 | Poly Deposition | PLY | LPCVD Poly-Si | ãƒãƒªã‚·ãƒªã‚³ãƒ³ã‚²ãƒ¼ãƒˆé›»æ¥µå †ç© |
| 9 | LDD Implant (n+/p+) | LDD1/2 | Tilted Implantation | çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœæŠ‘åˆ¶ã®ãŸã‚ã®è»½åº¦ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚° |
| 10 | Sidewall Spacer |  | Oxide/Nitride | ã‚µã‚¤ãƒ‰ã‚¦ã‚©ãƒ¼ãƒ«ã‚¹ãƒšãƒ¼ã‚µå½¢æˆ |
| 11 | S/D Implant | SDE | Asâº / BFâ‚‚âº | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ³¨å…¥ |
| 12 | Salicide Formation |  | Co or Ni + RTA | ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆï¼ˆè‡ªå·±æ•´åˆï¼‰ |
| 13 | ILD1 Deposition | ILD1 | Low-k (e.g. SiCOH) | å±¤é–“çµ¶ç¸è†œå †ç© |
| 14 | VIA1 Etch | VIA1 | Dual Damascene | Cu viaã‚³ãƒ³ã‚¿ã‚¯ãƒˆå½¢æˆ |
| 15 | Metal-1 Cu Fill | M1 | ECD Cu + CMP | Metal-1é…ç·šï¼ˆéŠ…ï¼‰ |
| 16ã€œ20 | Metal-2ã€œM5 | M2ã€œM5 | åŒä¸Š | ä¸Šä½å±¤Cué…ç·š |
| 21 | Passivation | PAD | SiN or SiON | ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œå½¢æˆ |
| 22 | Pad Opening | PAD | Etch | ãƒ¯ã‚¤ãƒ¤ãƒ¼ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°é–‹å£ |
| 23 | E-Test |  | Electrical test | é›»æ°—ç‰¹æ€§æ¤œæŸ» |

---

> ğŸ“˜ **Note**: STI formation is performed after well implantation and activation annealing to prevent thermal stress on shallow trench structures.
ï¼ˆSTIã¯ã€ã‚¦ã‚§ãƒ«æ³¨å…¥ã¨ã‚¢ãƒ‹ãƒ¼ãƒ«å¾Œã«å®Ÿæ–½ã•ã‚Œã¾ã™ã€‚ã“ã‚Œã¯ã€é«˜æ¸©ã«ã‚ˆã‚‹STIã®æ§‹é€ æ­ªã¿ã‚„å¤‰å½¢ã‚’é˜²ããŸã‚ã§ã™ã€‚ï¼‰

---

