# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Arquitetura/Processador/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavior of ALU
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/BancoReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/BancoReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BancoReg
# -- Compiling architecture Behavior of BancoReg
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/mem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mem
# -- Compiling architecture Behavior of mem
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/MUX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/MUX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MUX
# -- Compiling architecture Behavior of MUX
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/pc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pc
# -- Compiling architecture Behavior of pc
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/RegInst.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/RegInst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegInst
# -- Compiling architecture Behavior of RegInst
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/UC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/UC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UC
# -- Compiling architecture Behaviour of UC
# End time: 09:17:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Arquitetura/Processador/processador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:17:00 on Dec 03,2020
# vcom -reportprogress 300 -93 -work work C:/Arquitetura/Processador/processador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Processador
# -- Compiling architecture Behavior of Processador
# End time: 09:17:01 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.processador
# vsim work.processador 
# Start time: 09:17:12 on Dec 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processador(behavior)
# Loading work.uc(behaviour)
# Loading work.pc(behavior)
# Loading work.mem(behavior)
# Loading work.reginst(behavior)
# Loading work.bancoreg(behavior)
# Loading work.mux(behavior)
# Loading work.alu(behavior)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 4000ps sim:/processador/Clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 4000ps sim:/processador/Reset
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 100ps Edit:/processador/Reset
add wave -position insertpoint  \
sim:/processador/DataBUS
add wave -position insertpoint  \
sim:/processador/Clock \
sim:/processador/Reset \
sim:/processador/Op \
sim:/processador/IMEDSrc \
sim:/processador/RegRead \
sim:/processador/RegWrite \
sim:/processador/Fetch \
sim:/processador/DataBUS \
sim:/processador/Instruction \
sim:/processador/Adress \
sim:/processador/Ri \
sim:/processador/Rj \
sim:/processador/Rk \
sim:/processador/FUNCinput \
sim:/processador/FUNCoutput \
sim:/processador/IMED \
sim:/processador/WriteValue \
sim:/processador/SrcA \
sim:/processador/SrcB \
sim:/processador/ValueB
run -all
# ** Fatal: (vsim-3421) Value 9 for NI is out of range 0 to 8.
#    Time: 3550 ps  Iteration: 1  Signal: /processador/Adress File: C:/Arquitetura/Processador/processador.vhd Line: 107
# Fatal error at an unknown location
# 
# HDL call sequence:
# Stopped at C:/Arquitetura/Processador/ALU.vhd 19 Process line__19
# 
add wave -position end  sim:/processador/BancoRegistradores/R0
add wave -position end  sim:/processador/BancoRegistradores/R1
add wave -position end  sim:/processador/BancoRegistradores/R2
add wave -position end  sim:/processador/BancoRegistradores/R3
add wave -position end  sim:/processador/BancoRegistradores/R4
add wave -position end  sim:/processador/BancoRegistradores/R5
add wave -position end  sim:/processador/BancoRegistradores/R6
add wave -position end  sim:/processador/BancoRegistradores/R7
restart
run -all
# ** Fatal: (vsim-3421) Value 9 for NI is out of range 0 to 8.
#    Time: 3550 ps  Iteration: 1  Signal: /processador/Adress File: C:/Arquitetura/Processador/processador.vhd Line: 107
# Fatal error at an unknown location
# 
# HDL call sequence:
# Stopped at C:/Arquitetura/Processador/ALU.vhd 19 Process line__19
# 
# End time: 09:25:19 on Dec 03,2020, Elapsed time: 0:08:07
# Errors: 4, Warnings: 0
