0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1635906041,verilog,,,,ALU;MIPS;RAM32M_HD127;RAM32M_HD128;RAM32M_HD129;RAM32M_HD130;RAM32M_HD131;RAM32M_HD132;RAM32M_HD133;RAM32M_HD134;RAM32M_HD135;RAM32M_HD136;RAM32M_HD137;RAM32M_UNIQ_BASE_;RAM64X1S_HD138;RAM64X1S_HD139;RAM64X1S_HD140;RAM64X1S_HD141;RAM64X1S_HD142;RAM64X1S_HD143;RAM64X1S_HD144;RAM64X1S_HD145;RAM64X1S_HD146;RAM64X1S_HD147;RAM64X1S_HD148;RAM64X1S_HD149;RAM64X1S_HD150;RAM64X1S_HD151;RAM64X1S_HD152;RAM64X1S_HD153;RAM64X1S_HD154;RAM64X1S_HD155;RAM64X1S_HD156;RAM64X1S_HD157;RAM64X1S_HD158;RAM64X1S_HD159;RAM64X1S_HD160;RAM64X1S_HD161;RAM64X1S_HD162;RAM64X1S_HD163;RAM64X1S_HD164;RAM64X1S_HD165;RAM64X1S_HD166;RAM64X1S_HD167;RAM64X1S_HD168;RAM64X1S_UNIQ_BASE_;adder;adder_0;data_mem;data_path;flop_r;glbl;registers;top,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.srcs/sim_1/new/tb.sv,1635832721,systemVerilog,,,,tb,,,,,,,,
