{"vcs1":{"timestamp_begin":1731341879.551090773, "rt":15.01, "ut":13.11, "st":0.72}}
{"vcselab":{"timestamp_begin":1731341894.618492034, "rt":4.12, "ut":2.18, "st":0.10}}
{"link":{"timestamp_begin":1731341898.800663696, "rt":0.38, "ut":0.32, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731341878.964227250}
{"VCS_COMP_START_TIME": 1731341878.964227250}
{"VCS_COMP_END_TIME": 1731341971.156812319}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 493036}}
{"stitch_vcselab": {"peak_mem": 304608}}
