// Seed: 2551432137
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    output wor id_4,
    id_9,
    input wor id_5,
    input supply1 id_6,
    input wire id_7
);
  assign id_2 = -1;
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output uwire id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14
);
  wire id_16;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_7,
      id_3,
      id_8,
      id_12
  );
  assign modCall_1.id_7 = 0;
endmodule
