Simulator report for sifoLab4
Fri Nov 10 01:19:40 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ALTSYNCRAM
  6. |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 410 nodes    ;
; Simulation Coverage         ;      66.67 % ;
; Total Number of Transitions ; 9547         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; sifoLab4.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------+
; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------------------------+
; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      66.67 % ;
; Total nodes checked                                 ; 410          ;
; Total output ports checked                          ; 408          ;
; Total output ports with complete 1/0-value coverage ; 272          ;
; Total output ports with no 1/0-value coverage       ; 63           ;
; Total output ports with no 1-value coverage         ; 115          ;
; Total output ports with no 0-value coverage         ; 84           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |sifoLab4|mov                                                                                                            ; |sifoLab4|mov                                                                                                               ; pin_out          ;
; |sifoLab4|clock                                                                                                          ; |sifoLab4|clock                                                                                                             ; out              ;
; |sifoLab4|zero                                                                                                           ; |sifoLab4|zero                                                                                                              ; out              ;
; |sifoLab4|gdfx_temp0[3]                                                                                                  ; |sifoLab4|gdfx_temp0[3]                                                                                                     ; out0             ;
; |sifoLab4|gdfx_temp0[2]                                                                                                  ; |sifoLab4|gdfx_temp0[2]                                                                                                     ; out0             ;
; |sifoLab4|gdfx_temp0[1]                                                                                                  ; |sifoLab4|gdfx_temp0[1]                                                                                                     ; out0             ;
; |sifoLab4|gdfx_temp0[0]                                                                                                  ; |sifoLab4|gdfx_temp0[0]                                                                                                     ; out0             ;
; |sifoLab4|control~9                                                                                                      ; |sifoLab4|control~9                                                                                                         ; out0             ;
; |sifoLab4|control~10                                                                                                     ; |sifoLab4|control~10                                                                                                        ; out0             ;
; |sifoLab4|control~11                                                                                                     ; |sifoLab4|control~11                                                                                                        ; out0             ;
; |sifoLab4|control~12                                                                                                     ; |sifoLab4|control~12                                                                                                        ; out0             ;
; |sifoLab4|inst6[5]                                                                                                       ; |sifoLab4|inst6[5]                                                                                                          ; out              ;
; |sifoLab4|inst6[4]                                                                                                       ; |sifoLab4|inst6[4]                                                                                                          ; out              ;
; |sifoLab4|inst6[3]                                                                                                       ; |sifoLab4|inst6[3]                                                                                                          ; out              ;
; |sifoLab4|init_control[6]                                                                                                ; |sifoLab4|init_control[6]                                                                                                   ; out              ;
; |sifoLab4|init_control[5]                                                                                                ; |sifoLab4|init_control[5]                                                                                                   ; out              ;
; |sifoLab4|init_control[4]                                                                                                ; |sifoLab4|init_control[4]                                                                                                   ; out              ;
; |sifoLab4|init_control[3]                                                                                                ; |sifoLab4|init_control[3]                                                                                                   ; out              ;
; |sifoLab4|inst3[6]                                                                                                       ; |sifoLab4|inst3[6]                                                                                                          ; out              ;
; |sifoLab4|inst3[5]                                                                                                       ; |sifoLab4|inst3[5]                                                                                                          ; out              ;
; |sifoLab4|inst3[4]                                                                                                       ; |sifoLab4|inst3[4]                                                                                                          ; out              ;
; |sifoLab4|data~0                                                                                                         ; |sifoLab4|data~0                                                                                                            ; out0             ;
; |sifoLab4|data~1                                                                                                         ; |sifoLab4|data~1                                                                                                            ; out0             ;
; |sifoLab4|data~2                                                                                                         ; |sifoLab4|data~2                                                                                                            ; out0             ;
; |sifoLab4|data~3                                                                                                         ; |sifoLab4|data~3                                                                                                            ; out0             ;
; |sifoLab4|inst5[0]                                                                                                       ; |sifoLab4|inst5[0]                                                                                                          ; out              ;
; |sifoLab4|init_data[1]                                                                                                   ; |sifoLab4|init_data[1]                                                                                                      ; out              ;
; |sifoLab4|init_data[0]                                                                                                   ; |sifoLab4|init_data[0]                                                                                                      ; out              ;
; |sifoLab4|inst4[3]                                                                                                       ; |sifoLab4|inst4[3]                                                                                                          ; out              ;
; |sifoLab4|inst4[2]                                                                                                       ; |sifoLab4|inst4[2]                                                                                                          ; out              ;
; |sifoLab4|inst4[1]                                                                                                       ; |sifoLab4|inst4[1]                                                                                                          ; out              ;
; |sifoLab4|inst4[0]                                                                                                       ; |sifoLab4|inst4[0]                                                                                                          ; out              ;
; |sifoLab4|gatea                                                                                                          ; |sifoLab4|gatea                                                                                                             ; pin_out          ;
; |sifoLab4|jump                                                                                                           ; |sifoLab4|jump                                                                                                              ; pin_out          ;
; |sifoLab4|address[6]                                                                                                     ; |sifoLab4|address[6]                                                                                                        ; pin_out          ;
; |sifoLab4|address[5]                                                                                                     ; |sifoLab4|address[5]                                                                                                        ; pin_out          ;
; |sifoLab4|address[4]                                                                                                     ; |sifoLab4|address[4]                                                                                                        ; pin_out          ;
; |sifoLab4|address[3]                                                                                                     ; |sifoLab4|address[3]                                                                                                        ; pin_out          ;
; |sifoLab4|address[2]                                                                                                     ; |sifoLab4|address[2]                                                                                                        ; pin_out          ;
; |sifoLab4|address[1]                                                                                                     ; |sifoLab4|address[1]                                                                                                        ; pin_out          ;
; |sifoLab4|address[0]                                                                                                     ; |sifoLab4|address[0]                                                                                                        ; pin_out          ;
; |sifoLab4|c[11]                                                                                                          ; |sifoLab4|c[11]                                                                                                             ; pin_out          ;
; |sifoLab4|c[10]                                                                                                          ; |sifoLab4|c[10]                                                                                                             ; pin_out          ;
; |sifoLab4|c[9]                                                                                                           ; |sifoLab4|c[9]                                                                                                              ; pin_out          ;
; |sifoLab4|c[8]                                                                                                           ; |sifoLab4|c[8]                                                                                                              ; pin_out          ;
; |sifoLab4|c[7]                                                                                                           ; |sifoLab4|c[7]                                                                                                              ; pin_out          ;
; |sifoLab4|c[6]                                                                                                           ; |sifoLab4|c[6]                                                                                                              ; pin_out          ;
; |sifoLab4|c[5]                                                                                                           ; |sifoLab4|c[5]                                                                                                              ; pin_out          ;
; |sifoLab4|c[4]                                                                                                           ; |sifoLab4|c[4]                                                                                                              ; pin_out          ;
; |sifoLab4|c[3]                                                                                                           ; |sifoLab4|c[3]                                                                                                              ; pin_out          ;
; |sifoLab4|c[2]                                                                                                           ; |sifoLab4|c[2]                                                                                                              ; pin_out          ;
; |sifoLab4|c[1]                                                                                                           ; |sifoLab4|c[1]                                                                                                              ; pin_out          ;
; |sifoLab4|c[0]                                                                                                           ; |sifoLab4|c[0]                                                                                                              ; pin_out          ;
; |sifoLab4|control[9]                                                                                                     ; |sifoLab4|control[9]                                                                                                        ; pin_out          ;
; |sifoLab4|control[8]                                                                                                     ; |sifoLab4|control[8]                                                                                                        ; pin_out          ;
; |sifoLab4|control[7]                                                                                                     ; |sifoLab4|control[7]                                                                                                        ; pin_out          ;
; |sifoLab4|control[6]                                                                                                     ; |sifoLab4|control[6]                                                                                                        ; pin_out          ;
; |sifoLab4|control[5]                                                                                                     ; |sifoLab4|control[5]                                                                                                        ; pin_out          ;
; |sifoLab4|control[4]                                                                                                     ; |sifoLab4|control[4]                                                                                                        ; pin_out          ;
; |sifoLab4|control[2]                                                                                                     ; |sifoLab4|control[2]                                                                                                        ; pin_out          ;
; |sifoLab4|control[1]                                                                                                     ; |sifoLab4|control[1]                                                                                                        ; pin_out          ;
; |sifoLab4|control[0]                                                                                                     ; |sifoLab4|control[0]                                                                                                        ; pin_out          ;
; |sifoLab4|data[3]                                                                                                        ; |sifoLab4|data[3]                                                                                                           ; pin_out          ;
; |sifoLab4|data[2]                                                                                                        ; |sifoLab4|data[2]                                                                                                           ; pin_out          ;
; |sifoLab4|data[1]                                                                                                        ; |sifoLab4|data[1]                                                                                                           ; pin_out          ;
; |sifoLab4|data[0]                                                                                                        ; |sifoLab4|data[0]                                                                                                           ; pin_out          ;
; |sifoLab4|sum:inst9|inst14                                                                                               ; |sifoLab4|sum:inst9|inst14                                                                                                  ; out0             ;
; |sifoLab4|sum:inst9|inst15                                                                                               ; |sifoLab4|sum:inst9|inst15                                                                                                  ; out0             ;
; |sifoLab4|sum:inst9|inst[3]                                                                                              ; |sifoLab4|sum:inst9|inst[3]                                                                                                 ; out              ;
; |sifoLab4|sum:inst9|inst[1]                                                                                              ; |sifoLab4|sum:inst9|inst[1]                                                                                                 ; out              ;
; |sifoLab4|sum:inst9|inst[0]                                                                                              ; |sifoLab4|sum:inst9|inst[0]                                                                                                 ; out              ;
; |sifoLab4|sum:inst9|inst9[2]                                                                                             ; |sifoLab4|sum:inst9|inst9[2]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|inst9[1]                                                                                             ; |sifoLab4|sum:inst9|inst9[1]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|inst9[0]                                                                                             ; |sifoLab4|sum:inst9|inst9[0]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[1]                                            ; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[1]                                               ; out              ;
; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[0]                                            ; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[0]                                               ; out              ;
; |sifoLab4|registers:inst2|inst22[3]                                                                                      ; |sifoLab4|registers:inst2|inst22[3]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst22[1]                                                                                      ; |sifoLab4|registers:inst2|inst22[1]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst22[0]                                                                                      ; |sifoLab4|registers:inst2|inst22[0]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|gdfx_temp0[3]                                                                                  ; |sifoLab4|registers:inst2|gdfx_temp0[3]                                                                                     ; out0             ;
; |sifoLab4|registers:inst2|gdfx_temp0[1]                                                                                  ; |sifoLab4|registers:inst2|gdfx_temp0[1]                                                                                     ; out0             ;
; |sifoLab4|registers:inst2|gdfx_temp0[0]                                                                                  ; |sifoLab4|registers:inst2|gdfx_temp0[0]                                                                                     ; out0             ;
; |sifoLab4|registers:inst2|inst21[1]                                                                                      ; |sifoLab4|registers:inst2|inst21[1]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst21[0]                                                                                      ; |sifoLab4|registers:inst2|inst21[0]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst7                                                                                          ; |sifoLab4|registers:inst2|inst7                                                                                             ; out0             ;
; |sifoLab4|registers:inst2|inst10                                                                                         ; |sifoLab4|registers:inst2|inst10                                                                                            ; out0             ;
; |sifoLab4|registers:inst2|inst12                                                                                         ; |sifoLab4|registers:inst2|inst12                                                                                            ; out0             ;
; |sifoLab4|registers:inst2|inst13                                                                                         ; |sifoLab4|registers:inst2|inst13                                                                                            ; out0             ;
; |sifoLab4|registers:inst2|inst15                                                                                         ; |sifoLab4|registers:inst2|inst15                                                                                            ; out0             ;
; |sifoLab4|registers:inst2|inst16                                                                                         ; |sifoLab4|registers:inst2|inst16                                                                                            ; out0             ;
; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]       ; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]          ; out0             ;
; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]        ; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]           ; out0             ;
; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]       ; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]          ; out0             ;
; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]       ; |sifoLab4|registers:inst2|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]          ; out0             ;
; |sifoLab4|memory:inst1|inst9[3]                                                                                          ; |sifoLab4|memory:inst1|inst9[3]                                                                                             ; out              ;
; |sifoLab4|memory:inst1|inst9[2]                                                                                          ; |sifoLab4|memory:inst1|inst9[2]                                                                                             ; out              ;
; |sifoLab4|memory:inst1|inst9[1]                                                                                          ; |sifoLab4|memory:inst1|inst9[1]                                                                                             ; out              ;
; |sifoLab4|memory:inst1|inst9[0]                                                                                          ; |sifoLab4|memory:inst1|inst9[0]                                                                                             ; out              ;
; |sifoLab4|memory:inst1|inst10                                                                                            ; |sifoLab4|memory:inst1|inst10                                                                                               ; out0             ;
; |sifoLab4|memory:inst1|inst12[3]                                                                                         ; |sifoLab4|memory:inst1|inst12[3]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst12[0]                                                                                         ; |sifoLab4|memory:inst1|inst12[0]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a0    ; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[0]             ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a1    ; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[1]             ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a2    ; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[2]             ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|ram_block1a3    ; |sifoLab4|memory:inst1|lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_0ub1:auto_generated|q_a[3]             ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a0        ; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[0]                 ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a1        ; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[1]                 ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a2        ; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[2]                 ; portadataout0    ;
; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|ram_block1a3        ; |sifoLab4|memory:inst1|lpm_rom0:inst8|altsyncram:altsyncram_component|altsyncram_fb71:auto_generated|q_a[3]                 ; portadataout0    ;
; |sifoLab4|control:inst|inst50                                                                                            ; |sifoLab4|control:inst|inst50                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst49                                                                                            ; |sifoLab4|control:inst|inst49                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst15[5]                                                                                         ; |sifoLab4|control:inst|inst15[5]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[4]                                                                                         ; |sifoLab4|control:inst|inst15[4]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[3]                                                                                         ; |sifoLab4|control:inst|inst15[3]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[2]                                                                                         ; |sifoLab4|control:inst|inst15[2]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[1]                                                                                         ; |sifoLab4|control:inst|inst15[1]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[0]                                                                                         ; |sifoLab4|control:inst|inst15[0]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst59                                                                                            ; |sifoLab4|control:inst|inst59                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst30                                                                                            ; |sifoLab4|control:inst|inst30                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst53                                                                                            ; |sifoLab4|control:inst|inst53                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst55                                                                                            ; |sifoLab4|control:inst|inst55                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst29                                                                                            ; |sifoLab4|control:inst|inst29                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst52                                                                                            ; |sifoLab4|control:inst|inst52                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst56                                                                                            ; |sifoLab4|control:inst|inst56                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst41                                                                                            ; |sifoLab4|control:inst|inst41                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst32                                                                                            ; |sifoLab4|control:inst|inst32                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst1                                                                                             ; |sifoLab4|control:inst|inst1                                                                                                ; out0             ;
; |sifoLab4|control:inst|inst42                                                                                            ; |sifoLab4|control:inst|inst42                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst54                                                                                            ; |sifoLab4|control:inst|inst54                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst58                                                                                            ; |sifoLab4|control:inst|inst58                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst40                                                                                            ; |sifoLab4|control:inst|inst40                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst31                                                                                            ; |sifoLab4|control:inst|inst31                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst43                                                                                            ; |sifoLab4|control:inst|inst43                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst28                                                                                            ; |sifoLab4|control:inst|inst28                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst35                                                                                            ; |sifoLab4|control:inst|inst35                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst57                                                                                            ; |sifoLab4|control:inst|inst57                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst51                                                                                            ; |sifoLab4|control:inst|inst51                                                                                               ; out0             ;
; |sifoLab4|control:inst|lpm_latch2:inst7|lpm_latch:lpm_latch_component|latches[0]                                         ; |sifoLab4|control:inst|lpm_latch2:inst7|lpm_latch:lpm_latch_component|latches[0]                                            ; out              ;
; |sifoLab4|control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                         ; |sifoLab4|control:inst|lpm_latch2:inst6|lpm_latch:lpm_latch_component|latches[0]                                            ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst11|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst16|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst18|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[4] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[3] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[2] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[1] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[0] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]               ; regout           ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3    ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]  ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]                ; regout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]  ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                ; regout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]  ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                ; regout           ;
; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]  ; |sifoLab4|control:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                ; regout           ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]          ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]             ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]          ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]             ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]          ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]             ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]            ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]         ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]            ; out0             ;
; |sifoLab4|control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                         ; |sifoLab4|control:inst|lpm_latch2:inst2|lpm_latch:lpm_latch_component|latches[0]                                            ; out              ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32              ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |sifoLab4|init                                                                                                           ; |sifoLab4|init                                                                                                              ; out              ;
; |sifoLab4|inst3[3]                                                                                                       ; |sifoLab4|inst3[3]                                                                                                          ; out              ;
; |sifoLab4|inst5[3]                                                                                                       ; |sifoLab4|inst5[3]                                                                                                          ; out              ;
; |sifoLab4|inst5[2]                                                                                                       ; |sifoLab4|inst5[2]                                                                                                          ; out              ;
; |sifoLab4|init_data[3]                                                                                                   ; |sifoLab4|init_data[3]                                                                                                      ; out              ;
; |sifoLab4|init_data[2]                                                                                                   ; |sifoLab4|init_data[2]                                                                                                      ; out              ;
; |sifoLab4|a[2]                                                                                                           ; |sifoLab4|a[2]                                                                                                              ; pin_out          ;
; |sifoLab4|a[1]                                                                                                           ; |sifoLab4|a[1]                                                                                                              ; pin_out          ;
; |sifoLab4|a[0]                                                                                                           ; |sifoLab4|a[0]                                                                                                              ; pin_out          ;
; |sifoLab4|address[7]                                                                                                     ; |sifoLab4|address[7]                                                                                                        ; pin_out          ;
; |sifoLab4|b[3]                                                                                                           ; |sifoLab4|b[3]                                                                                                              ; pin_out          ;
; |sifoLab4|b[2]                                                                                                           ; |sifoLab4|b[2]                                                                                                              ; pin_out          ;
; |sifoLab4|c[15]                                                                                                          ; |sifoLab4|c[15]                                                                                                             ; pin_out          ;
; |sifoLab4|c[14]                                                                                                          ; |sifoLab4|c[14]                                                                                                             ; pin_out          ;
; |sifoLab4|c[13]                                                                                                          ; |sifoLab4|c[13]                                                                                                             ; pin_out          ;
; |sifoLab4|c[12]                                                                                                          ; |sifoLab4|c[12]                                                                                                             ; pin_out          ;
; |sifoLab4|control[15]                                                                                                    ; |sifoLab4|control[15]                                                                                                       ; pin_out          ;
; |sifoLab4|control[14]                                                                                                    ; |sifoLab4|control[14]                                                                                                       ; pin_out          ;
; |sifoLab4|control[13]                                                                                                    ; |sifoLab4|control[13]                                                                                                       ; pin_out          ;
; |sifoLab4|control[12]                                                                                                    ; |sifoLab4|control[12]                                                                                                       ; pin_out          ;
; |sifoLab4|control[11]                                                                                                    ; |sifoLab4|control[11]                                                                                                       ; pin_out          ;
; |sifoLab4|control[10]                                                                                                    ; |sifoLab4|control[10]                                                                                                       ; pin_out          ;
; |sifoLab4|control[3]                                                                                                     ; |sifoLab4|control[3]                                                                                                        ; pin_out          ;
; |sifoLab4|sum:inst9|inst1[2]                                                                                             ; |sifoLab4|sum:inst9|inst1[2]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|inst[2]                                                                                              ; |sifoLab4|sum:inst9|inst[2]                                                                                                 ; out              ;
; |sifoLab4|sum:inst9|inst9[3]                                                                                             ; |sifoLab4|sum:inst9|inst9[3]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]                                            ; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[2]                                               ; out              ;
; |sifoLab4|registers:inst2|inst22[2]                                                                                      ; |sifoLab4|registers:inst2|inst22[2]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|gdfx_temp0[2]                                                                                  ; |sifoLab4|registers:inst2|gdfx_temp0[2]                                                                                     ; out0             ;
; |sifoLab4|registers:inst2|inst21[3]                                                                                      ; |sifoLab4|registers:inst2|inst21[3]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst21[2]                                                                                      ; |sifoLab4|registers:inst2|inst21[2]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst8[3]                                                                                       ; |sifoLab4|registers:inst2|inst8[3]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[2]                                                                                       ; |sifoLab4|registers:inst2|inst8[2]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[1]                                                                                       ; |sifoLab4|registers:inst2|inst8[1]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[0]                                                                                       ; |sifoLab4|registers:inst2|inst8[0]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst6                                                                                          ; |sifoLab4|registers:inst2|inst6                                                                                             ; out0             ;
; |sifoLab4|registers:inst2|inst11[2]                                                                                      ; |sifoLab4|registers:inst2|inst11[2]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst11[1]                                                                                      ; |sifoLab4|registers:inst2|inst11[1]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst11[0]                                                                                      ; |sifoLab4|registers:inst2|inst11[0]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst9                                                                                          ; |sifoLab4|registers:inst2|inst9                                                                                             ; out0             ;
; |sifoLab4|registers:inst2|inst14[3]                                                                                      ; |sifoLab4|registers:inst2|inst14[3]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst14[2]                                                                                      ; |sifoLab4|registers:inst2|inst14[2]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst14[1]                                                                                      ; |sifoLab4|registers:inst2|inst14[1]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst17[3]                                                                                      ; |sifoLab4|registers:inst2|inst17[3]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst17[2]                                                                                      ; |sifoLab4|registers:inst2|inst17[2]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst17[0]                                                                                      ; |sifoLab4|registers:inst2|inst17[0]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|memory:inst1|inst13[3]                                                                                         ; |sifoLab4|memory:inst1|inst13[3]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[2]                                                                                         ; |sifoLab4|memory:inst1|inst13[2]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[1]                                                                                         ; |sifoLab4|memory:inst1|inst13[1]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[0]                                                                                         ; |sifoLab4|memory:inst1|inst13[0]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst12[2]                                                                                         ; |sifoLab4|memory:inst1|inst12[2]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst14                                                                                            ; |sifoLab4|memory:inst1|inst14                                                                                               ; out0             ;
; |sifoLab4|control:inst|inst15[7]                                                                                         ; |sifoLab4|control:inst|inst15[7]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst15[6]                                                                                         ; |sifoLab4|control:inst|inst15[6]                                                                                            ; out              ;
; |sifoLab4|control:inst|inst44                                                                                            ; |sifoLab4|control:inst|inst44                                                                                               ; out0             ;
; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                                        ; |sifoLab4|control:inst|lpm_latch1:inst12|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                                        ; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[3]                                           ; out              ;
; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                                        ; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout                          ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout                             ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]           ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10             ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10                ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11             ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11                ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9            ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9               ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29              ; out0             ;
; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30           ; |sifoLab4|control:inst|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30              ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |sifoLab4|inst6[6]                                                                                                       ; |sifoLab4|inst6[6]                                                                                                          ; out              ;
; |sifoLab4|inst5[2]                                                                                                       ; |sifoLab4|inst5[2]                                                                                                          ; out              ;
; |sifoLab4|inst5[1]                                                                                                       ; |sifoLab4|inst5[1]                                                                                                          ; out              ;
; |sifoLab4|init_data[2]                                                                                                   ; |sifoLab4|init_data[2]                                                                                                      ; out              ;
; |sifoLab4|a[3]                                                                                                           ; |sifoLab4|a[3]                                                                                                              ; pin_out          ;
; |sifoLab4|a[2]                                                                                                           ; |sifoLab4|a[2]                                                                                                              ; pin_out          ;
; |sifoLab4|a[1]                                                                                                           ; |sifoLab4|a[1]                                                                                                              ; pin_out          ;
; |sifoLab4|a[0]                                                                                                           ; |sifoLab4|a[0]                                                                                                              ; pin_out          ;
; |sifoLab4|b[3]                                                                                                           ; |sifoLab4|b[3]                                                                                                              ; pin_out          ;
; |sifoLab4|b[2]                                                                                                           ; |sifoLab4|b[2]                                                                                                              ; pin_out          ;
; |sifoLab4|b[1]                                                                                                           ; |sifoLab4|b[1]                                                                                                              ; pin_out          ;
; |sifoLab4|b[0]                                                                                                           ; |sifoLab4|b[0]                                                                                                              ; pin_out          ;
; |sifoLab4|c[15]                                                                                                          ; |sifoLab4|c[15]                                                                                                             ; pin_out          ;
; |sifoLab4|c[14]                                                                                                          ; |sifoLab4|c[14]                                                                                                             ; pin_out          ;
; |sifoLab4|c[13]                                                                                                          ; |sifoLab4|c[13]                                                                                                             ; pin_out          ;
; |sifoLab4|c[12]                                                                                                          ; |sifoLab4|c[12]                                                                                                             ; pin_out          ;
; |sifoLab4|control[15]                                                                                                    ; |sifoLab4|control[15]                                                                                                       ; pin_out          ;
; |sifoLab4|control[14]                                                                                                    ; |sifoLab4|control[14]                                                                                                       ; pin_out          ;
; |sifoLab4|control[13]                                                                                                    ; |sifoLab4|control[13]                                                                                                       ; pin_out          ;
; |sifoLab4|control[12]                                                                                                    ; |sifoLab4|control[12]                                                                                                       ; pin_out          ;
; |sifoLab4|control[11]                                                                                                    ; |sifoLab4|control[11]                                                                                                       ; pin_out          ;
; |sifoLab4|control[10]                                                                                                    ; |sifoLab4|control[10]                                                                                                       ; pin_out          ;
; |sifoLab4|control[3]                                                                                                     ; |sifoLab4|control[3]                                                                                                        ; pin_out          ;
; |sifoLab4|sum:inst9|inst1[3]                                                                                             ; |sifoLab4|sum:inst9|inst1[3]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|inst1[1]                                                                                             ; |sifoLab4|sum:inst9|inst1[1]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|inst1[0]                                                                                             ; |sifoLab4|sum:inst9|inst1[0]                                                                                                ; out              ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                       ; |sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]                                            ; |sifoLab4|sum:inst9|lpm_latch4:inst3|lpm_latch:lpm_latch_component|latches[3]                                               ; out              ;
; |sifoLab4|registers:inst2|inst8[3]                                                                                       ; |sifoLab4|registers:inst2|inst8[3]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[2]                                                                                       ; |sifoLab4|registers:inst2|inst8[2]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[1]                                                                                       ; |sifoLab4|registers:inst2|inst8[1]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst8[0]                                                                                       ; |sifoLab4|registers:inst2|inst8[0]                                                                                          ; out              ;
; |sifoLab4|registers:inst2|inst6                                                                                          ; |sifoLab4|registers:inst2|inst6                                                                                             ; out0             ;
; |sifoLab4|registers:inst2|inst11[3]                                                                                      ; |sifoLab4|registers:inst2|inst11[3]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst14[0]                                                                                      ; |sifoLab4|registers:inst2|inst14[0]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|inst17[1]                                                                                      ; |sifoLab4|registers:inst2|inst17[1]                                                                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                         ; out              ;
; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                      ; |sifoLab4|registers:inst2|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                         ; out              ;
; |sifoLab4|memory:inst1|inst13[3]                                                                                         ; |sifoLab4|memory:inst1|inst13[3]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[2]                                                                                         ; |sifoLab4|memory:inst1|inst13[2]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[1]                                                                                         ; |sifoLab4|memory:inst1|inst13[1]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst13[0]                                                                                         ; |sifoLab4|memory:inst1|inst13[0]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst12[1]                                                                                         ; |sifoLab4|memory:inst1|inst12[1]                                                                                            ; out              ;
; |sifoLab4|memory:inst1|inst14                                                                                            ; |sifoLab4|memory:inst1|inst14                                                                                               ; out0             ;
; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                        ; |sifoLab4|control:inst|lpm_latch1:inst17|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7   ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[5] ; |sifoLab4|control:inst|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]               ; regout           ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; |sifoLab4|control:inst|busmux:inst45|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]           ; out0             ;
; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]        ; |sifoLab4|control:inst|lpm_decode2:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]           ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~0                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~1                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~3                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~4                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~7                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~8                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9              ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~9                 ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10             ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10                ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11             ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~11                ; out0             ;
; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12             ; |sifoLab4|sum:inst9|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~12                ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 10 01:19:40 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sifoLab4 -c sifoLab4
Info: Using vector source file "C:/Users/narey/Desktop//lab4/sifoLab4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of sifoLab4.vwf called sifoLab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found logic contention at time 85.0 ns on bus node "|sifoLab4|gdfx_temp0[0]"
    Info: Node "registers:inst2|inst22[0]" has logic level of 0
    Info: Node "sum:inst9|inst1[0]" has logic level of Z
    Info: Node "memory:inst1|inst9[0]" has logic level of 1
    Info: Node "memory:inst1|inst13[0]" has logic level of Z
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 105.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 105.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 105.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 105.0 ns on register "|sifoLab4|sum:inst9|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found logic contention at time 145.0 ns on bus node "|sifoLab4|gdfx_temp0[3]"
    Info: Node "registers:inst2|inst22[3]" has logic level of 0
    Info: Node "sum:inst9|inst1[3]" has logic level of 1
    Info: Node "memory:inst1|inst9[3]" has logic level of Z
    Info: Node "memory:inst1|inst13[3]" has logic level of Z
Warning: Found logic contention at time 145.0 ns on bus node "|sifoLab4|gdfx_temp0[0]"
    Info: Node "registers:inst2|inst22[0]" has logic level of 0
    Info: Node "sum:inst9|inst1[0]" has logic level of 1
    Info: Node "memory:inst1|inst9[0]" has logic level of Z
    Info: Node "memory:inst1|inst13[0]" has logic level of Z
Warning: Found logic contention at time 255.0 ns on bus node "|sifoLab4|gdfx_temp0[0]"
    Info: Node "registers:inst2|inst22[0]" has logic level of 0
    Info: Node "sum:inst9|inst1[0]" has logic level of Z
    Info: Node "memory:inst1|inst9[0]" has logic level of 1
    Info: Node "memory:inst1|inst13[0]" has logic level of Z
Warning: Found logic contention at time 315.0 ns on bus node "|sifoLab4|gdfx_temp0[3]"
    Info: Node "registers:inst2|inst22[3]" has logic level of 0
    Info: Node "sum:inst9|inst1[3]" has logic level of 1
    Info: Node "memory:inst1|inst9[3]" has logic level of Z
    Info: Node "memory:inst1|inst13[3]" has logic level of Z
Warning: Found logic contention at time 315.0 ns on bus node "|sifoLab4|gdfx_temp0[0]"
    Info: Node "registers:inst2|inst22[0]" has logic level of 0
    Info: Node "sum:inst9|inst1[0]" has logic level of 1
    Info: Node "memory:inst1|inst9[0]" has logic level of Z
    Info: Node "memory:inst1|inst13[0]" has logic level of Z
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      66.67 %
Info: Number of transitions in simulation is 9547
Info: Vector file sifoLab4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Fri Nov 10 01:19:40 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


