C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis   -part A3P250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\synlog\report\CU_TOP_fpga_mapper.xml  -top_level_module  work.CU_TOP  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.edn   -freq 100.000   C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\synwork\CU_TOP_prem.srd  -sap  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.sap  -otap  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.tap  -omap  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.v  -sap  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.sap  -ologparam  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\syntmp\CU_TOP.plg  -osyn  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.srm  -prjdir  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\  -prjname  CU_TOP_syn  -log  C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\synlog\CU_TOP_fpga_mapper.srr 
rc:1 success:1
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\scratchproject.prs|o|1497860708|2888
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.edn|o|1497860712|268944
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\synwork\CU_TOP_prem.srd|i|1497860710|42106
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.sap|o|1497860710|13584
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.tap|o|0|0
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.map|o|1497860712|28
C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.v|i|1449254128|49355
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.sap|o|1497860710|13584
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\syntmp\CU_TOP.plg|o|1497860712|1655
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\CU_TOP.srm|o|1497860712|72393
C:\Users\rozen\Gitrepos\CU_Droptest\synthesis\synlog\CU_TOP_fpga_mapper.srr|o|1497860712|48525
C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\bin\m_proasic.exe|i|1449771376|9590784
C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\bin64\m_proasic.exe|i|1449772972|12124160
