INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/SCPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'dm_halfword_unsigned' is redefined [C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/dm.v:24]
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sim_1/new/SCPU_TOP.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SCPU_TOP
