<module version="1" name="" open_brace="&lt;" root_context_id="vsl: project_backup top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" close_brace=">" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping dst="vdc" src="vsl: project_backup vdc hspice"/>
<mapping dst="res" src="vsl: project_backup res hspice"/>
<mapping dst="cap" src="vsl: project_backup cap hspice"/>
<mapping dst="top_level" src="vsl: project_backup top_level starrc vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping dst="pcapacitor" src="vsl: project_backup pcapacitor hspice"/>
<mapping dst="inputbuf" src="vsl: project_backup inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping dst="nmos" src="vsl: project_backup nmos hspiceD"/>
<mapping dst="pmos" src="vsl: project_backup pmos hspiceD"/>
<mapping dst="vpulse" src="vsl: project_backup vpulse hspice"/>
<mapping dst="top_level_tb" src="vsl: project_backup top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
</forward>
<reverse>
<mapping dst="vsl: project_backup vpulse hspice" src="vpulse"/>
<mapping dst="vsl: project_backup cap hspice" src="cap"/>
<mapping dst="vsl: project_backup top_level starrc vl: starrc hspice hspiceD schematic spice veriloga" src="top_level"/>
<mapping dst="vsl: project_backup pcapacitor hspice" src="pcapacitor"/>
<mapping dst="vsl: project_backup res hspice" src="res"/>
<mapping dst="vsl: project_backup inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga" src="inputbuf"/>
<mapping dst="vsl: project_backup nmos hspiceD" src="nmos"/>
<mapping dst="vsl: project_backup pmos hspiceD" src="pmos"/>
<mapping dst="vsl: project_backup vdc hspice" src="vdc"/>
<mapping dst="vsl: project_backup top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" src="top_level_tb"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="vdc" src="vsl: project_backup vdc hspice"/>
<mapping dst="res" src="vsl: project_backup res hspice"/>
<mapping dst="cap" src="vsl: project_backup cap hspice"/>
<mapping dst="top_level" src="vsl: project_backup top_level starrc vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping dst="pcapacitor" src="vsl: project_backup pcapacitor hspice"/>
<mapping dst="inputbuf" src="vsl: project_backup inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping dst="nmos" src="vsl: project_backup nmos hspiceD"/>
<mapping dst="pmos" src="vsl: project_backup pmos hspiceD"/>
<mapping dst="vpulse" src="vsl: project_backup vpulse hspice"/>
<mapping dst="top_level_tb" src="vsl: project_backup top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
</forward>
<reverse>
<mapping dst="vsl: project_backup vpulse hspice" src="vpulse"/>
<mapping dst="vsl: project_backup cap hspice" src="cap"/>
<mapping dst="vsl: project_backup top_level starrc vl: starrc hspice hspiceD schematic spice veriloga" src="top_level"/>
<mapping dst="vsl: project_backup pcapacitor hspice" src="pcapacitor"/>
<mapping dst="vsl: project_backup res hspice" src="res"/>
<mapping dst="vsl: project_backup inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga" src="inputbuf"/>
<mapping dst="vsl: project_backup nmos hspiceD" src="nmos"/>
<mapping dst="vsl: project_backup pmos hspiceD" src="pmos"/>
<mapping dst="vsl: project_backup vdc hspice" src="vdc"/>
<mapping dst="vsl: project_backup top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" src="top_level_tb"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>project_backup</lib>
<cell>top_level_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>starrc hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
