

================================================================
== Vivado HLS Report for 'insert_icrc_512_s'
================================================================
* Date:           Mon Mar  1 13:04:00 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.960|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ii_state_load = load i2* @ii_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:503]   --->   Operation 4 'load' 'ii_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V_load = load i32* @crc_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:536]   --->   Operation 5 'load' 'crc_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i2 %ii_state_load, label %"insert_icrc<512>.exit" [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %22
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:503]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "store i2 0, i2* @ii_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:612]   --->   Operation 7 'store' <Predicate = (ii_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_crcDataFifo_V_dat, i64* @tx_crcDataFifo_V_kee, i1* @tx_crcDataFifo_V_las, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:516]   --->   Operation 8 'nbreadreq' 'tmp_83' <Predicate = (ii_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %3, label %._crit_edge28.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:516]   --->   Operation 9 'br' <Predicate = (ii_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_crcDataFifo_V_dat, i64* @tx_crcDataFifo_V_kee, i1* @tx_crcDataFifo_V_las)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:518]   --->   Operation 10 'read' 'empty' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_56 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:518]   --->   Operation 11 'extractvalue' 'tmp_data_V_56' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V_51 = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:518]   --->   Operation 12 'extractvalue' 'tmp_keep_V_51' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:518]   --->   Operation 13 'extractvalue' 'tmp_last_V' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.12ns)   --->   "br i1 %tmp_last_V, label %4, label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:519]   --->   Operation 14 'br' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 1.12>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_keep_V_51, i32 63)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:522]   --->   Operation 15 'bitselect' 'tmp_84' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %5, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:522]   --->   Operation 16 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "store i2 0, i2* @ii_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:530]   --->   Operation 17 'store' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84)> <Delay = 0.67>
ST_1 : Operation 18 [1/1] (1.12ns)   --->   "switch i64 %tmp_keep_V_51, label %._crit_edge29.i [
    i64 15, label %7
    i64 255, label %8
    i64 4095, label %9
    i64 65535, label %10
    i64 1048575, label %11
    i64 16777215, label %12
    i64 268435455, label %13
    i64 4294967295, label %14
    i64 68719476735, label %15
    i64 1099511627775, label %16
    i64 17592186044415, label %17
    i64 281474976710655, label %18
    i64 4503599627370495, label %19
    i64 72057594037927935, label %20
    i64 1152921504606846975, label %21
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:533]   --->   Operation 18 'switch' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84)> <Delay = 1.12>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_72 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 480, i32 511)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:592]   --->   Operation 19 'partset' 'p_Result_72' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1152921504606846975)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:594]   --->   Operation 20 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1152921504606846975)> <Delay = 1.12>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_71 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 448, i32 479)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:588]   --->   Operation 21 'partset' 'p_Result_71' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 72057594037927935)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:590]   --->   Operation 22 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 72057594037927935)> <Delay = 1.12>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_70 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 416, i32 447)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:584]   --->   Operation 23 'partset' 'p_Result_70' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4503599627370495)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:586]   --->   Operation 24 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4503599627370495)> <Delay = 1.12>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_69 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 384, i32 415)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:580]   --->   Operation 25 'partset' 'p_Result_69' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 281474976710655)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:582]   --->   Operation 26 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 281474976710655)> <Delay = 1.12>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_68 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 352, i32 383)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:576]   --->   Operation 27 'partset' 'p_Result_68' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 17592186044415)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:578]   --->   Operation 28 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 17592186044415)> <Delay = 1.12>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_67 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 320, i32 351)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:572]   --->   Operation 29 'partset' 'p_Result_67' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1099511627775)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:574]   --->   Operation 30 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1099511627775)> <Delay = 1.12>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_66 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 288, i32 319)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:568]   --->   Operation 31 'partset' 'p_Result_66' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 68719476735)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:570]   --->   Operation 32 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 68719476735)> <Delay = 1.12>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_65 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 256, i32 287)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:564]   --->   Operation 33 'partset' 'p_Result_65' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4294967295)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:566]   --->   Operation 34 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4294967295)> <Delay = 1.12>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_64 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 224, i32 255)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:560]   --->   Operation 35 'partset' 'p_Result_64' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 268435455)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:562]   --->   Operation 36 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 268435455)> <Delay = 1.12>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_63 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 192, i32 223)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:556]   --->   Operation 37 'partset' 'p_Result_63' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 16777215)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:558]   --->   Operation 38 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 16777215)> <Delay = 1.12>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_62 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 160, i32 191)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:552]   --->   Operation 39 'partset' 'p_Result_62' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1048575)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:554]   --->   Operation 40 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 1048575)> <Delay = 1.12>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_61 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 128, i32 159)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:548]   --->   Operation 41 'partset' 'p_Result_61' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 65535)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:550]   --->   Operation 42 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 65535)> <Delay = 1.12>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_60 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 96, i32 127)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:544]   --->   Operation 43 'partset' 'p_Result_60' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4095)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:546]   --->   Operation 44 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 4095)> <Delay = 1.12>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_59 = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 64, i32 95)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:540]   --->   Operation 45 'partset' 'p_Result_59' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 255)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:542]   --->   Operation 46 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 255)> <Delay = 1.12>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @llvm.part.set.i512.i32(i512 %tmp_data_V_56, i32 %crc_V_load, i32 32, i32 63)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:536]   --->   Operation 47 'partset' 'p_Result_s' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:538]   --->   Operation 48 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & !tmp_84 & tmp_keep_V_51 == 15)> <Delay = 1.12>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "store i2 -2, i2* @ii_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:525]   --->   Operation 49 'store' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & tmp_84)> <Delay = 0.67>
ST_1 : Operation 50 [1/1] (1.12ns)   --->   "br label %._crit_edge29.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:526]   --->   Operation 50 'br' <Predicate = (ii_state_load == 1 & tmp_83 & tmp_last_V & tmp_84)> <Delay = 1.12>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* @crcFifo1_V_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:507]   --->   Operation 51 'nbreadreq' 'tmp' <Predicate = (ii_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge27.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:507]   --->   Operation 52 'br' <Predicate = (ii_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @crcFifo1_V_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:509]   --->   Operation 53 'read' 'tmp_V' <Predicate = (ii_state_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.35ns)   --->   "%r_V = xor i32 %tmp_V, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:510]   --->   Operation 54 'xor' 'r_V' <Predicate = (ii_state_load == 0 & tmp)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %r_V, i32* @crc_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:510]   --->   Operation 55 'store' <Predicate = (ii_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "store i2 1, i2* @ii_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:511]   --->   Operation 56 'store' <Predicate = (ii_state_load == 0 & tmp)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_73 = call i512 @_ssdm_op_BitConcatenate.i512.i480.i32(i480 0, i32 %crc_V_load)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:606]   --->   Operation 57 'bitconcatenate' 'p_Result_73' <Predicate = (ii_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %p_Result_73, i64 15, i1 true)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:610]   --->   Operation 58 'write' <Predicate = (ii_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_keep_V = phi i64 [ %tmp_keep_V_51, %3 ], [ %tmp_keep_V_51, %5 ], [ %tmp_keep_V_51, %6 ], [ -1, %21 ], [ 1152921504606846975, %20 ], [ 72057594037927935, %19 ], [ 4503599627370495, %18 ], [ 281474976710655, %17 ], [ 17592186044415, %16 ], [ 1099511627775, %15 ], [ 68719476735, %14 ], [ 4294967295, %13 ], [ 268435455, %12 ], [ 16777215, %11 ], [ 1048575, %10 ], [ 65535, %9 ], [ 4095, %8 ], [ 255, %7 ]"   --->   Operation 59 'phi' 'tmp_keep_V' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_55 = phi i512 [ %tmp_data_V_56, %3 ], [ %tmp_data_V_56, %5 ], [ %tmp_data_V_56, %6 ], [ %p_Result_72, %21 ], [ %p_Result_71, %20 ], [ %p_Result_70, %19 ], [ %p_Result_69, %18 ], [ %p_Result_68, %17 ], [ %p_Result_67, %16 ], [ %p_Result_66, %15 ], [ %p_Result_65, %14 ], [ %p_Result_64, %13 ], [ %p_Result_63, %12 ], [ %p_Result_62, %11 ], [ %p_Result_61, %10 ], [ %p_Result_60, %9 ], [ %p_Result_59, %8 ], [ %p_Result_s, %7 ]"   --->   Operation 60 'phi' 'tmp_data_V_55' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_last_V_39 = phi i1 [ %tmp_last_V, %3 ], [ false, %5 ], [ true, %6 ], [ true, %21 ], [ true, %20 ], [ true, %19 ], [ true, %18 ], [ true, %17 ], [ true, %16 ], [ true, %15 ], [ true, %14 ], [ true, %13 ], [ true, %12 ], [ true, %11 ], [ true, %10 ], [ true, %9 ], [ true, %8 ], [ true, %7 ]"   --->   Operation 61 'phi' 'tmp_last_V_39' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %tmp_data_V_55, i64 %tmp_keep_V, i1 %tmp_last_V_39)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:601]   --->   Operation 62 'write' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @crcFifo1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_crcDataFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_crcDataFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_crcDataFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:488]   --->   Operation 68 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %p_Result_73, i64 15, i1 true)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:610]   --->   Operation 69 'write' <Predicate = (ii_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %"insert_icrc<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:616]   --->   Operation 70 'br' <Predicate = (ii_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %output_V_data_V, i64* %output_V_keep_V, i1* %output_V_last_V, i512 %tmp_data_V_55, i64 %tmp_keep_V, i1 %tmp_last_V_39)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:601]   --->   Operation 71 'write' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge28.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:602]   --->   Operation 72 'br' <Predicate = (ii_state_load == 1 & tmp_83)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %"insert_icrc<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:603]   --->   Operation 73 'br' <Predicate = (ii_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge27.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:512]   --->   Operation 74 'br' <Predicate = (ii_state_load == 0 & tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %"insert_icrc<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:513]   --->   Operation 75 'br' <Predicate = (ii_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ii_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ crc_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ crcFifo1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_kee]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_las]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_state_load      (load          ) [ 0111]
crc_V_load         (load          ) [ 0110]
switch_ln503       (switch        ) [ 0000]
store_ln612        (store         ) [ 0000]
tmp_83             (nbreadreq     ) [ 0111]
br_ln516           (br            ) [ 0000]
empty              (read          ) [ 0000]
tmp_data_V_56      (extractvalue  ) [ 0110]
tmp_keep_V_51      (extractvalue  ) [ 0110]
tmp_last_V         (extractvalue  ) [ 0110]
br_ln519           (br            ) [ 0110]
tmp_84             (bitselect     ) [ 0100]
br_ln522           (br            ) [ 0000]
store_ln530        (store         ) [ 0000]
switch_ln533       (switch        ) [ 0110]
p_Result_72        (partset       ) [ 0110]
br_ln594           (br            ) [ 0110]
p_Result_71        (partset       ) [ 0110]
br_ln590           (br            ) [ 0110]
p_Result_70        (partset       ) [ 0110]
br_ln586           (br            ) [ 0110]
p_Result_69        (partset       ) [ 0110]
br_ln582           (br            ) [ 0110]
p_Result_68        (partset       ) [ 0110]
br_ln578           (br            ) [ 0110]
p_Result_67        (partset       ) [ 0110]
br_ln574           (br            ) [ 0110]
p_Result_66        (partset       ) [ 0110]
br_ln570           (br            ) [ 0110]
p_Result_65        (partset       ) [ 0110]
br_ln566           (br            ) [ 0110]
p_Result_64        (partset       ) [ 0110]
br_ln562           (br            ) [ 0110]
p_Result_63        (partset       ) [ 0110]
br_ln558           (br            ) [ 0110]
p_Result_62        (partset       ) [ 0110]
br_ln554           (br            ) [ 0110]
p_Result_61        (partset       ) [ 0110]
br_ln550           (br            ) [ 0110]
p_Result_60        (partset       ) [ 0110]
br_ln546           (br            ) [ 0110]
p_Result_59        (partset       ) [ 0110]
br_ln542           (br            ) [ 0110]
p_Result_s         (partset       ) [ 0110]
br_ln538           (br            ) [ 0110]
store_ln525        (store         ) [ 0000]
br_ln526           (br            ) [ 0110]
tmp                (nbreadreq     ) [ 0111]
br_ln507           (br            ) [ 0000]
tmp_V              (read          ) [ 0000]
r_V                (xor           ) [ 0000]
store_ln510        (store         ) [ 0000]
store_ln511        (store         ) [ 0000]
p_Result_73        (bitconcatenate) [ 0101]
tmp_keep_V         (phi           ) [ 0111]
tmp_data_V_55      (phi           ) [ 0111]
tmp_last_V_39      (phi           ) [ 0111]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specpipeline_ln488 (specpipeline  ) [ 0000]
write_ln610        (write         ) [ 0000]
br_ln616           (br            ) [ 0000]
write_ln601        (write         ) [ 0000]
br_ln602           (br            ) [ 0000]
br_ln603           (br            ) [ 0000]
br_ln512           (br            ) [ 0000]
br_ln513           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ii_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="crc_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="crcFifo1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crcFifo1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_crcDataFifo_V_dat">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_dat"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_crcDataFifo_V_kee">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_kee"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_crcDataFifo_V_las">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_las"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i480.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_83_nbreadreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="512" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="0" index="4" bw="1" slack="0"/>
<pin id="168" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="577" slack="0"/>
<pin id="176" dir="0" index="1" bw="512" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="0" index="3" bw="1" slack="0"/>
<pin id="179" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_nbreadreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="512" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="0" index="4" bw="512" slack="0"/>
<pin id="204" dir="0" index="5" bw="64" slack="0"/>
<pin id="205" dir="0" index="6" bw="1" slack="0"/>
<pin id="206" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln610/2 write_ln601/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_keep_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_keep_V_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="64" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="64" slack="1"/>
<pin id="238" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="1" slack="1"/>
<pin id="240" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="8" bw="61" slack="1"/>
<pin id="242" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="10" bw="57" slack="1"/>
<pin id="244" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="12" bw="53" slack="1"/>
<pin id="246" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="14" bw="49" slack="1"/>
<pin id="248" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="16" bw="45" slack="1"/>
<pin id="250" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="18" bw="41" slack="1"/>
<pin id="252" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="20" bw="37" slack="1"/>
<pin id="254" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="22" bw="33" slack="1"/>
<pin id="256" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="24" bw="29" slack="1"/>
<pin id="258" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="26" bw="25" slack="1"/>
<pin id="260" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="28" bw="21" slack="1"/>
<pin id="262" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="30" bw="17" slack="1"/>
<pin id="264" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="32" bw="13" slack="1"/>
<pin id="266" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="34" bw="9" slack="1"/>
<pin id="268" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="36" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_data_V_55_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="1"/>
<pin id="289" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_55 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_data_V_55_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="512" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="512" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="512" slack="1"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="512" slack="1"/>
<pin id="299" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="8" bw="512" slack="1"/>
<pin id="301" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="10" bw="512" slack="1"/>
<pin id="303" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="12" bw="512" slack="1"/>
<pin id="305" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="14" bw="512" slack="1"/>
<pin id="307" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="16" bw="512" slack="1"/>
<pin id="309" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="18" bw="512" slack="1"/>
<pin id="311" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="20" bw="512" slack="1"/>
<pin id="313" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="22" bw="512" slack="1"/>
<pin id="315" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="24" bw="512" slack="1"/>
<pin id="317" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="26" bw="512" slack="1"/>
<pin id="319" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="28" bw="512" slack="1"/>
<pin id="321" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="30" bw="512" slack="1"/>
<pin id="323" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="32" bw="512" slack="1"/>
<pin id="325" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="34" bw="512" slack="1"/>
<pin id="327" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="36" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_55/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_last_V_39_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_39 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_last_V_39_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="4" bw="1" slack="1"/>
<pin id="343" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="1" slack="1"/>
<pin id="345" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="8" bw="1" slack="1"/>
<pin id="347" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="10" bw="1" slack="1"/>
<pin id="349" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="12" bw="1" slack="1"/>
<pin id="351" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="14" bw="1" slack="1"/>
<pin id="353" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="16" bw="1" slack="1"/>
<pin id="355" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="18" bw="1" slack="1"/>
<pin id="357" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="20" bw="1" slack="1"/>
<pin id="359" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="22" bw="1" slack="1"/>
<pin id="361" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="24" bw="1" slack="1"/>
<pin id="363" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="26" bw="1" slack="1"/>
<pin id="365" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="28" bw="1" slack="1"/>
<pin id="367" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="30" bw="1" slack="1"/>
<pin id="369" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="32" bw="1" slack="1"/>
<pin id="371" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="34" bw="1" slack="1"/>
<pin id="373" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="36" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_39/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln612/1 store_ln530/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ii_state_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_state_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="crc_V_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_data_V_56_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="577" slack="0"/>
<pin id="410" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_keep_V_51_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="577" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_51/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_last_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="577" slack="0"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_84_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_Result_72_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="512" slack="0"/>
<pin id="430" dir="0" index="1" bw="512" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="0" index="3" bw="10" slack="0"/>
<pin id="433" dir="0" index="4" bw="10" slack="0"/>
<pin id="434" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_72/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_71_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="512" slack="0"/>
<pin id="442" dir="0" index="1" bw="512" slack="0"/>
<pin id="443" dir="0" index="2" bw="32" slack="0"/>
<pin id="444" dir="0" index="3" bw="10" slack="0"/>
<pin id="445" dir="0" index="4" bw="10" slack="0"/>
<pin id="446" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_71/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_70_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="512" slack="0"/>
<pin id="454" dir="0" index="1" bw="512" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="10" slack="0"/>
<pin id="457" dir="0" index="4" bw="10" slack="0"/>
<pin id="458" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_70/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_69_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="512" slack="0"/>
<pin id="466" dir="0" index="1" bw="512" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="0" index="3" bw="10" slack="0"/>
<pin id="469" dir="0" index="4" bw="10" slack="0"/>
<pin id="470" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_69/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Result_68_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="512" slack="0"/>
<pin id="478" dir="0" index="1" bw="512" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="0" index="3" bw="10" slack="0"/>
<pin id="481" dir="0" index="4" bw="10" slack="0"/>
<pin id="482" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_68/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_67_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="512" slack="0"/>
<pin id="490" dir="0" index="1" bw="512" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="0" index="3" bw="10" slack="0"/>
<pin id="493" dir="0" index="4" bw="10" slack="0"/>
<pin id="494" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_67/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_Result_66_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="0"/>
<pin id="502" dir="0" index="1" bw="512" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="10" slack="0"/>
<pin id="505" dir="0" index="4" bw="10" slack="0"/>
<pin id="506" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_66/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Result_65_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="512" slack="0"/>
<pin id="514" dir="0" index="1" bw="512" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="0" index="3" bw="10" slack="0"/>
<pin id="517" dir="0" index="4" bw="10" slack="0"/>
<pin id="518" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_65/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_64_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="512" slack="0"/>
<pin id="526" dir="0" index="1" bw="512" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="0" index="3" bw="9" slack="0"/>
<pin id="529" dir="0" index="4" bw="9" slack="0"/>
<pin id="530" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_64/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Result_63_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="512" slack="0"/>
<pin id="538" dir="0" index="1" bw="512" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="0" index="3" bw="9" slack="0"/>
<pin id="541" dir="0" index="4" bw="9" slack="0"/>
<pin id="542" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_63/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_Result_62_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="512" slack="0"/>
<pin id="550" dir="0" index="1" bw="512" slack="0"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="0" index="3" bw="9" slack="0"/>
<pin id="553" dir="0" index="4" bw="9" slack="0"/>
<pin id="554" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_62/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_61_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="512" slack="0"/>
<pin id="562" dir="0" index="1" bw="512" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="0" index="3" bw="9" slack="0"/>
<pin id="565" dir="0" index="4" bw="9" slack="0"/>
<pin id="566" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_61/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_60_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="512" slack="0"/>
<pin id="574" dir="0" index="1" bw="512" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="0" index="3" bw="8" slack="0"/>
<pin id="577" dir="0" index="4" bw="8" slack="0"/>
<pin id="578" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_60/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_59_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="512" slack="0"/>
<pin id="586" dir="0" index="1" bw="512" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="0" index="3" bw="8" slack="0"/>
<pin id="589" dir="0" index="4" bw="8" slack="0"/>
<pin id="590" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_59/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_s_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="512" slack="0"/>
<pin id="598" dir="0" index="1" bw="512" slack="0"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="0" index="4" bw="7" slack="0"/>
<pin id="602" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln525_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="r_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln510_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln510/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln511_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_73_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="512" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="32" slack="1"/>
<pin id="636" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_73/2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="ii_state_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="1"/>
<pin id="642" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ii_state_load "/>
</bind>
</comp>

<comp id="644" class="1005" name="crc_V_load_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_load "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_83_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_data_V_56_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="512" slack="1"/>
<pin id="655" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_keep_V_51_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_51 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_last_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="675" class="1005" name="p_Result_72_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="512" slack="1"/>
<pin id="677" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_72 "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_Result_71_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="512" slack="1"/>
<pin id="682" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_71 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_Result_70_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="512" slack="1"/>
<pin id="687" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_70 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_Result_69_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="512" slack="1"/>
<pin id="692" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_69 "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_Result_68_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="512" slack="1"/>
<pin id="697" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_68 "/>
</bind>
</comp>

<comp id="700" class="1005" name="p_Result_67_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="512" slack="1"/>
<pin id="702" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_67 "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_Result_66_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="512" slack="1"/>
<pin id="707" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_66 "/>
</bind>
</comp>

<comp id="710" class="1005" name="p_Result_65_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="512" slack="1"/>
<pin id="712" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_65 "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_Result_64_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="512" slack="1"/>
<pin id="717" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_64 "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_Result_63_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="512" slack="1"/>
<pin id="722" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_63 "/>
</bind>
</comp>

<comp id="725" class="1005" name="p_Result_62_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="512" slack="1"/>
<pin id="727" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_62 "/>
</bind>
</comp>

<comp id="730" class="1005" name="p_Result_61_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="512" slack="1"/>
<pin id="732" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_61 "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Result_60_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="512" slack="1"/>
<pin id="737" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_60 "/>
</bind>
</comp>

<comp id="740" class="1005" name="p_Result_59_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="512" slack="1"/>
<pin id="742" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_59 "/>
</bind>
</comp>

<comp id="745" class="1005" name="p_Result_s_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="512" slack="1"/>
<pin id="747" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="2"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_Result_73_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="512" slack="1"/>
<pin id="756" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_73 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="189"><net_src comp="124" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="126" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="207"><net_src comp="134" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="212"><net_src comp="136" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="216"><net_src comp="138" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="270"><net_src comp="213" pin="1"/><net_sink comp="232" pin=6"/></net>

<net id="271"><net_src comp="213" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="272"><net_src comp="213" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="273"><net_src comp="213" pin="1"/><net_sink comp="232" pin=12"/></net>

<net id="274"><net_src comp="213" pin="1"/><net_sink comp="232" pin=14"/></net>

<net id="275"><net_src comp="213" pin="1"/><net_sink comp="232" pin=16"/></net>

<net id="276"><net_src comp="213" pin="1"/><net_sink comp="232" pin=18"/></net>

<net id="277"><net_src comp="213" pin="1"/><net_sink comp="232" pin=20"/></net>

<net id="278"><net_src comp="213" pin="1"/><net_sink comp="232" pin=22"/></net>

<net id="279"><net_src comp="213" pin="1"/><net_sink comp="232" pin=24"/></net>

<net id="280"><net_src comp="213" pin="1"/><net_sink comp="232" pin=26"/></net>

<net id="281"><net_src comp="213" pin="1"/><net_sink comp="232" pin=28"/></net>

<net id="282"><net_src comp="213" pin="1"/><net_sink comp="232" pin=30"/></net>

<net id="283"><net_src comp="213" pin="1"/><net_sink comp="232" pin=32"/></net>

<net id="284"><net_src comp="213" pin="1"/><net_sink comp="232" pin=34"/></net>

<net id="285"><net_src comp="232" pin="36"/><net_sink comp="198" pin=5"/></net>

<net id="286"><net_src comp="232" pin="36"/><net_sink comp="213" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="329"><net_src comp="291" pin="36"/><net_sink comp="198" pin=4"/></net>

<net id="330"><net_src comp="291" pin="36"/><net_sink comp="287" pin=0"/></net>

<net id="334"><net_src comp="140" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="136" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="375"><net_src comp="331" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="376"><net_src comp="331" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="377"><net_src comp="331" pin="1"/><net_sink comp="337" pin=6"/></net>

<net id="378"><net_src comp="331" pin="1"/><net_sink comp="337" pin=8"/></net>

<net id="379"><net_src comp="331" pin="1"/><net_sink comp="337" pin=10"/></net>

<net id="380"><net_src comp="331" pin="1"/><net_sink comp="337" pin=12"/></net>

<net id="381"><net_src comp="331" pin="1"/><net_sink comp="337" pin=14"/></net>

<net id="382"><net_src comp="331" pin="1"/><net_sink comp="337" pin=16"/></net>

<net id="383"><net_src comp="331" pin="1"/><net_sink comp="337" pin=18"/></net>

<net id="384"><net_src comp="331" pin="1"/><net_sink comp="337" pin=20"/></net>

<net id="385"><net_src comp="331" pin="1"/><net_sink comp="337" pin=22"/></net>

<net id="386"><net_src comp="331" pin="1"/><net_sink comp="337" pin=24"/></net>

<net id="387"><net_src comp="331" pin="1"/><net_sink comp="337" pin=26"/></net>

<net id="388"><net_src comp="331" pin="1"/><net_sink comp="337" pin=28"/></net>

<net id="389"><net_src comp="331" pin="1"/><net_sink comp="337" pin=30"/></net>

<net id="390"><net_src comp="331" pin="1"/><net_sink comp="337" pin=32"/></net>

<net id="391"><net_src comp="331" pin="1"/><net_sink comp="337" pin=34"/></net>

<net id="392"><net_src comp="337" pin="36"/><net_sink comp="198" pin=6"/></net>

<net id="393"><net_src comp="337" pin="36"/><net_sink comp="331" pin=0"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="6" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="8" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="174" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="174" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="174" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="412" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="408" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="404" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="408" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="404" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="440" pin=4"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="408" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="404" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="408" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="404" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="475"><net_src comp="80" pin="0"/><net_sink comp="464" pin=4"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="408" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="404" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="476" pin=4"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="408" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="404" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="86" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="488" pin=4"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="408" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="404" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="90" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="500" pin=4"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="408" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="404" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="523"><net_src comp="96" pin="0"/><net_sink comp="512" pin=4"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="408" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="404" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="98" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="408" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="404" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="536" pin=4"/></net>

<net id="555"><net_src comp="64" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="408" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="404" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="548" pin=4"/></net>

<net id="567"><net_src comp="64" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="408" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="404" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="571"><net_src comp="112" pin="0"/><net_sink comp="560" pin=4"/></net>

<net id="579"><net_src comp="64" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="408" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="404" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="114" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="583"><net_src comp="116" pin="0"/><net_sink comp="572" pin=4"/></net>

<net id="591"><net_src comp="64" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="408" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="404" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="118" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="595"><net_src comp="120" pin="0"/><net_sink comp="584" pin=4"/></net>

<net id="603"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="408" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="404" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="122" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="596" pin=4"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="6" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="192" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="128" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="8" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="20" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="6" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="130" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="132" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="632" pin="3"/><net_sink comp="198" pin=4"/></net>

<net id="643"><net_src comp="400" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="404" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="652"><net_src comp="162" pin="5"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="408" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="663"><net_src comp="412" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="670"><net_src comp="416" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="678"><net_src comp="428" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="291" pin=6"/></net>

<net id="683"><net_src comp="440" pin="5"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="291" pin=8"/></net>

<net id="688"><net_src comp="452" pin="5"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="291" pin=10"/></net>

<net id="693"><net_src comp="464" pin="5"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="291" pin=12"/></net>

<net id="698"><net_src comp="476" pin="5"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="291" pin=14"/></net>

<net id="703"><net_src comp="488" pin="5"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="291" pin=16"/></net>

<net id="708"><net_src comp="500" pin="5"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="291" pin=18"/></net>

<net id="713"><net_src comp="512" pin="5"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="291" pin=20"/></net>

<net id="718"><net_src comp="524" pin="5"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="291" pin=22"/></net>

<net id="723"><net_src comp="536" pin="5"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="291" pin=24"/></net>

<net id="728"><net_src comp="548" pin="5"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="291" pin=26"/></net>

<net id="733"><net_src comp="560" pin="5"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="291" pin=28"/></net>

<net id="738"><net_src comp="572" pin="5"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="291" pin=30"/></net>

<net id="743"><net_src comp="584" pin="5"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="291" pin=32"/></net>

<net id="748"><net_src comp="596" pin="5"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="291" pin=34"/></net>

<net id="753"><net_src comp="184" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="632" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="198" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {3 }
	Port: output_V_keep_V | {3 }
	Port: output_V_last_V | {3 }
	Port: ii_state | {1 }
	Port: crc_V | {1 }
 - Input state : 
	Port: insert_icrc<512> : ii_state | {1 }
	Port: insert_icrc<512> : crc_V | {1 }
	Port: insert_icrc<512> : crcFifo1_V_V | {1 }
	Port: insert_icrc<512> : tx_crcDataFifo_V_dat | {1 }
	Port: insert_icrc<512> : tx_crcDataFifo_V_kee | {1 }
	Port: insert_icrc<512> : tx_crcDataFifo_V_las | {1 }
  - Chain level:
	State 1
		switch_ln503 : 1
		br_ln519 : 1
		tmp_84 : 1
		br_ln522 : 2
		switch_ln533 : 1
		p_Result_72 : 1
		p_Result_71 : 1
		p_Result_70 : 1
		p_Result_69 : 1
		p_Result_68 : 1
		p_Result_67 : 1
		p_Result_66 : 1
		p_Result_65 : 1
		p_Result_64 : 1
		p_Result_63 : 1
		p_Result_62 : 1
		p_Result_61 : 1
		p_Result_60 : 1
		p_Result_59 : 1
		p_Result_s : 1
	State 2
		write_ln610 : 1
		write_ln601 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    xor   |        r_V_fu_614       |    0    |    32   |
|----------|-------------------------|---------|---------|
| nbreadreq| tmp_83_nbreadreq_fu_162 |    0    |    0    |
|          |   tmp_nbreadreq_fu_184  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |    empty_read_fu_174    |    0    |    0    |
|          |    tmp_V_read_fu_192    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_198    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_56_fu_408  |    0    |    0    |
|extractvalue|   tmp_keep_V_51_fu_412  |    0    |    0    |
|          |    tmp_last_V_fu_416    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_84_fu_420      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_72_fu_428   |    0    |    0    |
|          |    p_Result_71_fu_440   |    0    |    0    |
|          |    p_Result_70_fu_452   |    0    |    0    |
|          |    p_Result_69_fu_464   |    0    |    0    |
|          |    p_Result_68_fu_476   |    0    |    0    |
|          |    p_Result_67_fu_488   |    0    |    0    |
|          |    p_Result_66_fu_500   |    0    |    0    |
|  partset |    p_Result_65_fu_512   |    0    |    0    |
|          |    p_Result_64_fu_524   |    0    |    0    |
|          |    p_Result_63_fu_536   |    0    |    0    |
|          |    p_Result_62_fu_548   |    0    |    0    |
|          |    p_Result_61_fu_560   |    0    |    0    |
|          |    p_Result_60_fu_572   |    0    |    0    |
|          |    p_Result_59_fu_584   |    0    |    0    |
|          |    p_Result_s_fu_596    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_73_fu_632   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    32   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  crc_V_load_reg_644 |   32   |
|ii_state_load_reg_640|    2   |
| p_Result_59_reg_740 |   512  |
| p_Result_60_reg_735 |   512  |
| p_Result_61_reg_730 |   512  |
| p_Result_62_reg_725 |   512  |
| p_Result_63_reg_720 |   512  |
| p_Result_64_reg_715 |   512  |
| p_Result_65_reg_710 |   512  |
| p_Result_66_reg_705 |   512  |
| p_Result_67_reg_700 |   512  |
| p_Result_68_reg_695 |   512  |
| p_Result_69_reg_690 |   512  |
| p_Result_70_reg_685 |   512  |
| p_Result_71_reg_680 |   512  |
| p_Result_72_reg_675 |   512  |
| p_Result_73_reg_754 |   512  |
|  p_Result_s_reg_745 |   512  |
|    tmp_83_reg_649   |    1   |
|tmp_data_V_55_reg_287|   512  |
|tmp_data_V_56_reg_653|   512  |
|tmp_keep_V_51_reg_660|   64   |
|  tmp_keep_V_reg_213 |   64   |
|tmp_last_V_39_reg_331|    1   |
|  tmp_last_V_reg_667 |    1   |
|     tmp_reg_750     |    1   |
+---------------------+--------+
|        Total        |  9382  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_198   |  p4  |   4  |  512 |  2048  ||    21   |
|    grp_write_fu_198   |  p5  |   3  |  64  |   192  ||    15   |
|    grp_write_fu_198   |  p6  |   3  |   1  |    3   ||    15   |
|   tmp_keep_V_reg_213  |  p0  |  16  |  64  |  1024  ||    33   |
| tmp_last_V_39_reg_331 |  p0  |   3  |   1  |    3   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  3270  || 3.83975 ||    93   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   93   |
|  Register |    -   |  9382  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  9382  |   125  |
+-----------+--------+--------+--------+
