// All the DATA_WIDTH overrides 


	defparam RBLOCK.RBANK_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_0.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_0.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_1.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_1.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_2.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_2.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_3.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_3.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_4.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_4.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_5.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_5.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_6.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_6.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_7.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_7.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_7.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	`ifdef NUMBER_OF_WARPS_IS_16
	defparam RBLOCK.RBANK_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_8.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_8.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_9.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_9.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_10.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_10.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_11.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_11.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_12.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_12.RF_LANE_15.DATA_WIDTH=1;
	`endif

        defparam RBLOCK.RBANK_13.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_0.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_1.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_2.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_3.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_4.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_5.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_6.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_7.DATA_WIDTH=1;
        `ifdef NUM_LANES_IS_16
        defparam RBLOCK.RBANK_13.RF_LANE_8.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_9.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_10.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_11.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_12.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_13.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_14.DATA_WIDTH=1;
        defparam RBLOCK.RBANK_13.RF_LANE_15.DATA_WIDTH=1;
        `endif

	defparam RBLOCK.RBANK_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_14.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_14.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	defparam RBLOCK.RBANK_15.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_0.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_1.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_2.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_3.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_4.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_5.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_6.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_7.DATA_WIDTH=1;
	`ifdef NUM_LANES_IS_16
	defparam RBLOCK.RBANK_15.RF_LANE_8.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_9.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_10.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_11.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_12.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_13.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_14.DATA_WIDTH=1;
	defparam RBLOCK.RBANK_15.RF_LANE_15.DATA_WIDTH=1;
	`endif
	
	`endif






`ifdef NUMBER_OF_WARPS_IS_16
	`ifdef NUM_LANES_IS_16
		defparam RBLOCK.NUM_LANES =16;
		defparam RBLOCK.RBANK_0.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_1.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_2.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_3.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_4.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_5.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_6.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_7.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_8.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_9.NUM_LANES  = 16;
		defparam RBLOCK.RBANK_10.NUM_LANES = 16;
		defparam RBLOCK.RBANK_11.NUM_LANES = 16;
		defparam RBLOCK.RBANK_12.NUM_LANES = 16;
		defparam RBLOCK.RBANK_13.NUM_LANES = 16;
		defparam RBLOCK.RBANK_14.NUM_LANES = 16;
		defparam RBLOCK.RBANK_15.NUM_LANES = 16;
		`ifdef NUMBER_OF_REGISTERS_IS_32
			defparam RBLOCK.NUM_REGS =32;
			defparam RBLOCK.LOG2_NUM_REGS =5;
			defparam RBLOCK.RBANK_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_15.LOG2_NUM_REGS = 5;	
		`elsif NUMBER_OF_REGISTERS_IS_64
			defparam RBLOCK.NUM_REGS = 64;
			defparam RBLOCK.LOG2_NUM_REGS =6;
			defparam RBLOCK.RBANK_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_15.LOG2_NUM_REGS = 6;	
		`endif
	`else
		defparam RBLOCK.NUM_LANES = 8; 
		defparam RBLOCK.RBANK_0.NUM_LANES = 8;
		defparam RBLOCK.RBANK_1.NUM_LANES = 8;
		defparam RBLOCK.RBANK_2.NUM_LANES = 8;
		defparam RBLOCK.RBANK_3.NUM_LANES = 8;
		defparam RBLOCK.RBANK_4.NUM_LANES = 8;
		defparam RBLOCK.RBANK_5.NUM_LANES = 8;
		defparam RBLOCK.RBANK_6.NUM_LANES = 8;
		defparam RBLOCK.RBANK_7.NUM_LANES = 8;
		`ifdef NUMBER_OF_REGISTERS_IS_32
			defparam RBLOCK.NUM_REGS = 32;	
			defparam RBLOCK.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 5;
	
			defparam RBLOCK.RBANK_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 5;
	
			defparam RBLOCK.RBANK_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.LOG2_NUM_REGS = 5;	



		`elsif NUMBER_OF_REGISTERS_IS_64
			defparam RBLOCK.NUM_REGS = 64;
			defparam RBLOCK.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.NUM_REGS = 64;
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 6;		

			defparam RBLOCK.RBANK_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_8.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_9.RF_LANE_7.LOG2_NUM_REGS = 6;	
	
			defparam RBLOCK.RBANK_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_10.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_11.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_12.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_13.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_14.RF_LANE_7.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_15.RF_LANE_7.LOG2_NUM_REGS = 6;


		
		`endif
	`endif

`else 
	`ifdef NUM_LANES_IS_16
		defparam RBLOCK.NUM_LANES = 16;
		defparam RBLOCK.RBANK_0.NUM_LANES = 16;
		defparam RBLOCK.RBANK_1.NUM_LANES = 16;
		defparam RBLOCK.RBANK_2.NUM_LANES = 16;
		defparam RBLOCK.RBANK_3.NUM_LANES = 16;
		defparam RBLOCK.RBANK_4.NUM_LANES = 16;
		defparam RBLOCK.RBANK_5.NUM_LANES = 16;
		defparam RBLOCK.RBANK_6.NUM_LANES = 16;
		defparam RBLOCK.RBANK_7.NUM_LANES = 16;
		`ifdef NUMBER_OF_REGISTERS_IS_32							// Number of registers is 32
			defparam RBLOCK.NUM_REGS = 32;	
			defparam RBLOCK.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.LOG2_NUM_REGS = 5;	


			defparam RBLOCK.RBANK_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.LOG2_NUM_REGS = 5;	


			defparam RBLOCK.RBANK_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 5;
			defparam RBLOCK.RBANK_2.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.LOG2_NUM_REGS = 5;	

			defparam RBLOCK.RBANK_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.LOG2_NUM_REGS = 5;	


			defparam RBLOCK.RBANK_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 5;
			defparam RBLOCK.RBANK_5.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.LOG2_NUM_REGS = 5;	
	
			defparam RBLOCK.RBANK_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 5;
			defparam RBLOCK.RBANK_6.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.LOG2_NUM_REGS = 5;	
	
			defparam RBLOCK.RBANK_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.LOG2_NUM_REGS = 5;	

		`elsif NUMBER_OF_REGISTERS_IS_64
			defparam RBLOCK.NUM_REGS = 64;	
			defparam RBLOCK.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_0.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_1.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_2.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_15.LOG2_NUM_REGS = 6;

			defparam RBLOCK.RBANK_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_3.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_4.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_5.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_6.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_15.LOG2_NUM_REGS = 6;
	
			defparam RBLOCK.RBANK_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_8.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_8.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_9.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_9.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_10.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_10.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_11.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_11.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_12.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_12.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_13.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_13.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_14.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_14.LOG2_NUM_REGS = 6;
			defparam RBLOCK.RBANK_7.RF_LANE_15.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_15.LOG2_NUM_REGS = 6;

		`endif
	`else												// 8 lanes
		//defparam RBLOCK.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_0.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_1.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_2.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_3.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_4.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_5.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_6.NUM_LANES = 8;
		//defparam RBLOCK.RBANK_7.NUM_LANES = 8;
		`ifdef NUMBER_OF_REGISTERS_IS_32
			defparam RBLOCK.NUM_REGS = 32;	
			defparam RBLOCK.LOG2_NUM_REGS = 5;
			defparam RBLOCK.RBANK_0.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 5;
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_1.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_2.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_3.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_4.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_5.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_6.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS =5;	

			defparam RBLOCK.RBANK_7.NUM_REGS = 32;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 5;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS =5;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS =32;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS =5;	

		`elsif NUMBER_OF_REGISTERS_IS_64
			defparam RBLOCK.NUM_REGS = 64;	
			defparam RBLOCK.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_0.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_1.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_2.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_3.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_4.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_5.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_6.RF_LANE_7.LOG2_NUM_REGS = 6;	

			defparam RBLOCK.RBANK_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_0.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_1.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_2.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_3.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_4.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_5.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_6.LOG2_NUM_REGS = 6;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.NUM_REGS = 64;	
			defparam RBLOCK.RBANK_7.RF_LANE_7.LOG2_NUM_REGS = 6;	

		`endif
	`endif
`endif

