// Seed: 2674371808
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  wire id_2;
  type_6(
      1, 1'b0, (id_3)
  );
  logic id_4;
  assign id_2[1] = 1;
endmodule
