# Timing Exceptions

Use timing exceptions to overwrite the default behavior of the design path. Timing exceptions<br /> includes the following:

-   Setting multicycle constraint to specify paths that \(by design\) take more than one cycle.
-   Setting a false path constraint to identify paths that must not be included in the timing analysis or the optimization flow.
-   Setting a maximum/minimum delay constraint on specific paths to relax or to tighten the original clock constraint requirement.

## Set a Maximum Delay Constraint

Set the options in the **Maximum Delay Constraint** dialog box to relax or to<br /> tighten the original clock constraint requirement on specific paths.

The **Timing Constraints Editor** automatically derives the individual maximum<br /> delay targets from clock waveforms, and port input or output delays. So the maximum delay<br /> constraint is a timing exception. This constraint overrides the default single cycle timing<br /> relationship for one or more timing paths. This constraint also overrides a multiple cycle<br /> path constraint.

**Important:** When the same timing path has more than one timing exception constraint, the **Timing Constraints Editor** honors the timing constraint with the highest precedence and ignores the other timing exceptions, according to the order of precedence listed in the following table.

|Timing Exception Constraints|Order of Precedence|
|----------------------------|-------------------|
|`set_disable_timing`|1|
|`set_false_path`|2|
|`set_maximum_delay/set_minimum_delay`|3|
|`set_multicycle_path`|4|

**Important:** The `set_maximum_delay_constraint` has a higher precedence over `set_multicycle_path` constraint and therefore, the former overrides the latter when both constraints are set on the same timing path.

To set a Maximum Delay Constraint, open the **Set Maximum Delay Constraint** dialog box in one of the following four ways:

-   In the **Constraints Browser**, double-click **Max Delay**.
-   Click the **Add Max Delay Constraint**![???](GUID-EF50DF19-3FC9-44A9-8DC6-7F9B62A3CF07-low.jpg) icon.
-   From the **Constraints** menu, click **Max Delay**.
-   In the **Max Delay Constraints** table, right-click any row and choose **Add Maximum Delay Constraint**. The **Set Maximum Delay Constraint** dialog box appears.

![](GUID-7CB54C52-F5F3-4855-A2D3-1FA82087EEB9-low.png "Set Maximum Delay Constraint Dialog Box")

The following table lists and describes the **Set Maximum Delay Constraint**<br /> dialog box options.

<table id="TABLE_Q2R_ZFL_5NB"><thead><tr><th>

Option

</th><th>

Description

</th></tr></thead><tbody><tr><td>

Maximum delay

</td><td>

Specifies a floating point number in nanoseconds that represents the required maximum delay value for specified paths.-   If the path starting point is on a sequential device, the **Timing Constraints Editor** includes clock skew in the computed delay.
-   If the path starting point has an input delay specified, the **Timing Constraints Editor** adds that delay value to the path delay.
-   If the path ending point is on a sequential device, the **Timing Constraints Editor** includes clock skew and library setup time in the computed delay.
-   If the ending point has an output delay specified, the **Timing Constraints Editor**adds that delay to the path delay.

</td></tr><tr><td>

Ignore clock latency

</td><td>

Specifies that the calculation of slack for the specified path excludes clock skew and jitter,<br /> and only the data path is considered. This option is useful for analyzing the paths<br /> between the sequential elements, driven by asynchronous clocks. This option is not<br /> supported by the Synplify Pro Synthesis software; in Libero flows, this option is skipped for Synplify Pro Synthesis<br /> software.

</td></tr><tr><td>

Source/From Pins

</td><td>

Specifies the starting points for max delay constraint path. A valid timing starting point is<br /> a clock, a primary input, an inout port, or a clock pin of a sequential cell.To<br /> specify the Source pins\(s\), click Browse, next to<br /> From, to open the Select Source Pins for Max<br /> Delay Constraint dialog box.The following options are available<br /> on the Select Source Pins for Max Delay Constraint dialog<br /> box:Type:<br /> Displays the type of the available pins in the design. The type options for<br /> source pins are listed as follows:Clock PinsInput PortsAll Register Clock<br /> PinsPattern:<br /> The default is \*, which is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the available pins based on<br /> the specified pin type and pattern.Available<br /> Pins: The list displays the available pins or ports. If you change<br /> the pattern value, the list shows the available pins or ports based on the<br /> filter.To add the pins from the Available Pins list<br /> to the Assigned Pins list, click Add<br /> or Add All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove All.Assigned<br /> Pins: Displays pins selected from the Available<br /> Pins list. To add the source pins to the constraint, in this list,<br /> click the pins and click OK.

</td></tr><tr><td>

Through Pins

</td><td>

Specifies the through pins in the specified path for the Maximum Delay constraint.To<br /> specify the Through pin\(s\), click Browse, next to<br /> Through textbox, to open the Select Through Pins<br /> for Max Delay Constraint dialog box.The following options are<br /> available on the Select Through Pins for Max Delay Constraint<br /> dialog box:Type:<br /> Displays the type of the available pins in the design. The<br /> Type options for source pins are listed as follows:All PortsAll PinsAll NetsAll InstancesPattern:<br /> The default is \*, which is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the available pins based on<br /> the specified pin type and pattern.Available<br /> Pins: The list displays the available pins, ports, nets, or<br /> instances. If you change the pattern value, the list box shows the available<br /> pins, ports, nets, or instances based on the filter.To add the pins from the<br /> Available Pins list to the Assigned Pins<br /> list, click Add or Add<br /> All. To remove the pins from the Assigned Pins<br /> list, click Remove or Remove<br /> All.Assigned<br /> Pins: Displays pins selected from the Available<br /> Pins list. To add the through pins to the constraint, in this<br /> list, click the Pins and then click OK.

</td></tr><tr><td>

Destination/To Pins

</td><td>

Specifies the ending points for maximum delay constraint. A valid timing ending point is a<br /> clock, a primary output, an inout port, or a data pin of a sequential cell.To<br /> specify the destination pin\(s\), click Browse, next to the<br /> To box, to open the Select Destination Pins for<br /> Max Delay Constraint dialog box.The following options are<br /> available on the Select Destination Pins for Max Delay<br /> Constraint dialog box:Type:<br /> Displays the type of the available pins in the design. The<br /> Type options for source pins are listed as follows:Clock PinsOutput PortsAll Register Data PinsPattern:<br /> The default is \*, which is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the available pins based on<br /> the specified pin type and pattern.Available<br /> Pins: The list box displays the available pins or ports. If you<br /> change the pattern value, the list box shows the available pins or ports based<br /> on the filter.To add the pins from the Available Pins<br /> list to the Assigned Pins list, click<br /> Add or Add All. To remove the<br /> pins from the Assigned Pins list, click<br /> Remove or Remove All.Assigned<br /> Pins: Displays pins selected from the Available<br /> Pins list. To add the destination pins to the constraint, click<br /> pins from this list and then click OK.

</td></tr><tr><td>

Comment

</td><td>

Enter a one-line comment for the constraint.

</td></tr></tbody>
</table>## Set a Minimum Delay Constraint

Set the options in the **Minimum Delay Constraint** dialog box to relax or to<br /> tighten the original clock constraint requirement on specific paths.

The **Timing Constraints Editor** automatically derives the individual minimum<br /> delay targets from clock waveforms and port input or output delays. So the minimum delay<br /> constraint is a timing exception. This constraint overrides the default single cycle<br /> timing relationship for one or more timing paths. This constraint also overrides a<br /> multiple cycle path constraint.

**Important:** When the same timing path has more than one timing exception constraint, the **Timing Constraints Editor** honors the timing constraint with the highest precedence and ignores the other timing exceptions, according to the order of precedence listed in the following table.

|Timing Exception Constraints|Order of Precedence|
|----------------------------|-------------------|
|`set_disable_timing`|1|
|`set_false_path`|2|
|`set_maximum_delay`/`set_minimum_delay`|3|
|`set_multicycle_path`|4|

**Note:** : The `set_minimum_delay_constraint` has a higher precedence over `set_multicycle_path` constraint and therefore the former overrides the latter when both constraints are set on the same timing path.

To set a Minimum Delay Constraint, open the **Set Minimum Delay Constraint**<br /> dialog box in one of the following four ways:

-   In the Constraints Browser, click **Min Delay**.
-   Click the **Add Min Delay Constraint** ![???](GUID-D3B48F3A-A758-4F03-943D-445672DDDCB3-low.jpg) icon.
-   From the **Constraints** menu, click **Min Delay**.
-   Right-click any row of **Min Delay Constraints Table** and then click **Add Minimum Delay Constraint**. The **Set Minimum Delay Constraint** dialog box appears.

![](GUID-C3BCF5C1-E8FD-4AA8-98B0-5F876724632A-low.png "Set Minimum Delay Constraint Dialog Box")

The following table describes the **Set Minimum Delay Constraint**<br /> dialog box options.

<table id="TABLE_ALJ_RCM_5NB"><thead><tr><th>

Option

</th><th>

Description

</th></tr></thead><tbody><tr><td>

Minimum delay

</td><td>

Specifies a floating point number in nanoseconds that represents the<br /> required minimum delay value for specified paths.-   If the path starting point is on a sequential device, the **Timing Constraints Editor**includes clock skew in the computed delay.
-   If the path starting point has an input delay specified, the **Timing Constraints Editor** adds that delay value to the path delay.
-   If the path ending point is on a sequential device, the **Timing Constraints Editor** includes clock skew and library setup time in the computed delay.
-   If the ending point has an output delay specified, the **Timing Constraints Editor** adds that delay to the path delay.

</td></tr><tr><td>

Ignore clock latency

</td><td>

<br /> Specifies that the calculation of slack for the specified path<br /> excludes clock skew and jitter, and only the data path is<br /> considered. This option is useful for analyzing the paths between<br /> the sequential elements driven by asynchronous clocks. This option is not supported by the Synplify Pro Synthesis<br />software; in Libero flows, this option is skipped for Synplify Pro Synthesis<br />software.<br />

</td></tr><tr><td>

Source Pins/From

</td><td>

<br /> Specifies the starting point for minimum delay constraint. A valid<br /> timing starting point is a clock, a primary input, an input port, or<br /> a clock pin of a sequential cell.<br /> To specify the source pins\(s\), click Browse,<br /> next to the From box, to open the<br /> Select Source Pins for Minimum Delay Constraint<br /> dialog box.<br /> The following options are available on the Select Source<br /> Pins for Minimum Delay Constraint dialog box:Type: Displays the type of the<br /> available pins in the design. The<br /> Type options for source pins<br /> are:Clock<br /> PinsInput<br /> PortsAll<br /> Register Clock PinsPattern: The default is \*, which<br /> is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the<br /> available pins based on the specified pin type and<br /> pattern.Available Pins: The list box<br /> displays the available pins or ports. If you change the<br /> pattern value, the list box shows the available pins or<br /> ports based on the filter.To add the pins from the<br /> Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins: Displays pins<br /> selected from the Available Pins<br /> list. To add the source pins to the constraint, click pins<br /> from this list and then click<br /> OK.<br />

</td></tr><tr><td>

Through Pins

</td><td>

<br /> Specifies the through points for the Minimum Delay constraint.<br /> To specify the Through pin\(s\), click Browse,<br /> next to the Through box, to open the<br /> Select the Through Pins for Min Delay<br /> dialog box.<br /> The following options are available on the Select the<br /> Through Pins for Min Delay dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for source<br /> pins are:All<br /> PortsAll<br /> PinsAll<br /> NetsAll<br /> InstancesPattern: The default is \*, which<br /> is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the<br /> available pins based on the specified pin type and<br /> pattern.Available Pins: The list box<br /> displays the available pins, ports, nets, or instances. If<br /> you change the pattern value, the list box shows the<br /> available pins, ports, nets, or instances based on the<br /> filter.To add the pins from the Available<br /> Pins list to the Assigned<br /> Pins list, click Add<br /> or Add All. To remove<br /> the pins from the Assigned Pins<br /> list, click Remove or<br /> Remove All.Assigned Pins: Displays pins<br /> selected from the Available Pins list. To add the through<br /> pins to the constraint, click the pins from this list and<br /> then click OK.<br />

</td></tr><tr><td>

Destination/To Pins

</td><td>

<br /> Specifies the ending points for minimum delay constraint. A valid<br /> timing ending point is a clock, a primary output, or a data pin of a<br /> sequential cell.<br /> To specify the Destination pin\(s\), click<br /> Browse, next to the<br /> To box, to open the Select the<br /> Destination Pins for Min Delay Constraint dialog<br /> box.<br /> The following options are available on the Select the<br /> Destination Pins for Min Delay Constraint dialog<br /> box:Type: Displays the type of the<br /> available pins in the design. The<br /> Type options for source pins<br /> are:Clock<br /> PinsOutput PortsAll<br /> Register Data PinsPattern: The default is \*, which<br /> is a wild-card match for all. You can specify any string<br /> value. Click Search to filter the<br /> available pins based on the specified pin type and<br /> pattern.Available Pins: The list box<br /> displays the available pins or ports. If you change the<br /> pattern value, the list shows the available pins or ports<br /> based on the filter.To add the pins from the<br /> Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins: Displays pins<br /> selected from the Available Pins<br /> list. To add the destination pins to the constraint, click<br /> the pins from this list and then click<br /> OK.<br />

</td></tr><tr><td>

Comment

</td><td>

Enter a one-line comment for the Constraint.

</td></tr></tbody>
</table>## Set a Multicycle Path

Use this constraint to identify paths in the design that take multiple clock<br /> cycles.

You can set multicycle path constraints in an SDC file, which you can either create<br /> yourself or generate with Synthesis tools, and at the same time you can import the<br /> netlist.

You can use one or more of the following to set the multicycle paths constraints:

-   [set\_multicycle\_path](GUID-652A2AE7-5995-4C36-A9DF-FDCA8CE0B5C3.md)
-   [Specifying a Multicycle Constraint](GUID-4C415143-F59B-459D-8E51-39E527599130.md#)

### Families Supported

The following table lists the families which support this constraint and the file<br /> formats and tools which you can use to enter or modify it:

|Families|SDC|Constraints Editor|
|--------|---|------------------|
|PolarFire®|X|X|
|RTG4™|X|X|
|IGLOO® 2|X|X|
|SmartFusion® 2|X|X|

## Set a Multicycle Constraint

Set the options in the **Set Multicycle Constraint** dialog box to specify<br /> paths that take multiple clock cycles in the current design.

Setting the multiple-cycle path constraint overrides the single-cycle timing relationships<br /> \(default\)<br /> between sequential elements by specifying the number of cycles \(two or more\) that the<br /> data path must have for setup or hold checks.

**Note:** The false path information always takes precedence over multiple cycle path information. A specific maximum delay constraint overrides a general multiple cycle path constraint.

To set a multicycle constraint, open the **Set Multicycle Constraint** dialog<br /> box in one of the following four ways:

-   In the **Constraints Browser**, double-click **Multicycle**.
-   Click the **Add Multicycle Constraint** ![???](GUID-C6E0A4CB-EA3B-4976-B154-A68278DB5959-low.jpg) icon.
-   From the **Constraints** menu, click **Multicycle**.
-   Right-click any row of **Multicycle Constraints Table** and click **Add Multicycle Path Constraint**. The **Set Multicycle Constraint** dialog box appears.

![???](GUID-D5259445-B242-4C04-AFCA-0E0FEA9A9971-low.jpg "Set Multicycle Constraint Dialog Box")

The following table describes the **Set Multicycle Constraint** dialog<br /> box options.

|Option|Description|
|------|-----------|
|Setup Check Only|Select this check box to apply multiple clock cycle timing<br /> consideration for setup check only.|
|Setup and Hold Checks|Select this check box to apply multiple clock cycle timing<br /> consideration for both setup and hold checks.|
|Hold Path Multiplier|Specifies an integer value that represents the number by which the<br /> edge will move towards the left, or the edge number, where the check<br /> will be performed.|
|Setup Path Multiplier|Specifies an integer value that represents the number of clock cycles<br /> \(more than one\) the data path must have for a setup check.|
|Source Pins/From|<br /> Specifies the starting points for the multiple cycle path. A valid<br /> starting point is a clock, a primary input, an inout port, or the<br /> clock pin of a sequential cell.<br /> To specify the source pins\(s\), click Browse<br /> next to the From box to open the<br /> Multicycle Constraint dialog box.<br /> The following options are available on the Multicycle<br /> Constraint dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for source<br /> pins are:Clock<br /> PinsInput<br /> PortsAll<br /> Register Clock PinsPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified pin<br /> type and pattern.Available Pins:The list box<br /> displays the available<br /> pins<br /> or ports. If you change the pattern<br /> value, the list box shows the available pins<br /> or<br /> ports based on the filter.To<br /> add the pins from the Available Pins<br /> list to the Assigned Pins<br /> list, click Add or<br /> Add All. To remove the pins<br /> from the Assigned Pins list,<br /> click Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected in the Available Pins<br /> list. To add the source pins to the constraint, click<br /> pins in this list and click<br /> OK.<br />|
|Through Pins|<br /> Specifies the through points for the multiple cycle path.<br /> To specify the through pin\(s\), click Browse<br /> next to the Through box to open the<br /> Select Through Pins for Multicycle<br /> Constraint dialog box.<br /> The following options are available on the Select Through<br /> Pins for Multicycle Constraint dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for source<br /> pins are:All<br /> PortsAll<br /> PinsAll<br /> NetsAll<br /> InstancesPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified pin<br /> type and pattern.Available Pins:The list box<br /> displays the available<br /> pins,<br /> ports, nets. or instances. If you<br /> change the pattern value, the list box shows the<br /> available<br /> pins,<br /> ports, nets, or instances based on the<br /> filter.To add the pins from the<br /> Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected from the Available Pins list. To add the<br /> through pins to the constraint, click the pins from this<br /> list and click OK.<br />|
|Destination/To Pins|<br /> Specifies the ending points for multiple cycle path.<br /> To specify the destination pin\(s\), click<br /> Browse next to the<br /> To box to open the Select<br /> Destination Pins dialog box.<br /> The following options are available on the Select<br /> Destination Pins dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for source<br /> pins are:Clock<br /> PinsOutput PortsAll<br /> Register Data PinsPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified Pin<br /> Type and Pattern.Available Pins:The list box<br /> displays the available<br /> pins<br /> or<br /> ports.<br /> If you change the pattern value, the list box shows the<br /> available pins<br /> or<br /> ports based on the filter.To<br /> add the pins from the Available Pins<br /> list to the Assigned Pins<br /> list, click Add or<br /> Add All. To remove the pins<br /> from the Assigned Pins list,<br /> click Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected in the Available Pins<br /> list. To add the destination pins to the constraint,<br /> click pins in this list and click<br /> OK.<br />|
|Comment|Enter a one-line comment for the constraint.|

### Specifying a Multicycle Constraint

You set options in the **Set Multicycle Constraint** dialog box to specify<br /> paths that take multiple clock cycles in the current design.

To specify multicycle constraints:

1.  Add the constraint in the **Editable Constraints Grid** or open the **Set Multicycle Constraint** dialog box using one of the following methods:
    -   From the **Constraints** menu, click **MultiCycle**.
    -   Click the ![???](GUID-67002C4C-48D2-48C4-820B-94FF92B3B9A6-low.png) icon.
    -   In the **Constraints Browser**, double-click **Multicycle**.
    -   Right-click the **Multicycle**option in the **Constraint Browser** and click **Add Multicycle Path Constraint**.

        The **Set Multicycle Constraint** dialog box appears.

        ![???](GUID-28FCD1F1-6A21-43ED-AD82-4F279E3335CE-low.jpg "Set Multicycle Constraint Dialog Box")

2.  Specify the number of cycles in the **Setup Path Multiplier**.
3.  Specify the **From**pin\(s\). Click **Browse** next to the **From** box to open the **Select Source Pins for Multicycle Constraint** dialog box.

    ![???](GUID-430D1819-CE67-4BFC-A7C5-6AE703E5DE33-low.jpg "Select Source Pins for Multicycle Constraint Dialog Box")

4.  Use **Filter available pins**to narrow the pin list based on the selected **Type**and **Pattern**. In the **Available Pins**list, click the pin\(s\). You can select multiple pins in this window.
5.  Click **Add**or **Add All**to add the pins from the **Available Pins**list to the **Assigned Pins**list. Click **Remove** or **Remove All**to remove the pins from the **Assigned Pins**list.
6.  Click the pins from the **Assigned Pins**list and click **OK**. The **Set Multicycle Constraint**dialog box displays the updated **From**pin\(s\) list.
7.  Click the **Browse** button for **Through**and **To**and add the appropriate pins. The displayed list shows the pins reachable from the previously selected pin\(s\) list
8.  Enter comments in the **Comment**section.
9.  Click **OK**. The **Timing Constraints Editor** adds the multicycle constraints to the **Constraints List**.

## Set a False Path

Use this constraint to identify paths in the design that should be disregarded during<br /> timing analysis and timing optimization.

By definition, false paths are paths that cannot be sensitized under any input vector<br /> pair. Therefore, including false paths in timing calculation may lead to unrealistic<br /> results. For accurate static timing analysis, it is important to identify the false<br /> paths.

You can set false paths constraints in an SDC file, which you can either create<br /> yourself or generate with Synthesis tools, at the same time you import the<br /> netlist.

You can use one or more of the following commands or GUI tools to set false<br /> paths:

-   [set\_false\_path](GUID-7CE41461-4066-4811-9165-24CE466AB221.md)
-   [Specifying False Path Constraint](GUID-4C415143-F59B-459D-8E51-39E527599130.md#)

### Families Supported

The following table lists the families that support this constraint, the file<br /> formats, and tools you can use to enter or modify it.

|Families|SDC|Constraints Editor|
|--------|---|------------------|
|PolarFire®|X|X|
|RTG4™|X|X|
|IGLOO® 2|X|X|
|SmartFusion® 2|X|X|

## Set a False Path Constraint

Set options in the **Set False Path Constraint** dialog box to define<br /> specific timing paths as false path.

This constraint removes timing requirements on these false paths so that they are not<br /> considered during the timing analysis. The path starting points are the input ports or<br /> register clock pins and path ending points are the register data pins or output ports.<br /> This constraint disables setup and hold checking for the specified paths.

**Note:** When the same timing path has more than one timing exception constraint, the Timing Constraints Editor honors the timing constraint with the highest precedence and ignores the other timing exceptions according to the order of precedence as listed in the following table.

|Timing Exception Constraints|Order of Precedence|
|----------------------------|-------------------|
|set\_disable\_timing|1|
|set\_false\_path|2|
|set\_maximum\_delay/set\_minimum\_delay|3|
|set\_multicycle\_path|4|

**Note:** The `set_false_path` constraint has the second highest precedence and always overrides the `set_multicycle_path` constraints and`set_maximum/minimum_delay` constraints.

To set a false path constraint, open the **Set False Path Constraint**dialog box in one of the following four ways:

-   From the Constraints Browser, double-click **False Path**.
-   Click the **Add False Path Constraint** ![???](GUID-062D1145-EDD8-452A-BCAD-4F7E9C6A77D7-low.jpg) icon.
-   From the **Constraints** menu, click **False Path**.
-   Right-click any row of **False Path Constraints Table** and click **Add False Path Constraint**. The **Set False Path Constraint** dialog box appears.

![???](GUID-A4E2A0F8-8E7C-4D45-B579-8A73B7BCD0B9-low.jpg "Set False Path Constraint Dialog Box")

The following table describes the **Set False Path Constraint** dialog<br /> box options.

|Option|Description|
|------|-----------|
|Source/From Pins|Specifies the starting point for false path constraint.To specify<br /> the source pins\(s\), click Browse next to the<br /> From box to open the Select<br /> Source Pins for False Path Constraint dialog<br /> box.The following options are available on the<br /> Select Source Pins for False Path Constraint<br /> dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for Source<br /> Pins are listed as follows:Clock<br /> PinsInput<br /> PortsAll<br /> Register Clock PinsPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified pin<br /> type and pattern.Available Pins:The list box<br /> displays the available pins or ports. If you change the<br /> pattern value, the list box shows the available pins or<br /> ports based on the filter.To add the pins from<br /> the Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected from the Available Pins<br /> list. To add the source pins, click the pins from this<br /> list and click OK.|
|Through Pins|<br /> Specifies the through points for the false path constraint.<br /> To specify the through pin\(s\), click on the<br /> Browse button next to<br /> Through textbox to open the<br /> Select the Through Pins for False Path<br /> Constraint dialog box.<br /> The following options are available on the Select the<br /> Through Pins for False Path Constraint dialog<br /> box:Type: Displays the Type of the<br /> Available Pins in the design. The type options for source<br /> pins are listed as follows:All<br /> PortsAll<br /> PinsAll<br /> NetsAll<br /> InstancesPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified pin<br /> type and pattern.Available Pins:The list box<br /> displays the available pins, ports, nets, or instances.<br /> If you change the pattern value, the list box shows the<br /> available pins, ports, nets, or instances based on the<br /> filter.To add the pins from the<br /> Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected from the Available Pins list. Select Pins from<br /> this list and click OK to add the<br /> through pins to the constraint.<br />|
|Destination/To Pins|Specifies the ending points for false path constraint. To specify<br /> the destination pin\(s\), click Browse next to<br /> the To box to open the Select the<br /> Destination Pins for False Path Constraint dialog<br /> box.The following options are available on the<br /> Select the Destination Pins for False Path<br /> Constraint dialog box:Type: Displays the type of the<br /> available pins in the design. The type options for source<br /> pins are listed as follows:Clock<br /> PinsOutput PortsAll<br /> Register Data PinsPattern: The default is \*,<br /> which is a wild-card match for all. You can specify any<br /> string value. Click Search to<br /> filter the available pins based on the specified pin<br /> type and pattern.Available Pins:The list box<br /> displays the available pins or ports. If you change the<br /> pattern value, the list box shows the available pins or<br /> ports based on the filter.To add the pins from<br /> the Available Pins list to the<br /> Assigned Pins list, click<br /> Add or Add<br /> All. To remove the pins from the<br /> Assigned Pins list, click<br /> Remove or Remove<br /> All.Assigned Pins:Displays pins<br /> selected from the Available Pins list. Select Pins from<br /> this list and click OK to add the<br /> destination pins to the constraint.|
|Comment|Enter a one-line comment for the Constraint.|

### Specifying a False Path Constraint

You set options in the Set False Path Constraint dialog box to define specific timing paths as false.

To specify False Path constraints:

1.  Add the constraint in the Editable Constraints Grid or open the Set False Path Constraint dialog box. You can do this by using one of the following methods:
    -   From the **Constraints** menu, choose **False Path**.
    -   Click the ![???](GUID-B9FFAF3E-79CD-44E5-8430-53291470B9FC-low.png) icon.
    -   From the Constraints Browser, double-click **False Path**.
    -   Right-click **False Path**in the Constraint Browser and choose **Add False Path Constraint**. The **Set False Path Constraint** dialog box appears.

        ![???](GUID-A4E2A0F8-8E7C-4D45-B579-8A73B7BCD0B9-low.jpg "Set False Path Constraint Dialog Box")

2.  Specify the **From**pin\(s\). Click the **Browse**button next to **From**to open the **Select Source Pins for False Path Constraint** dialog box.

    ![???](GUID-A337B5E6-E5B2-48D4-8F18-3D8DDD96B58B-low.jpg "Select Source Pins for False Path Constraint Dialog Box")

3.  Use **Filter available pins**to narrow the pin list based on the selected **Type**and **Pattern**. Select the pin\(s\) from the **Available Pins**list. You can select multiple pins in this window.
4.  Click **Add**or **Add All**to add the pins from the **Available Pins**list to the **Assigned Pins**list. Click **Remove** or **Remove All**to remove the pins from the **Assigned Pins**list**.**
5.  Select the pins from the **Assigned Pins**list and click **OK**. The **Set False Path Constraint**dialog box displays the updated **From**pin\(s\) list.
6.  Click the **Browse**button for **Through**and **To**and add the appropriate pin\(s\). The displayed list shows the pins reachable from the previously selected pin\(s\) list.
7.  Enter comments in the **Comment**section.
8.  Click **OK**.

    The False Path constraints are added to the<br /> **Constraints List** in the **Timing Constraints Editor**.


