// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/02/2017 10:58:56"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Projeto_final (
	Switches,
	Reset,
	Operar,
	Validar,
	clk,
	LER_A,
	LER_B,
	Debug_A,
	Debug_B,
	D1,
	D2,
	D3,
	D4,
	LED_16,
	LED_TERMINO);
input 	[15:0] Switches;
input 	Reset;
input 	Operar;
input 	Validar;
input 	clk;
input 	LER_A;
input 	LER_B;
output 	[15:0] Debug_A;
output 	[15:0] Debug_B;
output 	[6:0] D1;
output 	[6:0] D2;
output 	[6:0] D3;
output 	[6:0] D4;
output 	[15:0] LED_16;
output 	LED_TERMINO;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \B_REG|Mux19~0_combout ;
wire \B_REG|Mux19~1_combout ;
wire \B_REG|Mux18~0_combout ;
wire \B_REG|Mux18~1_combout ;
wire \B_REG|Mux17~0_combout ;
wire \B_REG|Mux17~1_combout ;
wire \B_REG|Mux16~0_combout ;
wire \B_REG|Mux16~1_combout ;
wire \B_REG|Mux15~0_combout ;
wire \B_REG|Mux15~1_combout ;
wire \B_REG|Mux14~0_combout ;
wire \B_REG|Mux14~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout ;
wire \Mux33~0_combout ;
wire \Unid_LA|s14|S~1_combout ;
wire \Unid_LA|l15|SAIDA~1_combout ;
wire \Mux23~0_combout ;
wire \B_REG|i2|saida_r[0]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout ;
wire \Unid_LA|desc[1]~2_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout ;
wire \M_ACESS|end_reg[0]~8_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout ;
wire \B_REG|i5|saida_r[0]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout ;
wire \M_ACESS|end_reg~15_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout ;
wire \M_ACESS|end_reg~16_combout ;
wire \M_ACESS|salvar_memo~0_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \Mux22~4_combout ;
wire \Mux22~5_combout ;
wire \Mux22~6_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \Mux21~4_combout ;
wire \Mux21~5_combout ;
wire \Mux21~6_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \Mux20~4_combout ;
wire \Mux20~5_combout ;
wire \Mux20~6_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \Mux19~5_combout ;
wire \Mux19~6_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \Mux18~5_combout ;
wire \Mux18~6_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \Mux17~5_combout ;
wire \Mux17~6_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \Mux16~5_combout ;
wire \Mux16~6_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Mux15~5_combout ;
wire \Mux15~6_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \Mux14~5_combout ;
wire \Mux14~6_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \Mux13~5_combout ;
wire \Mux13~6_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~4_combout ;
wire \Mux12~5_combout ;
wire \Mux12~6_combout ;
wire \Mux11~0_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \Mux10~4_combout ;
wire \Mux10~5_combout ;
wire \Mux10~6_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~4_combout ;
wire \Mux9~5_combout ;
wire \Mux9~6_combout ;
wire \Mux8~1_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \Mux8~6_combout ;
wire \Mux8~7_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout ;
wire \M_ACESS|Equal8~0_combout ;
wire \M_ACESS|salvar_memo~q ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ;
wire \Equal1~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ;
wire \M_Saida|dS0|i6|aux_G[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ;
wire \M_ACESS|reg_atual[0]~3_combout ;
wire \entrada_MEMO[6]~12_combout ;
wire \entrada_MEMO[7]~13_combout ;
wire \entrada_MEMO[8]~14_combout ;
wire \entrada_MEMO[9]~15_combout ;
wire \entrada_MEMO[10]~16_combout ;
wire \entrada_MEMO[11]~17_combout ;
wire \entrada_MEMO[13]~19_combout ;
wire \entrada_MEMO[14]~20_combout ;
wire \entrada_MEMO[15]~21_combout ;
wire \M_ACESS|salvar_memo~2_combout ;
wire \entrada_MEMO[1]~23_combout ;
wire \entrada_MEMO[2]~24_combout ;
wire \entrada_MEMO[3]~25_combout ;
wire \entrada_MEMO[4]~26_combout ;
wire \entrada_MEMO[5]~27_combout ;
wire \Switches[0]~input_o ;
wire \Validar~input_o ;
wire \Debug_A[0]~output_o ;
wire \Debug_A[1]~output_o ;
wire \Debug_A[2]~output_o ;
wire \Debug_A[3]~output_o ;
wire \Debug_A[4]~output_o ;
wire \Debug_A[5]~output_o ;
wire \Debug_A[6]~output_o ;
wire \Debug_A[7]~output_o ;
wire \Debug_A[8]~output_o ;
wire \Debug_A[9]~output_o ;
wire \Debug_A[10]~output_o ;
wire \Debug_A[11]~output_o ;
wire \Debug_A[12]~output_o ;
wire \Debug_A[13]~output_o ;
wire \Debug_A[14]~output_o ;
wire \Debug_A[15]~output_o ;
wire \Debug_B[0]~output_o ;
wire \Debug_B[1]~output_o ;
wire \Debug_B[2]~output_o ;
wire \Debug_B[3]~output_o ;
wire \Debug_B[4]~output_o ;
wire \Debug_B[5]~output_o ;
wire \Debug_B[6]~output_o ;
wire \Debug_B[7]~output_o ;
wire \Debug_B[8]~output_o ;
wire \Debug_B[9]~output_o ;
wire \Debug_B[10]~output_o ;
wire \Debug_B[11]~output_o ;
wire \Debug_B[12]~output_o ;
wire \Debug_B[13]~output_o ;
wire \Debug_B[14]~output_o ;
wire \Debug_B[15]~output_o ;
wire \D1[0]~output_o ;
wire \D1[1]~output_o ;
wire \D1[2]~output_o ;
wire \D1[3]~output_o ;
wire \D1[4]~output_o ;
wire \D1[5]~output_o ;
wire \D1[6]~output_o ;
wire \D2[0]~output_o ;
wire \D2[1]~output_o ;
wire \D2[2]~output_o ;
wire \D2[3]~output_o ;
wire \D2[4]~output_o ;
wire \D2[5]~output_o ;
wire \D2[6]~output_o ;
wire \D3[0]~output_o ;
wire \D3[1]~output_o ;
wire \D3[2]~output_o ;
wire \D3[3]~output_o ;
wire \D3[4]~output_o ;
wire \D3[5]~output_o ;
wire \D3[6]~output_o ;
wire \D4[0]~output_o ;
wire \D4[1]~output_o ;
wire \D4[2]~output_o ;
wire \D4[3]~output_o ;
wire \D4[4]~output_o ;
wire \D4[5]~output_o ;
wire \D4[6]~output_o ;
wire \LED_16[0]~output_o ;
wire \LED_16[1]~output_o ;
wire \LED_16[2]~output_o ;
wire \LED_16[3]~output_o ;
wire \LED_16[4]~output_o ;
wire \LED_16[5]~output_o ;
wire \LED_16[6]~output_o ;
wire \LED_16[7]~output_o ;
wire \LED_16[8]~output_o ;
wire \LED_16[9]~output_o ;
wire \LED_16[10]~output_o ;
wire \LED_16[11]~output_o ;
wire \LED_16[12]~output_o ;
wire \LED_16[13]~output_o ;
wire \LED_16[14]~output_o ;
wire \LED_16[15]~output_o ;
wire \LED_TERMINO~output_o ;
wire \clk~input_o ;
wire \M_ACESS|constador_instrucoes[0]~17 ;
wire \M_ACESS|constador_instrucoes[1]~19 ;
wire \M_ACESS|constador_instrucoes[2]~21 ;
wire \M_ACESS|constador_instrucoes[3]~23 ;
wire \M_ACESS|constador_instrucoes[4]~25 ;
wire \M_ACESS|constador_instrucoes[5]~27 ;
wire \M_ACESS|constador_instrucoes[6]~29 ;
wire \M_ACESS|constador_instrucoes[7]~31 ;
wire \M_ACESS|constador_instrucoes[8]~33 ;
wire \M_ACESS|constador_instrucoes[9]~35 ;
wire \M_ACESS|constador_instrucoes[10]~37 ;
wire \M_ACESS|constador_instrucoes[11]~39 ;
wire \M_ACESS|constador_instrucoes[12]~41 ;
wire \M_ACESS|constador_instrucoes[13]~43 ;
wire \M_ACESS|constador_instrucoes[14]~45 ;
wire \M_ACESS|constador_instrucoes[15]~46_combout ;
wire \Operar~input_o ;
wire \Reset~input_o ;
wire \M_ACESS|end_reg[0]~0_combout ;
wire \M_ACESS|constador_instrucoes[14]~44_combout ;
wire \M_ACESS|constador_instrucoes[13]~42_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \M_ACESS|constador_instrucoes[0]~16_combout ;
wire \M_ACESS|constador_instrucoes[1]~18_combout ;
wire \M_ACESS|constador_instrucoes[2]~20_combout ;
wire \M_ACESS|constador_instrucoes[3]~22_combout ;
wire \M_ACESS|constador_instrucoes[4]~24_combout ;
wire \M_ACESS|constador_instrucoes[5]~26_combout ;
wire \M_ACESS|constador_instrucoes[6]~28_combout ;
wire \M_ACESS|constador_instrucoes[7]~30_combout ;
wire \M_ACESS|constador_instrucoes[8]~32_combout ;
wire \M_ACESS|constador_instrucoes[9]~34_combout ;
wire \M_ACESS|constador_instrucoes[10]~36_combout ;
wire \M_ACESS|constador_instrucoes[11]~38_combout ;
wire \M_ACESS|constador_instrucoes[12]~40_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout ;
wire \M_ACESS|reg_atual~1_combout ;
wire \M_ACESS|reg_atual~2_combout ;
wire \M_ACESS|reg_atual~6_combout ;
wire \M_ACESS|reg_atual[0]~4_combout ;
wire \M_ACESS|reg_atual~5_combout ;
wire \M_ACESS|sel_saida_Banco~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout ;
wire \Unid_LA|desc[0]~3_combout ;
wire \M_ACESS|Equal11~1_combout ;
wire \M_ACESS|sel_saida_Banco~2_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout ;
wire \M_ACESS|end_reg~7_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ;
wire \M_ACESS|end_reg[0]~9_combout ;
wire \M_ACESS|Equal11~2_combout ;
wire \M_ACESS|end_reg[0]~10_combout ;
wire \M_ACESS|end_reg~13_combout ;
wire \M_ACESS|end_reg[0]~1_combout ;
wire \M_ACESS|end_reg[0]~2_combout ;
wire \M_ACESS|end_reg[0]~3_combout ;
wire \M_ACESS|end_reg~14_combout ;
wire \M_ACESS|Equal11~0_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout ;
wire \M_ACESS|Equal8~1_combout ;
wire \M_ACESS|Equal8~2_combout ;
wire \M_ACESS|sel_entr_Banco~4_combout ;
wire \M_ACESS|sel_entr_Banco~5_combout ;
wire \Mux8~0_combout ;
wire \M_ACESS|end_reg[0]~4_combout ;
wire \M_ACESS|end_reg[0]~5_combout ;
wire \M_ACESS|end_reg~6_combout ;
wire \M_ACESS|end_reg~11_combout ;
wire \M_ACESS|end_reg~12_combout ;
wire \Switches[13]~input_o ;
wire \Mux10~7_combout ;
wire \M_ACESS|load~0_combout ;
wire \M_ACESS|load~1_combout ;
wire \M_ACESS|load~2_combout ;
wire \M_ACESS|load~q ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ;
wire \M_ACESS|end_reg~17_combout ;
wire \M_ACESS|end_reg~18_combout ;
wire \M_ACESS|end_reg~19_combout ;
wire \M_ACESS|process_0~0_combout ;
wire \M_ACESS|reg_atual~0_combout ;
wire \M_ACESS|process_0~1_combout ;
wire \M_ACESS|end_reg~20_combout ;
wire \M_ACESS|end_reg~21_combout ;
wire \M_ACESS|end_reg~22_combout ;
wire \M_ACESS|end_reg~23_combout ;
wire \B_REG|i1|saida_r[0]~0_combout ;
wire \B_REG|i0|saida_r[0]~0_combout ;
wire \B_REG|Mux6~2_combout ;
wire \B_REG|i3|saida_r[0]~0_combout ;
wire \B_REG|Mux6~3_combout ;
wire \Equal0~0_combout ;
wire \Entrada_REG_A[13]~19_combout ;
wire \LER_A~input_o ;
wire \B_REG|i6|saida_r[0]~0_combout ;
wire \B_REG|i4|saida_r[0]~0_combout ;
wire \B_REG|Mux6~0_combout ;
wire \B_REG|i7|saida_r[0]~0_combout ;
wire \B_REG|Mux6~1_combout ;
wire \Mux26~0_combout ;
wire \LER_B~input_o ;
wire \Switches[12]~input_o ;
wire \B_REG|Mux7~0_combout ;
wire \B_REG|Mux7~1_combout ;
wire \entrada_MEMO[12]~18_combout ;
wire \Unid_LA|a14|aux~1_combout ;
wire \Unid_LA|a0|SAIDA~0_combout ;
wire \Unid_LA|l0|SAIDA~0_combout ;
wire \Unid_LA|l8|aux~0_combout ;
wire \Unid_LA|l0|SAIDA~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \M_ACESS|salvar_memo~1_combout ;
wire \M_ACESS|sel_saida_Banco~0_combout ;
wire \ULA_REG_B|saida_r[2]~6_combout ;
wire \Unid_LA|s0|S~combout ;
wire \Unid_LA|desc[1]~0_combout ;
wire \Unid_LA|desc[0]~1_combout ;
wire \Unid_LA|d0|Mux15~0_combout ;
wire \Unid_LA|a2|SAIDA~0_combout ;
wire \Unid_LA|l2|SAIDA~0_combout ;
wire \Switches[2]~input_o ;
wire \Mux21~7_combout ;
wire \B_REG|Mux17~2_combout ;
wire \B_REG|Mux17~3_combout ;
wire \ULA_REG_B|saida_r[2]~2_combout ;
wire \Entrada_REG_A[2]~24_combout ;
wire \Unid_LA|l2|SAIDA~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout ;
wire \Unid_LA|s2|S~combout ;
wire \ULA_REG_R|saida_r[1]~11_combout ;
wire \Unid_LA|a3|SAIDA~0_combout ;
wire \Unid_LA|l3|SAIDA~0_combout ;
wire \Switches[3]~input_o ;
wire \Mux20~7_combout ;
wire \B_REG|Mux16~2_combout ;
wire \B_REG|Mux16~3_combout ;
wire \ULA_REG_B|saida_r[3]~3_combout ;
wire \Entrada_REG_A[3]~25_combout ;
wire \Unid_LA|l3|SAIDA~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout ;
wire \Unid_LA|s3|S~combout ;
wire \ULA_REG_R|saida_r[2]~12_combout ;
wire \Unid_LA|a1|SAIDA~0_combout ;
wire \Unid_LA|l1|SAIDA~0_combout ;
wire \Switches[1]~input_o ;
wire \Mux22~7_combout ;
wire \B_REG|Mux18~2_combout ;
wire \B_REG|Mux18~3_combout ;
wire \ULA_REG_B|saida_r[1]~1_combout ;
wire \Entrada_REG_A[1]~23_combout ;
wire \Unid_LA|l1|SAIDA~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout ;
wire \Unid_LA|s1|S~combout ;
wire \Unid_LA|a4|SAIDA~0_combout ;
wire \Unid_LA|l4|SAIDA~0_combout ;
wire \Switches[4]~input_o ;
wire \Mux19~7_combout ;
wire \B_REG|Mux15~2_combout ;
wire \B_REG|Mux15~3_combout ;
wire \ULA_REG_B|saida_r[4]~4_combout ;
wire \Entrada_REG_A[4]~26_combout ;
wire \Unid_LA|l4|SAIDA~1_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout ;
wire \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout ;
wire \Unid_LA|s4|S~combout ;
wire \ULA_REG_R|saida_r[3]~13_combout ;
wire \Unid_LA|a5|SAIDA~0_combout ;
wire \Unid_LA|l5|SAIDA~0_combout ;
wire \Switches[5]~input_o ;
wire \Mux18~7_combout ;
wire \B_REG|Mux14~2_combout ;
wire \B_REG|Mux14~3_combout ;
wire \ULA_REG_B|saida_r[5]~5_combout ;
wire \Entrada_REG_A[5]~27_combout ;
wire \Unid_LA|l5|SAIDA~1_combout ;
wire \Unid_LA|s5|S~combout ;
wire \ULA_REG_R|saida_r[4]~7_combout ;
wire \Unid_LA|a6|SAIDA~0_combout ;
wire \Unid_LA|l6|SAIDA~0_combout ;
wire \Switches[6]~input_o ;
wire \Mux17~7_combout ;
wire \B_REG|Mux13~2_combout ;
wire \B_REG|Mux13~3_combout ;
wire \Entrada_REG_A[6]~12_combout ;
wire \Unid_LA|l6|SAIDA~1_combout ;
wire \B_REG|Mux13~0_combout ;
wire \B_REG|Mux13~1_combout ;
wire \Mux33~1_combout ;
wire \Unid_LA|s6|S~combout ;
wire \ULA_REG_R|saida_r[5]~8_combout ;
wire \Unid_LA|a7|SAIDA~0_combout ;
wire \Unid_LA|l7|SAIDA~0_combout ;
wire \Switches[7]~input_o ;
wire \Mux16~7_combout ;
wire \B_REG|Mux12~2_combout ;
wire \B_REG|Mux12~3_combout ;
wire \Entrada_REG_A[7]~13_combout ;
wire \Unid_LA|l7|SAIDA~1_combout ;
wire \B_REG|Mux12~0_combout ;
wire \B_REG|Mux12~1_combout ;
wire \Mux32~0_combout ;
wire \Unid_LA|s7|S~combout ;
wire \ULA_REG_R|saida_r[6]~10_combout ;
wire \Unid_LA|a8|SAIDA~0_combout ;
wire \Unid_LA|l8|SAIDA~0_combout ;
wire \Switches[8]~input_o ;
wire \Mux15~7_combout ;
wire \B_REG|Mux11~2_combout ;
wire \B_REG|Mux11~3_combout ;
wire \Entrada_REG_A[8]~14_combout ;
wire \Unid_LA|l8|SAIDA~1_combout ;
wire \B_REG|Mux11~0_combout ;
wire \B_REG|Mux11~1_combout ;
wire \Mux31~0_combout ;
wire \Unid_LA|s8|S~combout ;
wire \ULA_REG_R|saida_r[7]~9_combout ;
wire \Unid_LA|a9|SAIDA~0_combout ;
wire \Unid_LA|l9|SAIDA~0_combout ;
wire \Switches[9]~input_o ;
wire \Mux14~7_combout ;
wire \B_REG|Mux10~2_combout ;
wire \B_REG|Mux10~3_combout ;
wire \Entrada_REG_A[9]~15_combout ;
wire \Unid_LA|l9|SAIDA~1_combout ;
wire \B_REG|Mux10~0_combout ;
wire \B_REG|Mux10~1_combout ;
wire \Mux30~0_combout ;
wire \Unid_LA|s9|S~combout ;
wire \ULA_REG_R|saida_r[8]~3_combout ;
wire \Unid_LA|a14|aux~0_combout ;
wire \Unid_LA|s0|Cout~0_combout ;
wire \Unid_LA|s1|Cout~0_combout ;
wire \Unid_LA|s2|Cout~0_combout ;
wire \Unid_LA|s3|Cout~0_combout ;
wire \Unid_LA|s4|Cout~0_combout ;
wire \Unid_LA|s5|Cout~0_combout ;
wire \Unid_LA|s6|Cout~0_combout ;
wire \Unid_LA|s7|Cout~0_combout ;
wire \Unid_LA|s8|Cout~0_combout ;
wire \Unid_LA|s9|Cout~0_combout ;
wire \Unid_LA|l10|SAIDA~0_combout ;
wire \Switches[10]~input_o ;
wire \Mux13~7_combout ;
wire \B_REG|Mux9~2_combout ;
wire \B_REG|Mux9~3_combout ;
wire \Entrada_REG_A[10]~16_combout ;
wire \Unid_LA|l10|SAIDA~1_combout ;
wire \B_REG|Mux9~0_combout ;
wire \B_REG|Mux9~1_combout ;
wire \Mux29~0_combout ;
wire \ULA_REG_R|saida_r[9]~20_combout ;
wire \ULA_REG_R|saida_r[9]~4_combout ;
wire \Unid_LA|a11|SAIDA~0_combout ;
wire \Unid_LA|l11|SAIDA~0_combout ;
wire \Switches[11]~input_o ;
wire \Mux12~7_combout ;
wire \B_REG|Mux8~2_combout ;
wire \B_REG|Mux8~3_combout ;
wire \Entrada_REG_A[11]~17_combout ;
wire \Unid_LA|l11|SAIDA~1_combout ;
wire \B_REG|Mux8~0_combout ;
wire \B_REG|Mux8~1_combout ;
wire \Mux28~0_combout ;
wire \Unid_LA|s11|S~combout ;
wire \ULA_REG_R|saida_r[10]~6_combout ;
wire \Unid_LA|a12|SAIDA~0_combout ;
wire \Unid_LA|l12|SAIDA~0_combout ;
wire \Unid_LA|l12|SAIDA~1_combout ;
wire \Unid_LA|s12|S~combout ;
wire \ULA_REG_R|saida_r[11]~5_combout ;
wire \Unid_LA|a10|SAIDA~0_combout ;
wire \Unid_LA|s10|S~combout ;
wire \Unid_LA|s10|Cout~0_combout ;
wire \Unid_LA|s11|Cout~0_combout ;
wire \ULA_REG_R|saida_r[12]~14_combout ;
wire \Unid_LA|l13|SAIDA~0_combout ;
wire \Unid_LA|l13|SAIDA~1_combout ;
wire \ULA_REG_R|saida_r[12]~15_combout ;
wire \ULA_REG_R|saida_r[12]~16_combout ;
wire \ULA_REG_R|saida_r[12]~2_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \Unid_LA|a15|SAIDA~0_combout ;
wire \Unid_LA|l15|SAIDA~0_combout ;
wire \Switches[15]~input_o ;
wire \Mux8~8_combout ;
wire \B_REG|Mux4~0_combout ;
wire \B_REG|Mux4~1_combout ;
wire \B_REG|Mux4~2_combout ;
wire \B_REG|Mux4~3_combout ;
wire \Mux24~0_combout ;
wire \Unid_LA|l15|aux[4]~0_combout ;
wire \Entrada_REG_A[15]~21_combout ;
wire \Unid_LA|l15|SAIDA~2_combout ;
wire \Unid_LA|s15|S~combout ;
wire \Unid_LA|d0|Mux0~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \Switches[14]~input_o ;
wire \Mux9~7_combout ;
wire \B_REG|Mux5~2_combout ;
wire \B_REG|Mux5~3_combout ;
wire \Entrada_REG_A[14]~20_combout ;
wire \B_REG|Mux5~0_combout ;
wire \B_REG|Mux5~1_combout ;
wire \Mux25~0_combout ;
wire \Unid_LA|a14|SAIDA~0_combout ;
wire \Unid_LA|s14|Cout~0_combout ;
wire \ULA_REG_R|saida_r[14]~17_combout ;
wire \ULA_REG_R|saida_r[14]~1_combout ;
wire \Unid_LA|a13|SAIDA~0_combout ;
wire \Unid_LA|s13|S~combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \Mux11~3_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \Mux11~4_combout ;
wire \Mux11~5_combout ;
wire \Mux11~6_combout ;
wire \Mux11~7_combout ;
wire \B_REG|Mux7~2_combout ;
wire \B_REG|Mux7~3_combout ;
wire \Entrada_REG_A[12]~18_combout ;
wire \Mux27~0_combout ;
wire \Unid_LA|s12|Cout~0_combout ;
wire \Unid_LA|s14|S~0_combout ;
wire \Unid_LA|l14|SAIDA~0_combout ;
wire \Unid_LA|l14|SAIDA~1_combout ;
wire \ULA_REG_R|saida_r[13]~18_combout ;
wire \ULA_REG_R|saida_r[13]~19_combout ;
wire \ULA_REG_R|saida_r[13]~0_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ;
wire \entrada_MEMO[0]~22_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \Mux23~1_combout ;
wire \Mux23~2_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \Mux23~3_combout ;
wire \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \Mux23~4_combout ;
wire \Mux23~5_combout ;
wire \Mux23~6_combout ;
wire \Mux23~7_combout ;
wire \B_REG|Mux19~2_combout ;
wire \B_REG|Mux19~3_combout ;
wire \ULA_REG_B|saida_r[0]~0_combout ;
wire \Entrada_REG_A[0]~22_combout ;
wire \M_Saida|dS0|i6|G~0_combout ;
wire \M_Saida|dS0|i5|F~0_combout ;
wire \M_Saida|dS0|i4|E~0_combout ;
wire \M_Saida|dS0|i3|D~0_combout ;
wire \M_Saida|dS0|i2|C~0_combout ;
wire \M_Saida|dS0|i1|B~0_combout ;
wire \M_Saida|dS0|i0|A~0_combout ;
wire \M_Saida|dS1|i6|G~0_combout ;
wire \M_Saida|dS1|i5|F~0_combout ;
wire \M_Saida|dS1|i4|E~0_combout ;
wire \M_Saida|dS1|i3|D~0_combout ;
wire \M_Saida|dS1|i2|C~0_combout ;
wire \M_Saida|dS1|i1|B~0_combout ;
wire \M_Saida|dS1|i0|A~0_combout ;
wire \M_Saida|dS2|i6|G~0_combout ;
wire \M_Saida|dS2|i5|F~0_combout ;
wire \M_Saida|dS2|i4|E~0_combout ;
wire \M_Saida|dS2|i3|D~0_combout ;
wire \M_Saida|dS2|i2|C~0_combout ;
wire \M_Saida|dS2|i1|B~0_combout ;
wire \M_Saida|dS2|i0|A~0_combout ;
wire \M_Saida|dS3|i6|G~0_combout ;
wire \M_Saida|dS3|i5|F~0_combout ;
wire \M_Saida|dS3|i4|E~0_combout ;
wire \M_Saida|dS3|i3|D~0_combout ;
wire \M_Saida|dS3|i2|C~0_combout ;
wire \M_Saida|dS3|i1|B~0_combout ;
wire \M_Saida|dS3|i0|A~0_combout ;
wire [15:0] \B_REG|i4|saida_r ;
wire [15:0] \B_REG|i5|saida_r ;
wire [15:0] \B_REG|i6|saida_r ;
wire [15:0] \B_REG|i7|saida_r ;
wire [15:0] \ULA_REG_A|saida_r ;
wire [15:0] \ULA_REG_B|saida_r ;
wire [4:0] \Unid_LA|l1|aux ;
wire [4:0] \Unid_LA|l2|aux ;
wire [4:0] \Unid_LA|l3|aux ;
wire [4:0] \Unid_LA|l4|aux ;
wire [4:0] \Unid_LA|l5|aux ;
wire [4:0] \Unid_LA|l6|aux ;
wire [4:0] \Unid_LA|l7|aux ;
wire [4:0] \Unid_LA|l8|aux ;
wire [4:0] \Unid_LA|l9|aux ;
wire [4:0] \Unid_LA|l10|aux ;
wire [4:0] \Unid_LA|l11|aux ;
wire [4:0] \Unid_LA|l12|aux ;
wire [4:0] \Unid_LA|l13|aux ;
wire [4:0] \Unid_LA|l14|aux ;
wire [15:0] \ULA_REG_R|saida_r ;
wire [1:0] \M_ACESS|sel_saida_Banco ;
wire [1:0] \M_ACESS|sel_entr_Banco ;
wire [1:0] \M_ACESS|reg_atual ;
wire [3:0] \M_ACESS|operacao ;
wire [2:0] \M_ACESS|end_reg ;
wire [15:0] \M_ACESS|constador_instrucoes ;
wire [15:0] \B_REG|i0|saida_r ;
wire [4:0] \Unid_LA|l0|aux ;
wire [15:0] \M_Saida|saida_LED ;
wire [2:0] \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w ;
wire [2:0] \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \B_REG|i1|saida_r ;
wire [15:0] \B_REG|i2|saida_r ;
wire [15:0] \B_REG|i3|saida_r ;

wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout  = \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout  = \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5AA02;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4AF0C;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4006800;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840366;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941306;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52ED9;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52F8E;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610306;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE46022002;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[1]~23_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600A802;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[2]~24_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000344A5A284;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[3]~25_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000244C4A207;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[4]~26_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4421A002;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[5]~27_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306F52A86;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[6]~12_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0941217;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[7]~13_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106610102;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[8]~14_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106F52B96;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[9]~15_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082840B17;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[10]~16_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104310100;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[11]~17_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B512B5;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD62E7;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[13]~19_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7EAAD;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[14]~20_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 8192;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 16383;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5FAB5;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 40960;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 49151;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[15]~21_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE7E386;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128B51900;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEF5F0F1;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 8192;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 16383;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018CAD6286;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 24576;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 32767;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 16384;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 24575;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 40960;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 49151;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \B_REG|i2|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[0] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[0] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux19~0 (
// Equation(s):
// \B_REG|Mux19~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [0])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [0])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [0]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [0]),
	.cin(gnd),
	.combout(\B_REG|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux19~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux19~1 (
// Equation(s):
// \B_REG|Mux19~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux19~0_combout  & ((\B_REG|i3|saida_r [0]))) # (!\B_REG|Mux19~0_combout  & (\B_REG|i2|saida_r [0])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux19~0_combout ))))

	.dataa(\B_REG|i2|saida_r [0]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux19~0_combout ),
	.datad(\B_REG|i3|saida_r [0]),
	.cin(gnd),
	.combout(\B_REG|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux19~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[0] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[1] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[1] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux18~0 (
// Equation(s):
// \B_REG|Mux18~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [1])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [1])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [1]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [1]),
	.cin(gnd),
	.combout(\B_REG|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux18~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux18~1 (
// Equation(s):
// \B_REG|Mux18~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux18~0_combout  & ((\B_REG|i3|saida_r [1]))) # (!\B_REG|Mux18~0_combout  & (\B_REG|i2|saida_r [1])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux18~0_combout ))))

	.dataa(\B_REG|i2|saida_r [1]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux18~0_combout ),
	.datad(\B_REG|i3|saida_r [1]),
	.cin(gnd),
	.combout(\B_REG|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux18~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[1] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[2] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[2] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux17~0 (
// Equation(s):
// \B_REG|Mux17~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [2])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [2])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [2]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [2]),
	.cin(gnd),
	.combout(\B_REG|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux17~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux17~1 (
// Equation(s):
// \B_REG|Mux17~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux17~0_combout  & ((\B_REG|i3|saida_r [2]))) # (!\B_REG|Mux17~0_combout  & (\B_REG|i2|saida_r [2])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux17~0_combout ))))

	.dataa(\B_REG|i2|saida_r [2]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux17~0_combout ),
	.datad(\B_REG|i3|saida_r [2]),
	.cin(gnd),
	.combout(\B_REG|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux17~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[2] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[3] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[3] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux16~0 (
// Equation(s):
// \B_REG|Mux16~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [3])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [3])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [3]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [3]),
	.cin(gnd),
	.combout(\B_REG|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux16~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux16~1 (
// Equation(s):
// \B_REG|Mux16~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux16~0_combout  & ((\B_REG|i3|saida_r [3]))) # (!\B_REG|Mux16~0_combout  & (\B_REG|i2|saida_r [3])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux16~0_combout ))))

	.dataa(\B_REG|i2|saida_r [3]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux16~0_combout ),
	.datad(\B_REG|i3|saida_r [3]),
	.cin(gnd),
	.combout(\B_REG|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux16~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[3] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[4] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[4] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux15~0 (
// Equation(s):
// \B_REG|Mux15~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [4])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [4])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [4]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [4]),
	.cin(gnd),
	.combout(\B_REG|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux15~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux15~1 (
// Equation(s):
// \B_REG|Mux15~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux15~0_combout  & ((\B_REG|i3|saida_r [4]))) # (!\B_REG|Mux15~0_combout  & (\B_REG|i2|saida_r [4])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux15~0_combout ))))

	.dataa(\B_REG|i2|saida_r [4]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux15~0_combout ),
	.datad(\B_REG|i3|saida_r [4]),
	.cin(gnd),
	.combout(\B_REG|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux15~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[4] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[5] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[5] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux14~0 (
// Equation(s):
// \B_REG|Mux14~0_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [5])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [5])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [5]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [5]),
	.cin(gnd),
	.combout(\B_REG|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux14~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux14~1 (
// Equation(s):
// \B_REG|Mux14~1_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux14~0_combout  & ((\B_REG|i3|saida_r [5]))) # (!\B_REG|Mux14~0_combout  & (\B_REG|i2|saida_r [5])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux14~0_combout ))))

	.dataa(\B_REG|i2|saida_r [5]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux14~0_combout ),
	.datad(\B_REG|i3|saida_r [5]),
	.cin(gnd),
	.combout(\B_REG|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux14~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[5] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[6] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[6] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[7] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[7] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[8] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[8] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[9] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[9] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[10] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[10] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[11] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[11] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[12] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[12] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[13] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[13] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[14] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[14] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i5|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i5|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i5|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i5|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i5|saida_r[15] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i2|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i2|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i2|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i2|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i2|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\M_ACESS|sel_saida_Banco [0] & !\M_ACESS|sel_saida_Banco [1])

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\M_ACESS|sel_saida_Banco [1]),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'h00AA;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s14|S~1 (
// Equation(s):
// \Unid_LA|s14|S~1_combout  = \Unid_LA|a14|SAIDA~0_combout  $ (\Unid_LA|s14|S~0_combout  $ (((\Unid_LA|l14|SAIDA~1_combout ) # (\Unid_LA|l14|aux [4]))))

	.dataa(\Unid_LA|a14|SAIDA~0_combout ),
	.datab(\Unid_LA|l14|SAIDA~1_combout ),
	.datac(\Unid_LA|l14|aux [4]),
	.datad(\Unid_LA|s14|S~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s14|S~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s14|S~1 .lut_mask = 16'hA956;
defparam \Unid_LA|s14|S~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l15|SAIDA~1 (
// Equation(s):
// \Unid_LA|l15|SAIDA~1_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [15]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [15]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l15|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l15|SAIDA~1 .lut_mask = 16'h00AE;
defparam \Unid_LA|l15|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h00AC;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i2|saida_r[0]~0 (
// Equation(s):
// \B_REG|i2|saida_r[0]~0_combout  = (\M_ACESS|end_reg [1] & (\M_ACESS|load~q  & (!\M_ACESS|end_reg [0] & !\M_ACESS|end_reg [2])))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\M_ACESS|load~q ),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\B_REG|i2|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i2|saida_r[0]~0 .lut_mask = 16'h0008;
defparam \B_REG|i2|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~36_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~37_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~38_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~39_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~40_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|desc[1]~2 (
// Equation(s):
// \Unid_LA|desc[1]~2_combout  = (\M_ACESS|operacao [2] & !\M_ACESS|operacao [3])

	.dataa(\M_ACESS|operacao [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\Unid_LA|desc[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|desc[1]~2 .lut_mask = 16'h00AA;
defparam \Unid_LA|desc[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~8 (
// Equation(s):
// \M_ACESS|end_reg[0]~8_combout  = (\M_ACESS|operacao [2] & ((\M_ACESS|operacao [1] & ((!\M_ACESS|operacao [0]))) # (!\M_ACESS|operacao [1] & ((\M_ACESS|Equal11~2_combout ) # (\M_ACESS|operacao [0]))))) # (!\M_ACESS|operacao [2] & 
// (\M_ACESS|Equal11~2_combout ))

	.dataa(\M_ACESS|Equal11~2_combout ),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~8 .lut_mask = 16'h2EEA;
defparam \M_ACESS|end_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~48_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~49_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~54_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~55_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i5|saida_r[0]~0 (
// Equation(s):
// \B_REG|i5|saida_r[0]~0_combout  = (\M_ACESS|end_reg [0] & (\M_ACESS|end_reg [2] & (\M_ACESS|load~q  & !\M_ACESS|end_reg [1])))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\M_ACESS|end_reg [2]),
	.datac(\M_ACESS|load~q ),
	.datad(\M_ACESS|end_reg [1]),
	.cin(gnd),
	.combout(\B_REG|i5|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i5|saida_r[0]~0 .lut_mask = 16'h0080;
defparam \B_REG|i5|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~60_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~61_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~15 (
// Equation(s):
// \M_ACESS|end_reg~15_combout  = (\M_ACESS|Equal11~1_combout  & (((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout  & !\M_ACESS|Equal11~0_combout )))) # (!\M_ACESS|Equal11~1_combout  & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ),
	.datac(\M_ACESS|Equal11~1_combout ),
	.datad(\M_ACESS|Equal11~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~15 .lut_mask = 16'h0ACA;
defparam \M_ACESS|end_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~66_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~67_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~16 (
// Equation(s):
// \M_ACESS|end_reg~16_combout  = (!\M_ACESS|process_0~0_combout  & ((\M_ACESS|Equal11~2_combout  & (\M_ACESS|end_reg~15_combout )) # (!\M_ACESS|Equal11~2_combout  & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout )))))

	.dataa(\M_ACESS|end_reg~15_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout ),
	.datac(\M_ACESS|Equal11~2_combout ),
	.datad(\M_ACESS|process_0~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~16 .lut_mask = 16'h00AC;
defparam \M_ACESS|end_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|salvar_memo~0 (
// Equation(s):
// \M_ACESS|salvar_memo~0_combout  = (\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\M_ACESS|process_0~0_combout  & !\M_ACESS|process_0~1_combout )))

	.dataa(\M_ACESS|operacao [3]),
	.datab(\Unid_LA|a14|aux~1_combout ),
	.datac(\M_ACESS|process_0~0_combout ),
	.datad(\M_ACESS|process_0~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|salvar_memo~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|salvar_memo~0 .lut_mask = 16'h0080;
defparam \M_ACESS|salvar_memo~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'h00AC;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'h88A0;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux22~0_combout ) # (\Mux22~1_combout )))

	.dataa(\Mux22~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'h00EE;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'h00AC;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = 16'h88A0;
defparam \Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~5 (
// Equation(s):
// \Mux22~5_combout  = (\Mux22~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux22~3_combout ) # (\Mux22~4_combout ))))

	.dataa(\Mux22~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux22~3_combout ),
	.datad(\Mux22~4_combout ),
	.cin(gnd),
	.combout(\Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~5 .lut_mask = 16'hEEEA;
defparam \Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~6 (
// Equation(s):
// \Mux22~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux22~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [1])))))

	.dataa(\Mux22~5_combout ),
	.datab(\ULA_REG_R|saida_r [1]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~6 .lut_mask = 16'h00AC;
defparam \Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h00AC;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'h88A0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux21~0_combout ) # (\Mux21~1_combout )))

	.dataa(\Mux21~0_combout ),
	.datab(\Mux21~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'h00EE;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'h00AC;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = 16'h88A0;
defparam \Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~5 (
// Equation(s):
// \Mux21~5_combout  = (\Mux21~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux21~3_combout ) # (\Mux21~4_combout ))))

	.dataa(\Mux21~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux21~3_combout ),
	.datad(\Mux21~4_combout ),
	.cin(gnd),
	.combout(\Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~5 .lut_mask = 16'hEEEA;
defparam \Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~6 (
// Equation(s):
// \Mux21~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux21~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [2])))))

	.dataa(\Mux21~5_combout ),
	.datab(\ULA_REG_R|saida_r [2]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~6 .lut_mask = 16'h00AC;
defparam \Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h00AC;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'h88A0;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux20~0_combout ) # (\Mux20~1_combout )))

	.dataa(\Mux20~0_combout ),
	.datab(\Mux20~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'h00EE;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'h00AC;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = 16'h88A0;
defparam \Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~5 (
// Equation(s):
// \Mux20~5_combout  = (\Mux20~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux20~3_combout ) # (\Mux20~4_combout ))))

	.dataa(\Mux20~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux20~3_combout ),
	.datad(\Mux20~4_combout ),
	.cin(gnd),
	.combout(\Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~5 .lut_mask = 16'hEEEA;
defparam \Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~6 (
// Equation(s):
// \Mux20~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux20~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [3])))))

	.dataa(\Mux20~5_combout ),
	.datab(\ULA_REG_R|saida_r [3]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~6 .lut_mask = 16'h00AC;
defparam \Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h00AC;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'h88A0;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux19~0_combout ) # (\Mux19~1_combout )))

	.dataa(\Mux19~0_combout ),
	.datab(\Mux19~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'h00EE;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'h00AC;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'h88A0;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (\Mux19~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux19~3_combout ) # (\Mux19~4_combout ))))

	.dataa(\Mux19~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux19~3_combout ),
	.datad(\Mux19~4_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'hEEEA;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~6 (
// Equation(s):
// \Mux19~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux19~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [4])))))

	.dataa(\Mux19~5_combout ),
	.datab(\ULA_REG_R|saida_r [4]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~6 .lut_mask = 16'h00AC;
defparam \Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h00AC;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'h88A0;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux18~0_combout ) # (\Mux18~1_combout )))

	.dataa(\Mux18~0_combout ),
	.datab(\Mux18~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'h00EE;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'h00AC;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'h88A0;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (\Mux18~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux18~3_combout ) # (\Mux18~4_combout ))))

	.dataa(\Mux18~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux18~3_combout ),
	.datad(\Mux18~4_combout ),
	.cin(gnd),
	.combout(\Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = 16'hEEEA;
defparam \Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~6 (
// Equation(s):
// \Mux18~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux18~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [5])))))

	.dataa(\Mux18~5_combout ),
	.datab(\ULA_REG_R|saida_r [5]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~6 .lut_mask = 16'h00AC;
defparam \Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h00AC;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'h88A0;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux17~0_combout ) # (\Mux17~1_combout )))

	.dataa(\Mux17~0_combout ),
	.datab(\Mux17~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'h00EE;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'h00AC;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'h88A0;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (\Mux17~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux17~3_combout ) # (\Mux17~4_combout ))))

	.dataa(\Mux17~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux17~3_combout ),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'hEEEA;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~6 (
// Equation(s):
// \Mux17~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux17~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [6])))))

	.dataa(\Mux17~5_combout ),
	.datab(\ULA_REG_R|saida_r [6]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~6 .lut_mask = 16'h00AC;
defparam \Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h00AC;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'h88A0;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux16~0_combout ) # (\Mux16~1_combout )))

	.dataa(\Mux16~0_combout ),
	.datab(\Mux16~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'h00EE;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'h00AC;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'h88A0;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~5 (
// Equation(s):
// \Mux16~5_combout  = (\Mux16~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux16~3_combout ) # (\Mux16~4_combout ))))

	.dataa(\Mux16~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux16~3_combout ),
	.datad(\Mux16~4_combout ),
	.cin(gnd),
	.combout(\Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~5 .lut_mask = 16'hEEEA;
defparam \Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~6 (
// Equation(s):
// \Mux16~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux16~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [7])))))

	.dataa(\Mux16~5_combout ),
	.datab(\ULA_REG_R|saida_r [7]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~6 .lut_mask = 16'h00AC;
defparam \Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h00AC;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'h88A0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux15~0_combout ) # (\Mux15~1_combout )))

	.dataa(\Mux15~0_combout ),
	.datab(\Mux15~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'h00EE;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'h00AC;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'h88A0;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (\Mux15~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux15~3_combout ) # (\Mux15~4_combout ))))

	.dataa(\Mux15~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux15~3_combout ),
	.datad(\Mux15~4_combout ),
	.cin(gnd),
	.combout(\Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = 16'hEEEA;
defparam \Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~6 (
// Equation(s):
// \Mux15~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux15~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [8])))))

	.dataa(\Mux15~5_combout ),
	.datab(\ULA_REG_R|saida_r [8]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~6 .lut_mask = 16'h00AC;
defparam \Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h00AC;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'h88A0;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux14~0_combout ) # (\Mux14~1_combout )))

	.dataa(\Mux14~0_combout ),
	.datab(\Mux14~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'h00EE;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'h00AC;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'h88A0;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\Mux14~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux14~3_combout ) # (\Mux14~4_combout ))))

	.dataa(\Mux14~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux14~3_combout ),
	.datad(\Mux14~4_combout ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'hEEEA;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux14~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [9])))))

	.dataa(\Mux14~5_combout ),
	.datab(\ULA_REG_R|saida_r [9]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~6 .lut_mask = 16'h00AC;
defparam \Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h00AC;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'h88A0;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux13~0_combout ) # (\Mux13~1_combout )))

	.dataa(\Mux13~0_combout ),
	.datab(\Mux13~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'h00EE;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'h00AC;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'h88A0;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\Mux13~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux13~3_combout ) # (\Mux13~4_combout ))))

	.dataa(\Mux13~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux13~3_combout ),
	.datad(\Mux13~4_combout ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'hEEEA;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux13~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [10])))))

	.dataa(\Mux13~5_combout ),
	.datab(\ULA_REG_R|saida_r [10]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = 16'h00AC;
defparam \Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h00AC;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h88A0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux12~0_combout ) # (\Mux12~1_combout )))

	.dataa(\Mux12~0_combout ),
	.datab(\Mux12~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'h00EE;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'h00AC;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'h88A0;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\Mux12~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux12~3_combout ) # (\Mux12~4_combout ))))

	.dataa(\Mux12~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux12~3_combout ),
	.datad(\Mux12~4_combout ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'hEEEA;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux12~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [11])))))

	.dataa(\Mux12~5_combout ),
	.datab(\ULA_REG_R|saida_r [11]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~6 .lut_mask = 16'h00AC;
defparam \Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h00AC;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h00AC;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'h88A0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux10~0_combout ) # (\Mux10~1_combout )))

	.dataa(\Mux10~0_combout ),
	.datab(\Mux10~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'h00EE;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'h00AC;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'h88A0;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = (\Mux10~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux10~3_combout ) # (\Mux10~4_combout ))))

	.dataa(\Mux10~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux10~3_combout ),
	.datad(\Mux10~4_combout ),
	.cin(gnd),
	.combout(\Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~5 .lut_mask = 16'hEEEA;
defparam \Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux10~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [13])))))

	.dataa(\Mux10~5_combout ),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~6 .lut_mask = 16'h00AC;
defparam \Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h00AC;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'h88A0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux9~0_combout ) # (\Mux9~1_combout )))

	.dataa(\Mux9~0_combout ),
	.datab(\Mux9~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'h00EE;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'h00AC;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'h88A0;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\Mux9~2_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux9~3_combout ) # (\Mux9~4_combout ))))

	.dataa(\Mux9~2_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux9~3_combout ),
	.datad(\Mux9~4_combout ),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'hEEEA;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux9~5_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [14])))))

	.dataa(\Mux9~5_combout ),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~6 .lut_mask = 16'h00AC;
defparam \Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'h00AC;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'h88A0;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux8~1_combout ) # (\Mux8~2_combout )))

	.dataa(\Mux8~1_combout ),
	.datab(\Mux8~2_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'h00EE;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'h00AC;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = 16'h88A0;
defparam \Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~6 (
// Equation(s):
// \Mux8~6_combout  = (\Mux8~3_combout ) # ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux8~4_combout ) # (\Mux8~5_combout ))))

	.dataa(\Mux8~3_combout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\Mux8~4_combout ),
	.datad(\Mux8~5_combout ),
	.cin(gnd),
	.combout(\Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~6 .lut_mask = 16'hEEEA;
defparam \Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~7 (
// Equation(s):
// \Mux8~7_combout  = (!\M_ACESS|sel_entr_Banco [1] & ((\M_ACESS|sel_entr_Banco [0] & (\Mux8~6_combout )) # (!\M_ACESS|sel_entr_Banco [0] & ((\ULA_REG_R|saida_r [15])))))

	.dataa(\Mux8~6_combout ),
	.datab(\ULA_REG_R|saida_r [15]),
	.datac(\M_ACESS|sel_entr_Banco [0]),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~7 .lut_mask = 16'h00AC;
defparam \Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout  = (\M_ACESS|constador_instrucoes [13] & (!\M_ACESS|constador_instrucoes [15] & !\M_ACESS|constador_instrucoes [14]))

	.dataa(\M_ACESS|constador_instrucoes [13]),
	.datab(gnd),
	.datac(\M_ACESS|constador_instrucoes [15]),
	.datad(\M_ACESS|constador_instrucoes [14]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 .lut_mask = 16'h000A;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3] (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3] = (!\M_ACESS|constador_instrucoes [15] & (!\M_ACESS|constador_instrucoes [14] & !\M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(\M_ACESS|constador_instrucoes [14]),
	.datac(\M_ACESS|constador_instrucoes [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3] .lut_mask = 16'h0101;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode534w[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout  = (\M_ACESS|constador_instrucoes [14] & (\M_ACESS|constador_instrucoes [13] & !\M_ACESS|constador_instrucoes [15]))

	.dataa(\M_ACESS|constador_instrucoes [14]),
	.datab(\M_ACESS|constador_instrucoes [13]),
	.datac(gnd),
	.datad(\M_ACESS|constador_instrucoes [15]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 .lut_mask = 16'h0088;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout  = (\M_ACESS|constador_instrucoes [14] & (!\M_ACESS|constador_instrucoes [15] & !\M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [14]),
	.datab(gnd),
	.datac(\M_ACESS|constador_instrucoes [15]),
	.datad(\M_ACESS|constador_instrucoes [13]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .lut_mask = 16'h000A;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout  = (\M_ACESS|constador_instrucoes [15] & (\M_ACESS|constador_instrucoes [13] & !\M_ACESS|constador_instrucoes [14]))

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(\M_ACESS|constador_instrucoes [13]),
	.datac(gnd),
	.datad(\M_ACESS|constador_instrucoes [14]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 .lut_mask = 16'h0088;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~72_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~73_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~78_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~79_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~84_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~85_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout ) # 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~90_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~91_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92 .lut_mask = 16'h00EE;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal8~0 (
// Equation(s):
// \M_ACESS|Equal8~0_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout  & (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout  & 
// (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout  & !\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.cin(gnd),
	.combout(\M_ACESS|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal8~0 .lut_mask = 16'h0001;
defparam \M_ACESS|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|salvar_memo (
	.clk(\clk~input_o ),
	.d(\M_ACESS|salvar_memo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|salvar_memo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|salvar_memo .is_wysiwyg = "true";
defparam \M_ACESS|salvar_memo .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout  = (\ULA_REG_R|saida_r [13] & (\M_ACESS|salvar_memo~q  & (!\ULA_REG_R|saida_r [15] & !\ULA_REG_R|saida_r [14])))

	.dataa(\ULA_REG_R|saida_r [13]),
	.datab(\M_ACESS|salvar_memo~q ),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [14]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .lut_mask = 16'h0008;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout  = (\ULA_REG_R|saida_r [13] & (!\ULA_REG_R|saida_r [15] & !\ULA_REG_R|saida_r [14]))

	.dataa(\ULA_REG_R|saida_r [13]),
	.datab(gnd),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [14]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1 .lut_mask = 16'h000A;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\M_ACESS|sel_saida_Banco [0] & \M_ACESS|sel_saida_Banco [1])

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h8888;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout  = (\M_ACESS|salvar_memo~q  & (!\ULA_REG_R|saida_r [15] & (!\ULA_REG_R|saida_r [14] & !\ULA_REG_R|saida_r [13])))

	.dataa(\M_ACESS|salvar_memo~q ),
	.datab(\ULA_REG_R|saida_r [15]),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 16'h0002;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout  = (!\ULA_REG_R|saida_r [15] & (!\ULA_REG_R|saida_r [14] & !\ULA_REG_R|saida_r [13]))

	.dataa(gnd),
	.datab(\ULA_REG_R|saida_r [15]),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1 .lut_mask = 16'h0003;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout  = (\ULA_REG_R|saida_r [14] & (\ULA_REG_R|saida_r [13] & (\M_ACESS|salvar_memo~q  & !\ULA_REG_R|saida_r [15])))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(\M_ACESS|salvar_memo~q ),
	.datad(\ULA_REG_R|saida_r [15]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .lut_mask = 16'h0080;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout  = (\ULA_REG_R|saida_r [14] & (\M_ACESS|salvar_memo~q  & (!\ULA_REG_R|saida_r [15] & !\ULA_REG_R|saida_r [13])))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(\M_ACESS|salvar_memo~q ),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .lut_mask = 16'h0008;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [14] & (\ULA_REG_R|saida_r [13] & \M_ACESS|salvar_memo~q )))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\ULA_REG_R|saida_r [13]),
	.datad(\M_ACESS|salvar_memo~q ),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .lut_mask = 16'h8000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [14] & (\M_ACESS|salvar_memo~q  & !\ULA_REG_R|saida_r [13])))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\M_ACESS|salvar_memo~q ),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .lut_mask = 16'h0080;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [13] & (\M_ACESS|salvar_memo~q  & !\ULA_REG_R|saida_r [14])))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(\M_ACESS|salvar_memo~q ),
	.datad(\ULA_REG_R|saida_r [14]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .lut_mask = 16'h0080;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i6|aux_G[3]~0 (
// Equation(s):
// \M_Saida|dS0|i6|aux_G[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [13] & !\ULA_REG_R|saida_r [14]))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(gnd),
	.datad(\ULA_REG_R|saida_r [14]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i6|aux_G[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i6|aux_G[3]~0 .lut_mask = 16'h0088;
defparam \M_Saida|dS0|i6|aux_G[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\M_ACESS|salvar_memo~q  & (!\ULA_REG_R|saida_r [14] & !\ULA_REG_R|saida_r [13])))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\M_ACESS|salvar_memo~q ),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .lut_mask = 16'h0008;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual[0]~3 (
// Equation(s):
// \M_ACESS|reg_atual[0]~3_combout  = (\M_ACESS|operacao [1] & ((\M_ACESS|operacao [2] & (\M_ACESS|operacao [0])) # (!\M_ACESS|operacao [2] & ((\M_ACESS|operacao [3]))))) # (!\M_ACESS|operacao [1] & (((\M_ACESS|operacao [3] & \M_ACESS|operacao [2]))))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual[0]~3 .lut_mask = 16'hACC0;
defparam \M_ACESS|reg_atual[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[6]~12 (
// Equation(s):
// \entrada_MEMO[6]~12_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux13~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux13~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux13~1_combout ),
	.datac(\B_REG|Mux13~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[6]~12 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[7]~13 (
// Equation(s):
// \entrada_MEMO[7]~13_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux12~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux12~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux12~1_combout ),
	.datac(\B_REG|Mux12~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[7]~13 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[8]~14 (
// Equation(s):
// \entrada_MEMO[8]~14_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux11~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux11~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux11~1_combout ),
	.datac(\B_REG|Mux11~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[8]~14 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[9]~15 (
// Equation(s):
// \entrada_MEMO[9]~15_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux10~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux10~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux10~1_combout ),
	.datac(\B_REG|Mux10~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[9]~15 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[10]~16 (
// Equation(s):
// \entrada_MEMO[10]~16_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux9~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux9~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux9~1_combout ),
	.datac(\B_REG|Mux9~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[10]~16 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[11]~17 (
// Equation(s):
// \entrada_MEMO[11]~17_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux8~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux8~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux8~1_combout ),
	.datac(\B_REG|Mux8~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[11]~17 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[13]~19 (
// Equation(s):
// \entrada_MEMO[13]~19_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux6~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux6~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux6~1_combout ),
	.datac(\B_REG|Mux6~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[13]~19 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[14]~20 (
// Equation(s):
// \entrada_MEMO[14]~20_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux5~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux5~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux5~1_combout ),
	.datac(\B_REG|Mux5~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[14]~20 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[15]~21 (
// Equation(s):
// \entrada_MEMO[15]~21_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux4~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux4~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux4~1_combout ),
	.datac(\B_REG|Mux4~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[15]~21 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|salvar_memo~2 (
// Equation(s):
// \M_ACESS|salvar_memo~2_combout  = (\M_ACESS|operacao [0] & (\M_ACESS|salvar_memo~0_combout  & !\M_ACESS|Equal11~0_combout ))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|salvar_memo~0_combout ),
	.datac(gnd),
	.datad(\M_ACESS|Equal11~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|salvar_memo~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|salvar_memo~2 .lut_mask = 16'h0088;
defparam \M_ACESS|salvar_memo~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[1]~23 (
// Equation(s):
// \entrada_MEMO[1]~23_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[1]~1_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[1]~23 .lut_mask = 16'h8080;
defparam \entrada_MEMO[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[2]~24 (
// Equation(s):
// \entrada_MEMO[2]~24_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[2]~2_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[2]~24 .lut_mask = 16'h8080;
defparam \entrada_MEMO[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[3]~25 (
// Equation(s):
// \entrada_MEMO[3]~25_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[3]~3_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[3]~25 .lut_mask = 16'h8080;
defparam \entrada_MEMO[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[4]~26 (
// Equation(s):
// \entrada_MEMO[4]~26_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[4]~4_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[4]~26 .lut_mask = 16'h8080;
defparam \entrada_MEMO[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[5]~27 (
// Equation(s):
// \entrada_MEMO[5]~27_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[5]~5_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[5]~27 .lut_mask = 16'h8080;
defparam \entrada_MEMO[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[0]~input (
	.i(Switches[0]),
	.ibar(gnd),
	.o(\Switches[0]~input_o ));
// synopsys translate_off
defparam \Switches[0]~input .bus_hold = "false";
defparam \Switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Validar~input (
	.i(Validar),
	.ibar(gnd),
	.o(\Validar~input_o ));
// synopsys translate_off
defparam \Validar~input .bus_hold = "false";
defparam \Validar~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[0]~output (
	.i(\ULA_REG_A|saida_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[0]~output .bus_hold = "false";
defparam \Debug_A[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[1]~output (
	.i(\ULA_REG_A|saida_r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[1]~output .bus_hold = "false";
defparam \Debug_A[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[2]~output (
	.i(\ULA_REG_A|saida_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[2]~output .bus_hold = "false";
defparam \Debug_A[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[3]~output (
	.i(\ULA_REG_A|saida_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[3]~output .bus_hold = "false";
defparam \Debug_A[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[4]~output (
	.i(\ULA_REG_A|saida_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[4]~output .bus_hold = "false";
defparam \Debug_A[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[5]~output (
	.i(\ULA_REG_A|saida_r [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[5]~output .bus_hold = "false";
defparam \Debug_A[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[6]~output (
	.i(\ULA_REG_A|saida_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[6]~output .bus_hold = "false";
defparam \Debug_A[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[7]~output (
	.i(\ULA_REG_A|saida_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[7]~output .bus_hold = "false";
defparam \Debug_A[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[8]~output (
	.i(\ULA_REG_A|saida_r [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[8]~output .bus_hold = "false";
defparam \Debug_A[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[9]~output (
	.i(\ULA_REG_A|saida_r [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[9]~output .bus_hold = "false";
defparam \Debug_A[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[10]~output (
	.i(\ULA_REG_A|saida_r [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[10]~output .bus_hold = "false";
defparam \Debug_A[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[11]~output (
	.i(\ULA_REG_A|saida_r [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[11]~output .bus_hold = "false";
defparam \Debug_A[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[12]~output (
	.i(\ULA_REG_A|saida_r [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[12]~output .bus_hold = "false";
defparam \Debug_A[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[13]~output (
	.i(\ULA_REG_A|saida_r [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[13]~output .bus_hold = "false";
defparam \Debug_A[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[14]~output (
	.i(\ULA_REG_A|saida_r [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[14]~output .bus_hold = "false";
defparam \Debug_A[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_A[15]~output (
	.i(\ULA_REG_A|saida_r [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_A[15]~output .bus_hold = "false";
defparam \Debug_A[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[0]~output (
	.i(\ULA_REG_B|saida_r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[0]~output .bus_hold = "false";
defparam \Debug_B[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[1]~output (
	.i(\ULA_REG_B|saida_r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[1]~output .bus_hold = "false";
defparam \Debug_B[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[2]~output (
	.i(\ULA_REG_B|saida_r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[2]~output .bus_hold = "false";
defparam \Debug_B[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[3]~output (
	.i(\ULA_REG_B|saida_r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[3]~output .bus_hold = "false";
defparam \Debug_B[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[4]~output (
	.i(\ULA_REG_B|saida_r [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[4]~output .bus_hold = "false";
defparam \Debug_B[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[5]~output (
	.i(\ULA_REG_B|saida_r [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[5]~output .bus_hold = "false";
defparam \Debug_B[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[6]~output (
	.i(\ULA_REG_B|saida_r [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[6]~output .bus_hold = "false";
defparam \Debug_B[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[7]~output (
	.i(\ULA_REG_B|saida_r [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[7]~output .bus_hold = "false";
defparam \Debug_B[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[8]~output (
	.i(\ULA_REG_B|saida_r [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[8]~output .bus_hold = "false";
defparam \Debug_B[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[9]~output (
	.i(\ULA_REG_B|saida_r [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[9]~output .bus_hold = "false";
defparam \Debug_B[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[10]~output (
	.i(\ULA_REG_B|saida_r [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[10]~output .bus_hold = "false";
defparam \Debug_B[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[11]~output (
	.i(\ULA_REG_B|saida_r [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[11]~output .bus_hold = "false";
defparam \Debug_B[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[12]~output (
	.i(\ULA_REG_B|saida_r [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[12]~output .bus_hold = "false";
defparam \Debug_B[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[13]~output (
	.i(\ULA_REG_B|saida_r [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[13]~output .bus_hold = "false";
defparam \Debug_B[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[14]~output (
	.i(\ULA_REG_B|saida_r [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[14]~output .bus_hold = "false";
defparam \Debug_B[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Debug_B[15]~output (
	.i(\ULA_REG_B|saida_r [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_B[15]~output .bus_hold = "false";
defparam \Debug_B[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[0]~output (
	.i(!\M_Saida|dS0|i6|G~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[0]~output .bus_hold = "false";
defparam \D1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[1]~output (
	.i(!\M_Saida|dS0|i5|F~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[1]~output .bus_hold = "false";
defparam \D1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[2]~output (
	.i(!\M_Saida|dS0|i4|E~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[2]~output .bus_hold = "false";
defparam \D1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[3]~output (
	.i(!\M_Saida|dS0|i3|D~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[3]~output .bus_hold = "false";
defparam \D1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[4]~output (
	.i(!\M_Saida|dS0|i2|C~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[4]~output .bus_hold = "false";
defparam \D1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[5]~output (
	.i(!\M_Saida|dS0|i1|B~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[5]~output .bus_hold = "false";
defparam \D1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D1[6]~output (
	.i(!\M_Saida|dS0|i0|A~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D1[6]~output .bus_hold = "false";
defparam \D1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[0]~output (
	.i(!\M_Saida|dS1|i6|G~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[0]~output .bus_hold = "false";
defparam \D2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[1]~output (
	.i(!\M_Saida|dS1|i5|F~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[1]~output .bus_hold = "false";
defparam \D2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[2]~output (
	.i(!\M_Saida|dS1|i4|E~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[2]~output .bus_hold = "false";
defparam \D2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[3]~output (
	.i(!\M_Saida|dS1|i3|D~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[3]~output .bus_hold = "false";
defparam \D2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[4]~output (
	.i(!\M_Saida|dS1|i2|C~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[4]~output .bus_hold = "false";
defparam \D2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[5]~output (
	.i(!\M_Saida|dS1|i1|B~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[5]~output .bus_hold = "false";
defparam \D2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D2[6]~output (
	.i(!\M_Saida|dS1|i0|A~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D2[6]~output .bus_hold = "false";
defparam \D2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[0]~output (
	.i(!\M_Saida|dS2|i6|G~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[0]~output .bus_hold = "false";
defparam \D3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[1]~output (
	.i(!\M_Saida|dS2|i5|F~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[1]~output .bus_hold = "false";
defparam \D3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[2]~output (
	.i(!\M_Saida|dS2|i4|E~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[2]~output .bus_hold = "false";
defparam \D3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[3]~output (
	.i(!\M_Saida|dS2|i3|D~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[3]~output .bus_hold = "false";
defparam \D3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[4]~output (
	.i(!\M_Saida|dS2|i2|C~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[4]~output .bus_hold = "false";
defparam \D3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[5]~output (
	.i(!\M_Saida|dS2|i1|B~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[5]~output .bus_hold = "false";
defparam \D3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D3[6]~output (
	.i(!\M_Saida|dS2|i0|A~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D3[6]~output .bus_hold = "false";
defparam \D3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[0]~output (
	.i(!\M_Saida|dS3|i6|G~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[0]~output .bus_hold = "false";
defparam \D4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[1]~output (
	.i(!\M_Saida|dS3|i5|F~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[1]~output .bus_hold = "false";
defparam \D4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[2]~output (
	.i(!\M_Saida|dS3|i4|E~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[2]~output .bus_hold = "false";
defparam \D4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[3]~output (
	.i(!\M_Saida|dS3|i3|D~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[3]~output .bus_hold = "false";
defparam \D4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[4]~output (
	.i(!\M_Saida|dS3|i2|C~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[4]~output .bus_hold = "false";
defparam \D4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[5]~output (
	.i(!\M_Saida|dS3|i1|B~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[5]~output .bus_hold = "false";
defparam \D4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \D4[6]~output (
	.i(!\M_Saida|dS3|i0|A~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D4[6]~output .bus_hold = "false";
defparam \D4[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[0]~output (
	.i(\M_Saida|saida_LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[0]~output .bus_hold = "false";
defparam \LED_16[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[1]~output (
	.i(\M_Saida|saida_LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[1]~output .bus_hold = "false";
defparam \LED_16[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[2]~output (
	.i(\M_Saida|saida_LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[2]~output .bus_hold = "false";
defparam \LED_16[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[3]~output (
	.i(\M_Saida|saida_LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[3]~output .bus_hold = "false";
defparam \LED_16[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[4]~output (
	.i(\M_Saida|saida_LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[4]~output .bus_hold = "false";
defparam \LED_16[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[5]~output (
	.i(\M_Saida|saida_LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[5]~output .bus_hold = "false";
defparam \LED_16[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[6]~output (
	.i(\M_Saida|saida_LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[6]~output .bus_hold = "false";
defparam \LED_16[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[7]~output (
	.i(\M_Saida|saida_LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[7]~output .bus_hold = "false";
defparam \LED_16[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[8]~output (
	.i(\M_Saida|saida_LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[8]~output .bus_hold = "false";
defparam \LED_16[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[9]~output (
	.i(\M_Saida|saida_LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[9]~output .bus_hold = "false";
defparam \LED_16[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[10]~output (
	.i(\M_Saida|saida_LED [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[10]~output .bus_hold = "false";
defparam \LED_16[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[11]~output (
	.i(\M_Saida|saida_LED [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[11]~output .bus_hold = "false";
defparam \LED_16[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[12]~output (
	.i(\M_Saida|saida_LED [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[12]~output .bus_hold = "false";
defparam \LED_16[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[13]~output (
	.i(\M_Saida|saida_LED [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[13]~output .bus_hold = "false";
defparam \LED_16[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[14]~output (
	.i(\M_Saida|saida_LED [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[14]~output .bus_hold = "false";
defparam \LED_16[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_16[15]~output (
	.i(\M_Saida|saida_LED [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_16[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_16[15]~output .bus_hold = "false";
defparam \LED_16[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LED_TERMINO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_TERMINO~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_TERMINO~output .bus_hold = "false";
defparam \LED_TERMINO~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[0]~16 (
// Equation(s):
// \M_ACESS|constador_instrucoes[0]~16_combout  = \M_ACESS|constador_instrucoes [0] $ (VCC)
// \M_ACESS|constador_instrucoes[0]~17  = CARRY(\M_ACESS|constador_instrucoes [0])

	.dataa(\M_ACESS|constador_instrucoes [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\M_ACESS|constador_instrucoes[0]~16_combout ),
	.cout(\M_ACESS|constador_instrucoes[0]~17 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[0]~16 .lut_mask = 16'h55AA;
defparam \M_ACESS|constador_instrucoes[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[1]~18 (
// Equation(s):
// \M_ACESS|constador_instrucoes[1]~18_combout  = (\M_ACESS|constador_instrucoes [1] & (!\M_ACESS|constador_instrucoes[0]~17 )) # (!\M_ACESS|constador_instrucoes [1] & ((\M_ACESS|constador_instrucoes[0]~17 ) # (GND)))
// \M_ACESS|constador_instrucoes[1]~19  = CARRY((!\M_ACESS|constador_instrucoes[0]~17 ) # (!\M_ACESS|constador_instrucoes [1]))

	.dataa(\M_ACESS|constador_instrucoes [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[0]~17 ),
	.combout(\M_ACESS|constador_instrucoes[1]~18_combout ),
	.cout(\M_ACESS|constador_instrucoes[1]~19 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[1]~18 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[2]~20 (
// Equation(s):
// \M_ACESS|constador_instrucoes[2]~20_combout  = (\M_ACESS|constador_instrucoes [2] & (\M_ACESS|constador_instrucoes[1]~19  $ (GND))) # (!\M_ACESS|constador_instrucoes [2] & (!\M_ACESS|constador_instrucoes[1]~19  & VCC))
// \M_ACESS|constador_instrucoes[2]~21  = CARRY((\M_ACESS|constador_instrucoes [2] & !\M_ACESS|constador_instrucoes[1]~19 ))

	.dataa(\M_ACESS|constador_instrucoes [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[1]~19 ),
	.combout(\M_ACESS|constador_instrucoes[2]~20_combout ),
	.cout(\M_ACESS|constador_instrucoes[2]~21 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[2]~20 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[3]~22 (
// Equation(s):
// \M_ACESS|constador_instrucoes[3]~22_combout  = (\M_ACESS|constador_instrucoes [3] & (!\M_ACESS|constador_instrucoes[2]~21 )) # (!\M_ACESS|constador_instrucoes [3] & ((\M_ACESS|constador_instrucoes[2]~21 ) # (GND)))
// \M_ACESS|constador_instrucoes[3]~23  = CARRY((!\M_ACESS|constador_instrucoes[2]~21 ) # (!\M_ACESS|constador_instrucoes [3]))

	.dataa(\M_ACESS|constador_instrucoes [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[2]~21 ),
	.combout(\M_ACESS|constador_instrucoes[3]~22_combout ),
	.cout(\M_ACESS|constador_instrucoes[3]~23 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[3]~22 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[4]~24 (
// Equation(s):
// \M_ACESS|constador_instrucoes[4]~24_combout  = (\M_ACESS|constador_instrucoes [4] & (\M_ACESS|constador_instrucoes[3]~23  $ (GND))) # (!\M_ACESS|constador_instrucoes [4] & (!\M_ACESS|constador_instrucoes[3]~23  & VCC))
// \M_ACESS|constador_instrucoes[4]~25  = CARRY((\M_ACESS|constador_instrucoes [4] & !\M_ACESS|constador_instrucoes[3]~23 ))

	.dataa(\M_ACESS|constador_instrucoes [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[3]~23 ),
	.combout(\M_ACESS|constador_instrucoes[4]~24_combout ),
	.cout(\M_ACESS|constador_instrucoes[4]~25 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[4]~24 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[5]~26 (
// Equation(s):
// \M_ACESS|constador_instrucoes[5]~26_combout  = (\M_ACESS|constador_instrucoes [5] & (!\M_ACESS|constador_instrucoes[4]~25 )) # (!\M_ACESS|constador_instrucoes [5] & ((\M_ACESS|constador_instrucoes[4]~25 ) # (GND)))
// \M_ACESS|constador_instrucoes[5]~27  = CARRY((!\M_ACESS|constador_instrucoes[4]~25 ) # (!\M_ACESS|constador_instrucoes [5]))

	.dataa(\M_ACESS|constador_instrucoes [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[4]~25 ),
	.combout(\M_ACESS|constador_instrucoes[5]~26_combout ),
	.cout(\M_ACESS|constador_instrucoes[5]~27 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[5]~26 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[6]~28 (
// Equation(s):
// \M_ACESS|constador_instrucoes[6]~28_combout  = (\M_ACESS|constador_instrucoes [6] & (\M_ACESS|constador_instrucoes[5]~27  $ (GND))) # (!\M_ACESS|constador_instrucoes [6] & (!\M_ACESS|constador_instrucoes[5]~27  & VCC))
// \M_ACESS|constador_instrucoes[6]~29  = CARRY((\M_ACESS|constador_instrucoes [6] & !\M_ACESS|constador_instrucoes[5]~27 ))

	.dataa(\M_ACESS|constador_instrucoes [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[5]~27 ),
	.combout(\M_ACESS|constador_instrucoes[6]~28_combout ),
	.cout(\M_ACESS|constador_instrucoes[6]~29 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[6]~28 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[7]~30 (
// Equation(s):
// \M_ACESS|constador_instrucoes[7]~30_combout  = (\M_ACESS|constador_instrucoes [7] & (!\M_ACESS|constador_instrucoes[6]~29 )) # (!\M_ACESS|constador_instrucoes [7] & ((\M_ACESS|constador_instrucoes[6]~29 ) # (GND)))
// \M_ACESS|constador_instrucoes[7]~31  = CARRY((!\M_ACESS|constador_instrucoes[6]~29 ) # (!\M_ACESS|constador_instrucoes [7]))

	.dataa(\M_ACESS|constador_instrucoes [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[6]~29 ),
	.combout(\M_ACESS|constador_instrucoes[7]~30_combout ),
	.cout(\M_ACESS|constador_instrucoes[7]~31 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[7]~30 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[8]~32 (
// Equation(s):
// \M_ACESS|constador_instrucoes[8]~32_combout  = (\M_ACESS|constador_instrucoes [8] & (\M_ACESS|constador_instrucoes[7]~31  $ (GND))) # (!\M_ACESS|constador_instrucoes [8] & (!\M_ACESS|constador_instrucoes[7]~31  & VCC))
// \M_ACESS|constador_instrucoes[8]~33  = CARRY((\M_ACESS|constador_instrucoes [8] & !\M_ACESS|constador_instrucoes[7]~31 ))

	.dataa(\M_ACESS|constador_instrucoes [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[7]~31 ),
	.combout(\M_ACESS|constador_instrucoes[8]~32_combout ),
	.cout(\M_ACESS|constador_instrucoes[8]~33 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[8]~32 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[9]~34 (
// Equation(s):
// \M_ACESS|constador_instrucoes[9]~34_combout  = (\M_ACESS|constador_instrucoes [9] & (!\M_ACESS|constador_instrucoes[8]~33 )) # (!\M_ACESS|constador_instrucoes [9] & ((\M_ACESS|constador_instrucoes[8]~33 ) # (GND)))
// \M_ACESS|constador_instrucoes[9]~35  = CARRY((!\M_ACESS|constador_instrucoes[8]~33 ) # (!\M_ACESS|constador_instrucoes [9]))

	.dataa(\M_ACESS|constador_instrucoes [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[8]~33 ),
	.combout(\M_ACESS|constador_instrucoes[9]~34_combout ),
	.cout(\M_ACESS|constador_instrucoes[9]~35 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[9]~34 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[10]~36 (
// Equation(s):
// \M_ACESS|constador_instrucoes[10]~36_combout  = (\M_ACESS|constador_instrucoes [10] & (\M_ACESS|constador_instrucoes[9]~35  $ (GND))) # (!\M_ACESS|constador_instrucoes [10] & (!\M_ACESS|constador_instrucoes[9]~35  & VCC))
// \M_ACESS|constador_instrucoes[10]~37  = CARRY((\M_ACESS|constador_instrucoes [10] & !\M_ACESS|constador_instrucoes[9]~35 ))

	.dataa(\M_ACESS|constador_instrucoes [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[9]~35 ),
	.combout(\M_ACESS|constador_instrucoes[10]~36_combout ),
	.cout(\M_ACESS|constador_instrucoes[10]~37 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[10]~36 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[11]~38 (
// Equation(s):
// \M_ACESS|constador_instrucoes[11]~38_combout  = (\M_ACESS|constador_instrucoes [11] & (!\M_ACESS|constador_instrucoes[10]~37 )) # (!\M_ACESS|constador_instrucoes [11] & ((\M_ACESS|constador_instrucoes[10]~37 ) # (GND)))
// \M_ACESS|constador_instrucoes[11]~39  = CARRY((!\M_ACESS|constador_instrucoes[10]~37 ) # (!\M_ACESS|constador_instrucoes [11]))

	.dataa(\M_ACESS|constador_instrucoes [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[10]~37 ),
	.combout(\M_ACESS|constador_instrucoes[11]~38_combout ),
	.cout(\M_ACESS|constador_instrucoes[11]~39 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[11]~38 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[12]~40 (
// Equation(s):
// \M_ACESS|constador_instrucoes[12]~40_combout  = (\M_ACESS|constador_instrucoes [12] & (\M_ACESS|constador_instrucoes[11]~39  $ (GND))) # (!\M_ACESS|constador_instrucoes [12] & (!\M_ACESS|constador_instrucoes[11]~39  & VCC))
// \M_ACESS|constador_instrucoes[12]~41  = CARRY((\M_ACESS|constador_instrucoes [12] & !\M_ACESS|constador_instrucoes[11]~39 ))

	.dataa(\M_ACESS|constador_instrucoes [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[11]~39 ),
	.combout(\M_ACESS|constador_instrucoes[12]~40_combout ),
	.cout(\M_ACESS|constador_instrucoes[12]~41 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[12]~40 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[13]~42 (
// Equation(s):
// \M_ACESS|constador_instrucoes[13]~42_combout  = (\M_ACESS|constador_instrucoes [13] & (!\M_ACESS|constador_instrucoes[12]~41 )) # (!\M_ACESS|constador_instrucoes [13] & ((\M_ACESS|constador_instrucoes[12]~41 ) # (GND)))
// \M_ACESS|constador_instrucoes[13]~43  = CARRY((!\M_ACESS|constador_instrucoes[12]~41 ) # (!\M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[12]~41 ),
	.combout(\M_ACESS|constador_instrucoes[13]~42_combout ),
	.cout(\M_ACESS|constador_instrucoes[13]~43 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[13]~42 .lut_mask = 16'h5A5F;
defparam \M_ACESS|constador_instrucoes[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[14]~44 (
// Equation(s):
// \M_ACESS|constador_instrucoes[14]~44_combout  = (\M_ACESS|constador_instrucoes [14] & (\M_ACESS|constador_instrucoes[13]~43  $ (GND))) # (!\M_ACESS|constador_instrucoes [14] & (!\M_ACESS|constador_instrucoes[13]~43  & VCC))
// \M_ACESS|constador_instrucoes[14]~45  = CARRY((\M_ACESS|constador_instrucoes [14] & !\M_ACESS|constador_instrucoes[13]~43 ))

	.dataa(\M_ACESS|constador_instrucoes [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\M_ACESS|constador_instrucoes[13]~43 ),
	.combout(\M_ACESS|constador_instrucoes[14]~44_combout ),
	.cout(\M_ACESS|constador_instrucoes[14]~45 ));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[14]~44 .lut_mask = 16'hA50A;
defparam \M_ACESS|constador_instrucoes[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|constador_instrucoes[15]~46 (
// Equation(s):
// \M_ACESS|constador_instrucoes[15]~46_combout  = \M_ACESS|constador_instrucoes [15] $ (\M_ACESS|constador_instrucoes[14]~45 )

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\M_ACESS|constador_instrucoes[14]~45 ),
	.combout(\M_ACESS|constador_instrucoes[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[15]~46 .lut_mask = 16'h5A5A;
defparam \M_ACESS|constador_instrucoes[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \Operar~input (
	.i(Operar),
	.ibar(gnd),
	.o(\Operar~input_o ));
// synopsys translate_off
defparam \Operar~input .bus_hold = "false";
defparam \Operar~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~0 (
// Equation(s):
// \M_ACESS|end_reg[0]~0_combout  = (\Reset~input_o ) # (\Operar~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Operar~input_o ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~0 .lut_mask = 16'hFFF0;
defparam \M_ACESS|end_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[15] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [15]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[15] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[15] .power_up = "low";
// synopsys translate_on

dffeas \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[14] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [14]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[14] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[14] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[13] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [13]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[13] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout  = (\M_ACESS|constador_instrucoes [15] & (!\M_ACESS|constador_instrucoes [14] & !\M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(gnd),
	.datac(\M_ACESS|constador_instrucoes [14]),
	.datad(\M_ACESS|constador_instrucoes [13]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 16'h000A;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[0] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[0] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[1] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[1] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[2] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[2] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[2] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[3] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[3] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[3] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[4] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[4] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[4] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[5] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[5] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[5] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[6] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[6] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[6] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[7] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[7] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[7] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[8] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[8] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[8] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[9] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[9] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[9] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[10] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[10] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[10] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[11] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[11] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[11] .power_up = "low";
// synopsys translate_on

dffeas \M_ACESS|constador_instrucoes[12] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Operar~input_o ),
	.sload(gnd),
	.ena(\M_ACESS|end_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|constador_instrucoes [12]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|constador_instrucoes[12] .is_wysiwyg = "true";
defparam \M_ACESS|constador_instrucoes[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|constador_instrucoes [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout  = (\M_ACESS|constador_instrucoes [15] & (\M_ACESS|constador_instrucoes [14] & \M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(\M_ACESS|constador_instrucoes [14]),
	.datac(\M_ACESS|constador_instrucoes [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .lut_mask = 16'h8080;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout  = (\M_ACESS|constador_instrucoes [15] & (\M_ACESS|constador_instrucoes [14] & !\M_ACESS|constador_instrucoes [13]))

	.dataa(\M_ACESS|constador_instrucoes [15]),
	.datab(\M_ACESS|constador_instrucoes [14]),
	.datac(gnd),
	.datad(\M_ACESS|constador_instrucoes [13]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .lut_mask = 16'h0088;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~80_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~81_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~82_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|operacao[0] (
	.clk(\clk~input_o ),
	.d(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[12]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|operacao [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|operacao[0] .is_wysiwyg = "true";
defparam \M_ACESS|operacao[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~92_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~93_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~94_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|operacao[1] (
	.clk(\clk~input_o ),
	.d(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[13]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|operacao [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|operacao[1] .is_wysiwyg = "true";
defparam \M_ACESS|operacao[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~86_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~87_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~88_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|operacao[3] (
	.clk(\clk~input_o ),
	.d(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[15]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|operacao [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|operacao[3] .is_wysiwyg = "true";
defparam \M_ACESS|operacao[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual~1 (
// Equation(s):
// \M_ACESS|reg_atual~1_combout  = (\M_ACESS|operacao [2] & (!\M_ACESS|operacao [3] & (\M_ACESS|operacao [1] $ (\M_ACESS|operacao [0]))))

	.dataa(\M_ACESS|operacao [2]),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [0]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual~1 .lut_mask = 16'h0028;
defparam \M_ACESS|reg_atual~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual~2 (
// Equation(s):
// \M_ACESS|reg_atual~2_combout  = (\M_ACESS|end_reg[0]~0_combout ) # ((\M_ACESS|reg_atual [1] & ((!\M_ACESS|reg_atual~1_combout ))) # (!\M_ACESS|reg_atual [1] & (!\M_ACESS|reg_atual [0])))

	.dataa(\M_ACESS|reg_atual [1]),
	.datab(\M_ACESS|reg_atual [0]),
	.datac(\M_ACESS|reg_atual~1_combout ),
	.datad(\M_ACESS|end_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual~2 .lut_mask = 16'hFF1B;
defparam \M_ACESS|reg_atual~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual~6 (
// Equation(s):
// \M_ACESS|reg_atual~6_combout  = (!\M_ACESS|end_reg[0]~0_combout  & ((\M_ACESS|reg_atual [1]) # ((\M_ACESS|reg_atual [0] & !\M_ACESS|reg_atual[0]~4_combout ))))

	.dataa(\M_ACESS|end_reg[0]~0_combout ),
	.datab(\M_ACESS|reg_atual [1]),
	.datac(\M_ACESS|reg_atual [0]),
	.datad(\M_ACESS|reg_atual[0]~4_combout ),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual~6_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual~6 .lut_mask = 16'h4454;
defparam \M_ACESS|reg_atual~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|reg_atual[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|reg_atual~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|reg_atual [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|reg_atual[1] .is_wysiwyg = "true";
defparam \M_ACESS|reg_atual[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual[0]~4 (
// Equation(s):
// \M_ACESS|reg_atual[0]~4_combout  = (\M_ACESS|reg_atual[0]~3_combout ) # ((\M_ACESS|reg_atual [1] & (!\M_ACESS|end_reg[0]~0_combout  & \M_ACESS|reg_atual~1_combout )))

	.dataa(\M_ACESS|reg_atual[0]~3_combout ),
	.datab(\M_ACESS|reg_atual [1]),
	.datac(\M_ACESS|end_reg[0]~0_combout ),
	.datad(\M_ACESS|reg_atual~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual[0]~4 .lut_mask = 16'hAEAA;
defparam \M_ACESS|reg_atual[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual~5 (
// Equation(s):
// \M_ACESS|reg_atual~5_combout  = (\M_ACESS|reg_atual[0]~4_combout  & (!\M_ACESS|end_reg[0]~0_combout  & (\M_ACESS|reg_atual [0]))) # (!\M_ACESS|reg_atual[0]~4_combout  & (((\M_ACESS|reg_atual~2_combout ))))

	.dataa(\M_ACESS|end_reg[0]~0_combout ),
	.datab(\M_ACESS|reg_atual [0]),
	.datac(\M_ACESS|reg_atual~2_combout ),
	.datad(\M_ACESS|reg_atual[0]~4_combout ),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual~5_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual~5 .lut_mask = 16'h44F0;
defparam \M_ACESS|reg_atual~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|reg_atual[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|reg_atual~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|reg_atual [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|reg_atual[0] .is_wysiwyg = "true";
defparam \M_ACESS|reg_atual[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|sel_saida_Banco~1 (
// Equation(s):
// \M_ACESS|sel_saida_Banco~1_combout  = (!\M_ACESS|end_reg[0]~0_combout  & ((\M_ACESS|reg_atual [0] & ((!\M_ACESS|reg_atual [1]))) # (!\M_ACESS|reg_atual [0] & (\M_ACESS|operacao [0] & \M_ACESS|reg_atual [1]))))

	.dataa(\M_ACESS|end_reg[0]~0_combout ),
	.datab(\M_ACESS|operacao [0]),
	.datac(\M_ACESS|reg_atual [0]),
	.datad(\M_ACESS|reg_atual [1]),
	.cin(gnd),
	.combout(\M_ACESS|sel_saida_Banco~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|sel_saida_Banco~1 .lut_mask = 16'h0450;
defparam \M_ACESS|sel_saida_Banco~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~74_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~75_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~76_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|operacao[2] (
	.clk(\clk~input_o ),
	.d(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[14]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|operacao [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|operacao[2] .is_wysiwyg = "true";
defparam \M_ACESS|operacao[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|desc[0]~3 (
// Equation(s):
// \Unid_LA|desc[0]~3_combout  = (\M_ACESS|operacao [1] & (\M_ACESS|operacao [2] & !\M_ACESS|operacao [0]))

	.dataa(\M_ACESS|operacao [1]),
	.datab(\M_ACESS|operacao [2]),
	.datac(gnd),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|desc[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|desc[0]~3 .lut_mask = 16'h0088;
defparam \Unid_LA|desc[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal11~1 (
// Equation(s):
// \M_ACESS|Equal11~1_combout  = (\M_ACESS|reg_atual [1]) # ((\Reset~input_o ) # ((\Operar~input_o ) # (!\M_ACESS|reg_atual [0])))

	.dataa(\M_ACESS|reg_atual [1]),
	.datab(\Reset~input_o ),
	.datac(\Operar~input_o ),
	.datad(\M_ACESS|reg_atual [0]),
	.cin(gnd),
	.combout(\M_ACESS|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal11~1 .lut_mask = 16'hFEFF;
defparam \M_ACESS|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|sel_saida_Banco~2 (
// Equation(s):
// \M_ACESS|sel_saida_Banco~2_combout  = (\Unid_LA|a14|aux~1_combout  & ((\M_ACESS|sel_saida_Banco~1_combout ) # ((\Unid_LA|desc[0]~3_combout  & !\M_ACESS|Equal11~1_combout )))) # (!\Unid_LA|a14|aux~1_combout  & (((\Unid_LA|desc[0]~3_combout  & 
// !\M_ACESS|Equal11~1_combout ))))

	.dataa(\Unid_LA|a14|aux~1_combout ),
	.datab(\M_ACESS|sel_saida_Banco~1_combout ),
	.datac(\Unid_LA|desc[0]~3_combout ),
	.datad(\M_ACESS|Equal11~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|sel_saida_Banco~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|sel_saida_Banco~2 .lut_mask = 16'h88F8;
defparam \M_ACESS|sel_saida_Banco~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|sel_saida_Banco[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|sel_saida_Banco~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\M_ACESS|operacao [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|sel_saida_Banco [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|sel_saida_Banco[1] .is_wysiwyg = "true";
defparam \M_ACESS|sel_saida_Banco[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~50_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~51_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~52_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~7 (
// Equation(s):
// \M_ACESS|end_reg~7_combout  = (!\M_ACESS|operacao [3] & (((!\M_ACESS|operacao [1] & !\M_ACESS|operacao [0])) # (!\M_ACESS|operacao [2])))

	.dataa(\M_ACESS|operacao [1]),
	.datab(\M_ACESS|operacao [0]),
	.datac(\M_ACESS|operacao [2]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~7 .lut_mask = 16'h001F;
defparam \M_ACESS|end_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~56_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~57_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~58_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~9 (
// Equation(s):
// \M_ACESS|end_reg[0]~9_combout  = (\M_ACESS|operacao [3] & ((\M_ACESS|operacao [1] & (\M_ACESS|operacao [2] & !\M_ACESS|operacao [0])) # (!\M_ACESS|operacao [1] & (!\M_ACESS|operacao [2]))))

	.dataa(\M_ACESS|operacao [3]),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [2]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~9 .lut_mask = 16'h0282;
defparam \M_ACESS|end_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal11~2 (
// Equation(s):
// \M_ACESS|Equal11~2_combout  = (!\Reset~input_o  & (!\Operar~input_o  & ((\M_ACESS|reg_atual [1]) # (\M_ACESS|reg_atual [0]))))

	.dataa(\M_ACESS|reg_atual [1]),
	.datab(\M_ACESS|reg_atual [0]),
	.datac(\Reset~input_o ),
	.datad(\Operar~input_o ),
	.cin(gnd),
	.combout(\M_ACESS|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal11~2 .lut_mask = 16'h000E;
defparam \M_ACESS|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~10 (
// Equation(s):
// \M_ACESS|end_reg[0]~10_combout  = (\M_ACESS|end_reg[0]~8_combout  & (((\M_ACESS|end_reg[0]~9_combout  & !\M_ACESS|Equal11~2_combout )) # (!\M_ACESS|operacao [3]))) # (!\M_ACESS|end_reg[0]~8_combout  & (\M_ACESS|end_reg[0]~9_combout  & 
// ((!\M_ACESS|Equal11~2_combout ))))

	.dataa(\M_ACESS|end_reg[0]~8_combout ),
	.datab(\M_ACESS|end_reg[0]~9_combout ),
	.datac(\M_ACESS|operacao [3]),
	.datad(\M_ACESS|Equal11~2_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~10 .lut_mask = 16'h0ACE;
defparam \M_ACESS|end_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~13 (
// Equation(s):
// \M_ACESS|end_reg~13_combout  = (\M_ACESS|end_reg[0]~10_combout  & (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout )) # (!\M_ACESS|end_reg[0]~10_combout  & (((\M_ACESS|end_reg~7_combout  & 
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.datab(\M_ACESS|end_reg~7_combout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ),
	.datad(\M_ACESS|end_reg[0]~10_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~13 .lut_mask = 16'hAAC0;
defparam \M_ACESS|end_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~1 (
// Equation(s):
// \M_ACESS|end_reg[0]~1_combout  = (\Unid_LA|desc[1]~2_combout  & (\M_ACESS|reg_atual [0] & (\M_ACESS|operacao [1] $ (\M_ACESS|operacao [0]))))

	.dataa(\Unid_LA|desc[1]~2_combout ),
	.datab(\M_ACESS|reg_atual [0]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~1 .lut_mask = 16'h0880;
defparam \M_ACESS|end_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~2 (
// Equation(s):
// \M_ACESS|end_reg[0]~2_combout  = (\M_ACESS|operacao [1] & ((\M_ACESS|operacao [2] & ((!\M_ACESS|operacao [0]))) # (!\M_ACESS|operacao [2] & (!\M_ACESS|operacao [3])))) # (!\M_ACESS|operacao [1] & (((!\M_ACESS|operacao [3])) # (!\M_ACESS|operacao [2])))

	.dataa(\M_ACESS|operacao [1]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [3]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~2 .lut_mask = 16'h179F;
defparam \M_ACESS|end_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~3 (
// Equation(s):
// \M_ACESS|end_reg[0]~3_combout  = (!\M_ACESS|end_reg[0]~0_combout  & ((\M_ACESS|end_reg[0]~1_combout ) # ((\M_ACESS|reg_atual [1] & \M_ACESS|end_reg[0]~2_combout ))))

	.dataa(\M_ACESS|end_reg[0]~0_combout ),
	.datab(\M_ACESS|end_reg[0]~1_combout ),
	.datac(\M_ACESS|reg_atual [1]),
	.datad(\M_ACESS|end_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~3 .lut_mask = 16'h5444;
defparam \M_ACESS|end_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~14 (
// Equation(s):
// \M_ACESS|end_reg~14_combout  = (\M_ACESS|end_reg~6_combout  & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout ) # ((\M_ACESS|end_reg~13_combout  & !\M_ACESS|end_reg[0]~3_combout )))) # (!\M_ACESS|end_reg~6_combout  & 
// (((\M_ACESS|end_reg~13_combout  & !\M_ACESS|end_reg[0]~3_combout ))))

	.dataa(\M_ACESS|end_reg~6_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[9]~53_combout ),
	.datac(\M_ACESS|end_reg~13_combout ),
	.datad(\M_ACESS|end_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~14 .lut_mask = 16'h88F8;
defparam \M_ACESS|end_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|end_reg[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|end_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|end_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|end_reg[0] .is_wysiwyg = "true";
defparam \M_ACESS|end_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal11~0 (
// Equation(s):
// \M_ACESS|Equal11~0_combout  = (\Reset~input_o ) # ((\Operar~input_o ) # ((\M_ACESS|reg_atual [0]) # (!\M_ACESS|reg_atual [1])))

	.dataa(\Reset~input_o ),
	.datab(\Operar~input_o ),
	.datac(\M_ACESS|reg_atual [0]),
	.datad(\M_ACESS|reg_atual [1]),
	.cin(gnd),
	.combout(\M_ACESS|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal11~0 .lut_mask = 16'hFEFF;
defparam \M_ACESS|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~68_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~69_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~70_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal8~1 (
// Equation(s):
// \M_ACESS|Equal8~1_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout  & (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & 
// (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout  & !\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout )))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[8]~71_combout ),
	.cin(gnd),
	.combout(\M_ACESS|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal8~1 .lut_mask = 16'h0001;
defparam \M_ACESS|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|Equal8~2 (
// Equation(s):
// \M_ACESS|Equal8~2_combout  = (\M_ACESS|Equal8~0_combout  & (\M_ACESS|Equal8~1_combout  & !\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ))

	.dataa(\M_ACESS|Equal8~0_combout ),
	.datab(\M_ACESS|Equal8~1_combout ),
	.datac(gnd),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[6]~59_combout ),
	.cin(gnd),
	.combout(\M_ACESS|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|Equal8~2 .lut_mask = 16'h0088;
defparam \M_ACESS|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|sel_entr_Banco~4 (
// Equation(s):
// \M_ACESS|sel_entr_Banco~4_combout  = (\M_ACESS|salvar_memo~0_combout  & (!\M_ACESS|Equal11~0_combout  & (\M_ACESS|Equal8~2_combout  & !\M_ACESS|operacao [0])))

	.dataa(\M_ACESS|salvar_memo~0_combout ),
	.datab(\M_ACESS|Equal11~0_combout ),
	.datac(\M_ACESS|Equal8~2_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\M_ACESS|sel_entr_Banco~4_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|sel_entr_Banco~4 .lut_mask = 16'h0020;
defparam \M_ACESS|sel_entr_Banco~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|sel_entr_Banco[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|sel_entr_Banco~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|sel_entr_Banco [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|sel_entr_Banco[1] .is_wysiwyg = "true";
defparam \M_ACESS|sel_entr_Banco[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|sel_entr_Banco~5 (
// Equation(s):
// \M_ACESS|sel_entr_Banco~5_combout  = (\M_ACESS|salvar_memo~0_combout  & (!\M_ACESS|Equal11~0_combout  & (!\M_ACESS|operacao [0] & !\M_ACESS|Equal8~2_combout )))

	.dataa(\M_ACESS|salvar_memo~0_combout ),
	.datab(\M_ACESS|Equal11~0_combout ),
	.datac(\M_ACESS|operacao [0]),
	.datad(\M_ACESS|Equal8~2_combout ),
	.cin(gnd),
	.combout(\M_ACESS|sel_entr_Banco~5_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|sel_entr_Banco~5 .lut_mask = 16'h0002;
defparam \M_ACESS|sel_entr_Banco~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|sel_entr_Banco[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|sel_entr_Banco~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|sel_entr_Banco [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|sel_entr_Banco[0] .is_wysiwyg = "true";
defparam \M_ACESS|sel_entr_Banco[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\Validar~input_o  & (\M_ACESS|sel_entr_Banco [1] & !\M_ACESS|sel_entr_Banco [0]))

	.dataa(\Validar~input_o ),
	.datab(\M_ACESS|sel_entr_Banco [1]),
	.datac(gnd),
	.datad(\M_ACESS|sel_entr_Banco [0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h0088;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~4 (
// Equation(s):
// \M_ACESS|end_reg[0]~4_combout  = (\M_ACESS|operacao [3]) # ((\M_ACESS|operacao [1] $ (!\M_ACESS|operacao [0])) # (!\M_ACESS|operacao [2]))

	.dataa(\M_ACESS|operacao [3]),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [0]),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~4 .lut_mask = 16'hEBFF;
defparam \M_ACESS|end_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg[0]~5 (
// Equation(s):
// \M_ACESS|end_reg[0]~5_combout  = (\Unid_LA|desc[1]~2_combout  & ((\M_ACESS|operacao [1] & ((\M_ACESS|operacao [0]) # (\M_ACESS|Equal11~1_combout ))) # (!\M_ACESS|operacao [1] & (\M_ACESS|operacao [0] & \M_ACESS|Equal11~1_combout ))))

	.dataa(\Unid_LA|desc[1]~2_combout ),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [0]),
	.datad(\M_ACESS|Equal11~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg[0]~5 .lut_mask = 16'hA880;
defparam \M_ACESS|end_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~6 (
// Equation(s):
// \M_ACESS|end_reg~6_combout  = (\M_ACESS|end_reg[0]~3_combout  & (!\M_ACESS|end_reg[0]~5_combout  & ((!\M_ACESS|end_reg[0]~4_combout ) # (!\M_ACESS|Equal11~0_combout ))))

	.dataa(\M_ACESS|end_reg[0]~3_combout ),
	.datab(\M_ACESS|Equal11~0_combout ),
	.datac(\M_ACESS|end_reg[0]~4_combout ),
	.datad(\M_ACESS|end_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~6 .lut_mask = 16'h002A;
defparam \M_ACESS|end_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~11 (
// Equation(s):
// \M_ACESS|end_reg~11_combout  = (\M_ACESS|end_reg[0]~10_combout  & (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout )) # (!\M_ACESS|end_reg[0]~10_combout  & 
// (((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout  & \M_ACESS|end_reg~7_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.datac(\M_ACESS|end_reg~7_combout ),
	.datad(\M_ACESS|end_reg[0]~10_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~11 .lut_mask = 16'hAAC0;
defparam \M_ACESS|end_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~12 (
// Equation(s):
// \M_ACESS|end_reg~12_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout  & ((\M_ACESS|end_reg~6_combout ) # ((\M_ACESS|end_reg~11_combout  & !\M_ACESS|end_reg[0]~3_combout )))) # 
// (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout  & (((\M_ACESS|end_reg~11_combout  & !\M_ACESS|end_reg[0]~3_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[10]~41_combout ),
	.datab(\M_ACESS|end_reg~6_combout ),
	.datac(\M_ACESS|end_reg~11_combout ),
	.datad(\M_ACESS|end_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~12 .lut_mask = 16'h88F8;
defparam \M_ACESS|end_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|end_reg[1] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|end_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|end_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|end_reg[1] .is_wysiwyg = "true";
defparam \M_ACESS|end_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Switches[13]~input (
	.i(Switches[13]),
	.ibar(gnd),
	.o(\Switches[13]~input_o ));
// synopsys translate_off
defparam \Switches[13]~input .bus_hold = "false";
defparam \Switches[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~7 (
// Equation(s):
// \Mux10~7_combout  = (\Mux10~6_combout ) # ((\Mux8~0_combout  & \Switches[13]~input_o ))

	.dataa(\Mux10~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~7 .lut_mask = 16'hEAEA;
defparam \Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|load~0 (
// Equation(s):
// \M_ACESS|load~0_combout  = (\M_ACESS|operacao [2] & (!\M_ACESS|operacao [3] & (\M_ACESS|operacao [0] $ (\M_ACESS|operacao [1]))))

	.dataa(\M_ACESS|operacao [2]),
	.datab(\M_ACESS|operacao [0]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|load~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|load~0 .lut_mask = 16'h0028;
defparam \M_ACESS|load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|load~1 (
// Equation(s):
// \M_ACESS|load~1_combout  = (\M_ACESS|operacao [2] & ((\M_ACESS|operacao [1] & (\M_ACESS|operacao [0])) # (!\M_ACESS|operacao [1] & ((\M_ACESS|operacao [3]))))) # (!\M_ACESS|operacao [2] & (\M_ACESS|operacao [3] & ((\M_ACESS|operacao [0]) # 
// (\M_ACESS|operacao [1]))))

	.dataa(\M_ACESS|operacao [2]),
	.datab(\M_ACESS|operacao [0]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|load~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|load~1 .lut_mask = 16'hDE80;
defparam \M_ACESS|load~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|load~2 (
// Equation(s):
// \M_ACESS|load~2_combout  = (\M_ACESS|load~0_combout  & ((\M_ACESS|load~1_combout  & (!\M_ACESS|Equal11~0_combout )) # (!\M_ACESS|load~1_combout  & ((!\M_ACESS|Equal11~1_combout ))))) # (!\M_ACESS|load~0_combout  & (!\M_ACESS|Equal11~0_combout  & 
// ((!\M_ACESS|load~1_combout ))))

	.dataa(\M_ACESS|Equal11~0_combout ),
	.datab(\M_ACESS|Equal11~1_combout ),
	.datac(\M_ACESS|load~0_combout ),
	.datad(\M_ACESS|load~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|load~2_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|load~2 .lut_mask = 16'h5035;
defparam \M_ACESS|load~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|load (
	.clk(\clk~input_o ),
	.d(\M_ACESS|load~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|load .is_wysiwyg = "true";
defparam \M_ACESS|load .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~62_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~63_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~64_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~17 (
// Equation(s):
// \M_ACESS|end_reg~17_combout  = (\M_ACESS|reg_atual [1] & (!\M_ACESS|end_reg[0]~0_combout  & (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout  & !\M_ACESS|reg_atual [0])))

	.dataa(\M_ACESS|reg_atual [1]),
	.datab(\M_ACESS|end_reg[0]~0_combout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ),
	.datad(\M_ACESS|reg_atual [0]),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~17 .lut_mask = 16'h0020;
defparam \M_ACESS|end_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~18 (
// Equation(s):
// \M_ACESS|end_reg~18_combout  = (\Unid_LA|a14|aux~1_combout  & ((\M_ACESS|end_reg~17_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & !\M_ACESS|Equal11~2_combout ))))

	.dataa(\Unid_LA|a14|aux~1_combout ),
	.datab(\M_ACESS|end_reg~17_combout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datad(\M_ACESS|Equal11~2_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~18 .lut_mask = 16'h88A8;
defparam \M_ACESS|end_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~19 (
// Equation(s):
// \M_ACESS|end_reg~19_combout  = (\M_ACESS|reg_atual [1] & ((\M_ACESS|end_reg[0]~0_combout  & ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))) # (!\M_ACESS|end_reg[0]~0_combout  & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout )))) # (!\M_ACESS|reg_atual [1] & (((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\M_ACESS|reg_atual [1]),
	.datad(\M_ACESS|end_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~19 .lut_mask = 16'hCCAC;
defparam \M_ACESS|end_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|process_0~0 (
// Equation(s):
// \M_ACESS|process_0~0_combout  = (\M_ACESS|operacao [3]) # ((\M_ACESS|operacao [2] & ((\M_ACESS|operacao [0]) # (\M_ACESS|operacao [1]))))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [2]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|process_0~0 .lut_mask = 16'hFFE0;
defparam \M_ACESS|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|reg_atual~0 (
// Equation(s):
// \M_ACESS|reg_atual~0_combout  = (\M_ACESS|reg_atual [0] & (!\Reset~input_o  & !\Operar~input_o ))

	.dataa(\M_ACESS|reg_atual [0]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Operar~input_o ),
	.cin(gnd),
	.combout(\M_ACESS|reg_atual~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|reg_atual~0 .lut_mask = 16'h000A;
defparam \M_ACESS|reg_atual~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|process_0~1 (
// Equation(s):
// \M_ACESS|process_0~1_combout  = (\M_ACESS|operacao [2] & (!\M_ACESS|operacao [3] & (\M_ACESS|operacao [0] $ (\M_ACESS|operacao [1]))))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|operacao [1]),
	.datac(\M_ACESS|operacao [2]),
	.datad(\M_ACESS|operacao [3]),
	.cin(gnd),
	.combout(\M_ACESS|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|process_0~1 .lut_mask = 16'h0060;
defparam \M_ACESS|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~20 (
// Equation(s):
// \M_ACESS|end_reg~20_combout  = (\Unid_LA|desc[0]~3_combout  & (\M_ACESS|process_0~0_combout  & (!\M_ACESS|reg_atual~0_combout  & !\M_ACESS|process_0~1_combout )))

	.dataa(\Unid_LA|desc[0]~3_combout ),
	.datab(\M_ACESS|process_0~0_combout ),
	.datac(\M_ACESS|reg_atual~0_combout ),
	.datad(\M_ACESS|process_0~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~20 .lut_mask = 16'h0008;
defparam \M_ACESS|end_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~21 (
// Equation(s):
// \M_ACESS|end_reg~21_combout  = (\M_ACESS|operacao [3] & ((\M_ACESS|end_reg~18_combout ) # ((\M_ACESS|end_reg~19_combout  & \M_ACESS|end_reg~20_combout ))))

	.dataa(\M_ACESS|operacao [3]),
	.datab(\M_ACESS|end_reg~18_combout ),
	.datac(\M_ACESS|end_reg~19_combout ),
	.datad(\M_ACESS|end_reg~20_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~21 .lut_mask = 16'hA888;
defparam \M_ACESS|end_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~22 (
// Equation(s):
// \M_ACESS|end_reg~22_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout  & !\M_ACESS|Equal11~1_combout )) # (!\M_ACESS|Equal11~2_combout ))) # 
// (!\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout  & ((!\M_ACESS|Equal11~1_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[11]~65_combout ),
	.datac(\M_ACESS|Equal11~2_combout ),
	.datad(\M_ACESS|Equal11~1_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~22 .lut_mask = 16'h0ACE;
defparam \M_ACESS|end_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|end_reg~23 (
// Equation(s):
// \M_ACESS|end_reg~23_combout  = (\M_ACESS|end_reg~16_combout ) # ((\M_ACESS|end_reg~21_combout ) # ((\M_ACESS|process_0~1_combout  & \M_ACESS|end_reg~22_combout )))

	.dataa(\M_ACESS|end_reg~16_combout ),
	.datab(\M_ACESS|end_reg~21_combout ),
	.datac(\M_ACESS|process_0~1_combout ),
	.datad(\M_ACESS|end_reg~22_combout ),
	.cin(gnd),
	.combout(\M_ACESS|end_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|end_reg~23 .lut_mask = 16'hFEEE;
defparam \M_ACESS|end_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|end_reg[2] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|end_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|end_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|end_reg[2] .is_wysiwyg = "true";
defparam \M_ACESS|end_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i1|saida_r[0]~0 (
// Equation(s):
// \B_REG|i1|saida_r[0]~0_combout  = (\M_ACESS|end_reg [0] & (\M_ACESS|load~q  & (!\M_ACESS|end_reg [1] & !\M_ACESS|end_reg [2])))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\M_ACESS|load~q ),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\B_REG|i1|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i1|saida_r[0]~0 .lut_mask = 16'h0008;
defparam \B_REG|i1|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i0|saida_r[0]~0 (
// Equation(s):
// \B_REG|i0|saida_r[0]~0_combout  = (\M_ACESS|load~q  & (!\M_ACESS|end_reg [1] & (!\M_ACESS|end_reg [0] & !\M_ACESS|end_reg [2])))

	.dataa(\M_ACESS|load~q ),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\B_REG|i0|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i0|saida_r[0]~0 .lut_mask = 16'h0002;
defparam \B_REG|i0|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux6~2 (
// Equation(s):
// \B_REG|Mux6~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [13])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [13])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [13]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [13]),
	.cin(gnd),
	.combout(\B_REG|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux6~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i3|saida_r[0]~0 (
// Equation(s):
// \B_REG|i3|saida_r[0]~0_combout  = (\M_ACESS|end_reg [1] & (\M_ACESS|end_reg [0] & (\M_ACESS|load~q  & !\M_ACESS|end_reg [2])))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\M_ACESS|load~q ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\B_REG|i3|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i3|saida_r[0]~0 .lut_mask = 16'h0080;
defparam \B_REG|i3|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux6~3 (
// Equation(s):
// \B_REG|Mux6~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux6~2_combout  & ((\B_REG|i3|saida_r [13]))) # (!\B_REG|Mux6~2_combout  & (\B_REG|i2|saida_r [13])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux6~2_combout ))))

	.dataa(\B_REG|i2|saida_r [13]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux6~2_combout ),
	.datad(\B_REG|i3|saida_r [13]),
	.cin(gnd),
	.combout(\B_REG|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux6~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\M_ACESS|sel_saida_Banco [0]) # (\M_ACESS|sel_saida_Banco [1])

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hEEEE;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[13]~19 (
// Equation(s):
// \Entrada_REG_A[13]~19_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux6~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux6~3_combout )))))

	.dataa(\B_REG|Mux6~1_combout ),
	.datab(\B_REG|Mux6~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[13]~19 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \LER_A~input (
	.i(LER_A),
	.ibar(gnd),
	.o(\LER_A~input_o ));
// synopsys translate_off
defparam \LER_A~input .bus_hold = "false";
defparam \LER_A~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[13] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i6|saida_r[0]~0 (
// Equation(s):
// \B_REG|i6|saida_r[0]~0_combout  = (\M_ACESS|end_reg [1] & (\M_ACESS|end_reg [2] & (\M_ACESS|load~q  & !\M_ACESS|end_reg [0])))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\M_ACESS|end_reg [2]),
	.datac(\M_ACESS|load~q ),
	.datad(\M_ACESS|end_reg [0]),
	.cin(gnd),
	.combout(\B_REG|i6|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i6|saida_r[0]~0 .lut_mask = 16'h0080;
defparam \B_REG|i6|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i4|saida_r[0]~0 (
// Equation(s):
// \B_REG|i4|saida_r[0]~0_combout  = (\M_ACESS|end_reg [2] & (\M_ACESS|load~q  & (!\M_ACESS|end_reg [1] & !\M_ACESS|end_reg [0])))

	.dataa(\M_ACESS|end_reg [2]),
	.datab(\M_ACESS|load~q ),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\M_ACESS|end_reg [0]),
	.cin(gnd),
	.combout(\B_REG|i4|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i4|saida_r[0]~0 .lut_mask = 16'h0008;
defparam \B_REG|i4|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux6~0 (
// Equation(s):
// \B_REG|Mux6~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [13])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [13])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [13]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [13]),
	.cin(gnd),
	.combout(\B_REG|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux6~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|i7|saida_r[0]~0 (
// Equation(s):
// \B_REG|i7|saida_r[0]~0_combout  = (\M_ACESS|end_reg [1] & (\M_ACESS|end_reg [0] & (\M_ACESS|end_reg [2] & \M_ACESS|load~q )))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\M_ACESS|load~q ),
	.cin(gnd),
	.combout(\B_REG|i7|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|i7|saida_r[0]~0 .lut_mask = 16'h8000;
defparam \B_REG|i7|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux10~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[13] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux6~1 (
// Equation(s):
// \B_REG|Mux6~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux6~0_combout  & ((\B_REG|i7|saida_r [13]))) # (!\B_REG|Mux6~0_combout  & (\B_REG|i5|saida_r [13])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux6~0_combout ))))

	.dataa(\B_REG|i5|saida_r [13]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux6~0_combout ),
	.datad(\B_REG|i7|saida_r [13]),
	.cin(gnd),
	.combout(\B_REG|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux6~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux6~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux6~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux6~1_combout ),
	.datac(\B_REG|Mux6~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'h88A0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \LER_B~input (
	.i(LER_B),
	.ibar(gnd),
	.o(\LER_B~input_o ));
// synopsys translate_off
defparam \LER_B~input .bus_hold = "false";
defparam \LER_B~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[13] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l13|aux[4] (
// Equation(s):
// \Unid_LA|l13|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [13] & !\ULA_REG_B|saida_r [13]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [13]),
	.datad(\ULA_REG_B|saida_r [13]),
	.cin(gnd),
	.combout(\Unid_LA|l13|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l13|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l13|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[12]~input (
	.i(Switches[12]),
	.ibar(gnd),
	.o(\Switches[12]~input_o ));
// synopsys translate_off
defparam \Switches[12]~input .bus_hold = "false";
defparam \Switches[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[12] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux7~0 (
// Equation(s):
// \B_REG|Mux7~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [12])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [12])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [12]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [12]),
	.cin(gnd),
	.combout(\B_REG|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux7~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux7~1 (
// Equation(s):
// \B_REG|Mux7~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux7~0_combout  & ((\B_REG|i7|saida_r [12]))) # (!\B_REG|Mux7~0_combout  & (\B_REG|i5|saida_r [12])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux7~0_combout ))))

	.dataa(\B_REG|i5|saida_r [12]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux7~0_combout ),
	.datad(\B_REG|i7|saida_r [12]),
	.cin(gnd),
	.combout(\B_REG|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux7~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[12]~18 (
// Equation(s):
// \entrada_MEMO[12]~18_combout  = (\Equal1~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux7~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux7~3_combout )))))

	.dataa(\Equal1~0_combout ),
	.datab(\B_REG|Mux7~1_combout ),
	.datac(\B_REG|Mux7~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\entrada_MEMO[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[12]~18 .lut_mask = 16'h88A0;
defparam \entrada_MEMO[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a14|aux~1 (
// Equation(s):
// \Unid_LA|a14|aux~1_combout  = (!\M_ACESS|operacao [1] & !\M_ACESS|operacao [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\Unid_LA|a14|aux~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a14|aux~1 .lut_mask = 16'h000F;
defparam \Unid_LA|a14|aux~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a0|SAIDA~0 (
// Equation(s):
// \Unid_LA|a0|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [0])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [0] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [0]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a0|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a0|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a0|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l0|SAIDA~0 (
// Equation(s):
// \Unid_LA|l0|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [0]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [0]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l0|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l0|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l0|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l8|aux~0 (
// Equation(s):
// \Unid_LA|l8|aux~0_combout  = (\M_ACESS|operacao [1] & !\M_ACESS|operacao [2])

	.dataa(\M_ACESS|operacao [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\Unid_LA|l8|aux~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l8|aux~0 .lut_mask = 16'h00AA;
defparam \Unid_LA|l8|aux~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l0|SAIDA~1 (
// Equation(s):
// \Unid_LA|l0|SAIDA~1_combout  = (\ULA_REG_B|saida_r [0] & ((\Unid_LA|l0|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [0] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [0] & (((\ULA_REG_A|saida_r [0] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [0]),
	.datab(\Unid_LA|l0|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [0]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l0|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l0|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l0|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|salvar_memo~1 (
// Equation(s):
// \M_ACESS|salvar_memo~1_combout  = (\M_ACESS|salvar_memo~0_combout  & !\M_ACESS|Equal11~0_combout )

	.dataa(\M_ACESS|salvar_memo~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\M_ACESS|Equal11~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|salvar_memo~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|salvar_memo~1 .lut_mask = 16'h00AA;
defparam \M_ACESS|salvar_memo~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_ACESS|sel_saida_Banco~0 (
// Equation(s):
// \M_ACESS|sel_saida_Banco~0_combout  = (\M_ACESS|operacao [0] & ((\M_ACESS|salvar_memo~1_combout ) # ((!\M_ACESS|Equal11~1_combout  & !\M_ACESS|process_0~0_combout )))) # (!\M_ACESS|operacao [0] & (((!\M_ACESS|Equal11~1_combout  & 
// !\M_ACESS|process_0~0_combout ))))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|salvar_memo~1_combout ),
	.datac(\M_ACESS|Equal11~1_combout ),
	.datad(\M_ACESS|process_0~0_combout ),
	.cin(gnd),
	.combout(\M_ACESS|sel_saida_Banco~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_ACESS|sel_saida_Banco~0 .lut_mask = 16'h888F;
defparam \M_ACESS|sel_saida_Banco~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_ACESS|sel_saida_Banco[0] (
	.clk(\clk~input_o ),
	.d(\M_ACESS|sel_saida_Banco~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_ACESS|sel_saida_Banco [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_ACESS|sel_saida_Banco[0] .is_wysiwyg = "true";
defparam \M_ACESS|sel_saida_Banco[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[2]~6 (
// Equation(s):
// \ULA_REG_B|saida_r[2]~6_combout  = \M_ACESS|sel_saida_Banco [0] $ (!\M_ACESS|sel_saida_Banco [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\M_ACESS|sel_saida_Banco [0]),
	.datad(\M_ACESS|sel_saida_Banco [1]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[2]~6 .lut_mask = 16'hF00F;
defparam \ULA_REG_B|saida_r[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[0]~0_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[0] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l0|aux[4] (
// Equation(s):
// \Unid_LA|l0|aux [4] = (\M_ACESS|operacao [0] & (\Unid_LA|l8|aux~0_combout  & (!\ULA_REG_A|saida_r [0] & !\ULA_REG_B|saida_r [0])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\Unid_LA|l8|aux~0_combout ),
	.datac(\ULA_REG_A|saida_r [0]),
	.datad(\ULA_REG_B|saida_r [0]),
	.cin(gnd),
	.combout(\Unid_LA|l0|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l0|aux[4] .lut_mask = 16'h0008;
defparam \Unid_LA|l0|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s0|S (
// Equation(s):
// \Unid_LA|s0|S~combout  = \Unid_LA|a14|aux~0_combout  $ (\Unid_LA|a0|SAIDA~0_combout  $ (((\Unid_LA|l0|SAIDA~1_combout ) # (\Unid_LA|l0|aux [4]))))

	.dataa(\Unid_LA|a14|aux~0_combout ),
	.datab(\Unid_LA|a0|SAIDA~0_combout ),
	.datac(\Unid_LA|l0|SAIDA~1_combout ),
	.datad(\Unid_LA|l0|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s0|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s0|S .lut_mask = 16'h9996;
defparam \Unid_LA|s0|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|desc[1]~0 (
// Equation(s):
// \Unid_LA|desc[1]~0_combout  = (\M_ACESS|operacao [2] & (\M_ACESS|operacao [0] & (!\M_ACESS|operacao [3] & !\M_ACESS|operacao [1])))

	.dataa(\M_ACESS|operacao [2]),
	.datab(\M_ACESS|operacao [0]),
	.datac(\M_ACESS|operacao [3]),
	.datad(\M_ACESS|operacao [1]),
	.cin(gnd),
	.combout(\Unid_LA|desc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|desc[1]~0 .lut_mask = 16'h0008;
defparam \Unid_LA|desc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|desc[0]~1 (
// Equation(s):
// \Unid_LA|desc[0]~1_combout  = (\M_ACESS|operacao [1] & (\M_ACESS|operacao [2] & (!\M_ACESS|operacao [3] & !\M_ACESS|operacao [0])))

	.dataa(\M_ACESS|operacao [1]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [3]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|desc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|desc[0]~1 .lut_mask = 16'h0008;
defparam \Unid_LA|desc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|d0|Mux15~0 (
// Equation(s):
// \Unid_LA|d0|Mux15~0_combout  = (!\Unid_LA|desc[0]~1_combout  & ((\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s1|S~combout )) # (!\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s0|S~combout )))))

	.dataa(\Unid_LA|s1|S~combout ),
	.datab(\Unid_LA|s0|S~combout ),
	.datac(\Unid_LA|desc[1]~0_combout ),
	.datad(\Unid_LA|desc[0]~1_combout ),
	.cin(gnd),
	.combout(\Unid_LA|d0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|d0|Mux15~0 .lut_mask = 16'h00AC;
defparam \Unid_LA|d0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Unid_LA|d0|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[0] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a2|SAIDA~0 (
// Equation(s):
// \Unid_LA|a2|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [2])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [2] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [2]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a2|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a2|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a2|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l2|SAIDA~0 (
// Equation(s):
// \Unid_LA|l2|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [2]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [2]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l2|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l2|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l2|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[2]~input (
	.i(Switches[2]),
	.ibar(gnd),
	.o(\Switches[2]~input_o ));
// synopsys translate_off
defparam \Switches[2]~input .bus_hold = "false";
defparam \Switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux21~7 (
// Equation(s):
// \Mux21~7_combout  = (\Mux21~6_combout ) # ((\Mux8~0_combout  & \Switches[2]~input_o ))

	.dataa(\Mux21~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~7 .lut_mask = 16'hEAEA;
defparam \Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[2] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux17~2 (
// Equation(s):
// \B_REG|Mux17~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [2])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [2])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [2]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [2]),
	.cin(gnd),
	.combout(\B_REG|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux17~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Mux21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[2] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux17~3 (
// Equation(s):
// \B_REG|Mux17~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux17~2_combout  & ((\B_REG|i7|saida_r [2]))) # (!\B_REG|Mux17~2_combout  & (\B_REG|i5|saida_r [2])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux17~2_combout ))))

	.dataa(\B_REG|i5|saida_r [2]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux17~2_combout ),
	.datad(\B_REG|i7|saida_r [2]),
	.cin(gnd),
	.combout(\B_REG|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux17~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[2]~2 (
// Equation(s):
// \ULA_REG_B|saida_r[2]~2_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux17~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux17~1_combout ))

	.dataa(\B_REG|Mux17~1_combout ),
	.datab(\B_REG|Mux17~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[2]~2 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[2]~24 (
// Equation(s):
// \Entrada_REG_A[2]~24_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[2]~2_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[2]~24 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[2] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l2|SAIDA~1 (
// Equation(s):
// \Unid_LA|l2|SAIDA~1_combout  = (\ULA_REG_B|saida_r [2] & ((\Unid_LA|l2|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [2] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [2] & (((\ULA_REG_A|saida_r [2] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [2]),
	.datab(\Unid_LA|l2|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [2]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l2|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l2|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l2|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[2]~2_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[2] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l2|aux[4] (
// Equation(s):
// \Unid_LA|l2|aux [4] = (\M_ACESS|operacao [0] & (\Unid_LA|l8|aux~0_combout  & (!\ULA_REG_A|saida_r [2] & !\ULA_REG_B|saida_r [2])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\Unid_LA|l8|aux~0_combout ),
	.datac(\ULA_REG_A|saida_r [2]),
	.datad(\ULA_REG_B|saida_r [2]),
	.cin(gnd),
	.combout(\Unid_LA|l2|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l2|aux[4] .lut_mask = 16'h0008;
defparam \Unid_LA|l2|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s2|S (
// Equation(s):
// \Unid_LA|s2|S~combout  = \Unid_LA|s1|Cout~0_combout  $ (\Unid_LA|a2|SAIDA~0_combout  $ (((\Unid_LA|l2|SAIDA~1_combout ) # (\Unid_LA|l2|aux [4]))))

	.dataa(\Unid_LA|s1|Cout~0_combout ),
	.datab(\Unid_LA|a2|SAIDA~0_combout ),
	.datac(\Unid_LA|l2|SAIDA~1_combout ),
	.datad(\Unid_LA|l2|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s2|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s2|S .lut_mask = 16'h9996;
defparam \Unid_LA|s2|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[1]~11 (
// Equation(s):
// \ULA_REG_R|saida_r[1]~11_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s2|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s1|S~combout ))

	.dataa(\Unid_LA|s1|S~combout ),
	.datab(\Unid_LA|s2|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[1]~11 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[1]~11_combout ),
	.asdata(\Unid_LA|s0|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[1] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a3|SAIDA~0 (
// Equation(s):
// \Unid_LA|a3|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [3])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [3] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [3]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a3|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a3|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a3|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l3|SAIDA~0 (
// Equation(s):
// \Unid_LA|l3|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [3]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [3]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l3|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l3|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l3|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[3]~input (
	.i(Switches[3]),
	.ibar(gnd),
	.o(\Switches[3]~input_o ));
// synopsys translate_off
defparam \Switches[3]~input .bus_hold = "false";
defparam \Switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux20~7 (
// Equation(s):
// \Mux20~7_combout  = (\Mux20~6_combout ) # ((\Mux8~0_combout  & \Switches[3]~input_o ))

	.dataa(\Mux20~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~7 .lut_mask = 16'hEAEA;
defparam \Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[3] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux16~2 (
// Equation(s):
// \B_REG|Mux16~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [3])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [3])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [3]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [3]),
	.cin(gnd),
	.combout(\B_REG|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux16~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Mux20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[3] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux16~3 (
// Equation(s):
// \B_REG|Mux16~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux16~2_combout  & ((\B_REG|i7|saida_r [3]))) # (!\B_REG|Mux16~2_combout  & (\B_REG|i5|saida_r [3])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux16~2_combout ))))

	.dataa(\B_REG|i5|saida_r [3]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux16~2_combout ),
	.datad(\B_REG|i7|saida_r [3]),
	.cin(gnd),
	.combout(\B_REG|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux16~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[3]~3 (
// Equation(s):
// \ULA_REG_B|saida_r[3]~3_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux16~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux16~1_combout ))

	.dataa(\B_REG|Mux16~1_combout ),
	.datab(\B_REG|Mux16~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[3]~3 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[3]~25 (
// Equation(s):
// \Entrada_REG_A[3]~25_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[3]~3_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[3]~25 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[3] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l3|SAIDA~1 (
// Equation(s):
// \Unid_LA|l3|SAIDA~1_combout  = (\ULA_REG_B|saida_r [3] & ((\Unid_LA|l3|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [3] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [3] & (((\ULA_REG_A|saida_r [3] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [3]),
	.datab(\Unid_LA|l3|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [3]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l3|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l3|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l3|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[3]~3_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[3] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l3|aux[4] (
// Equation(s):
// \Unid_LA|l3|aux [4] = (\M_ACESS|operacao [0] & (\Unid_LA|l8|aux~0_combout  & (!\ULA_REG_A|saida_r [3] & !\ULA_REG_B|saida_r [3])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\Unid_LA|l8|aux~0_combout ),
	.datac(\ULA_REG_A|saida_r [3]),
	.datad(\ULA_REG_B|saida_r [3]),
	.cin(gnd),
	.combout(\Unid_LA|l3|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l3|aux[4] .lut_mask = 16'h0008;
defparam \Unid_LA|l3|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s3|S (
// Equation(s):
// \Unid_LA|s3|S~combout  = \Unid_LA|s2|Cout~0_combout  $ (\Unid_LA|a3|SAIDA~0_combout  $ (((\Unid_LA|l3|SAIDA~1_combout ) # (\Unid_LA|l3|aux [4]))))

	.dataa(\Unid_LA|s2|Cout~0_combout ),
	.datab(\Unid_LA|a3|SAIDA~0_combout ),
	.datac(\Unid_LA|l3|SAIDA~1_combout ),
	.datad(\Unid_LA|l3|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s3|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s3|S .lut_mask = 16'h9996;
defparam \Unid_LA|s3|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[2]~12 (
// Equation(s):
// \ULA_REG_R|saida_r[2]~12_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s3|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s2|S~combout ))

	.dataa(\Unid_LA|s2|S~combout ),
	.datab(\Unid_LA|s3|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[2]~12 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a1|SAIDA~0 (
// Equation(s):
// \Unid_LA|a1|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [1])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [1] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [1]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a1|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a1|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a1|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l1|SAIDA~0 (
// Equation(s):
// \Unid_LA|l1|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [1]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [1]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l1|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l1|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l1|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[1]~input (
	.i(Switches[1]),
	.ibar(gnd),
	.o(\Switches[1]~input_o ));
// synopsys translate_off
defparam \Switches[1]~input .bus_hold = "false";
defparam \Switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux22~7 (
// Equation(s):
// \Mux22~7_combout  = (\Mux22~6_combout ) # ((\Mux8~0_combout  & \Switches[1]~input_o ))

	.dataa(\Mux22~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~7 .lut_mask = 16'hEAEA;
defparam \Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[1] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux18~2 (
// Equation(s):
// \B_REG|Mux18~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [1])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [1])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [1]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [1]),
	.cin(gnd),
	.combout(\B_REG|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux18~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Mux22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[1] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux18~3 (
// Equation(s):
// \B_REG|Mux18~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux18~2_combout  & ((\B_REG|i7|saida_r [1]))) # (!\B_REG|Mux18~2_combout  & (\B_REG|i5|saida_r [1])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux18~2_combout ))))

	.dataa(\B_REG|i5|saida_r [1]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux18~2_combout ),
	.datad(\B_REG|i7|saida_r [1]),
	.cin(gnd),
	.combout(\B_REG|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux18~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[1]~1 (
// Equation(s):
// \ULA_REG_B|saida_r[1]~1_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux18~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux18~1_combout ))

	.dataa(\B_REG|Mux18~1_combout ),
	.datab(\B_REG|Mux18~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[1]~1 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[1]~23 (
// Equation(s):
// \Entrada_REG_A[1]~23_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[1]~1_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[1]~23 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[1] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l1|SAIDA~1 (
// Equation(s):
// \Unid_LA|l1|SAIDA~1_combout  = (\ULA_REG_B|saida_r [1] & ((\Unid_LA|l1|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [1] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [1] & (((\ULA_REG_A|saida_r [1] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [1]),
	.datab(\Unid_LA|l1|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [1]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l1|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l1|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l1|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[1] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[1]~1_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[1] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l1|aux[4] (
// Equation(s):
// \Unid_LA|l1|aux [4] = (\M_ACESS|operacao [0] & (\Unid_LA|l8|aux~0_combout  & (!\ULA_REG_A|saida_r [1] & !\ULA_REG_B|saida_r [1])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\Unid_LA|l8|aux~0_combout ),
	.datac(\ULA_REG_A|saida_r [1]),
	.datad(\ULA_REG_B|saida_r [1]),
	.cin(gnd),
	.combout(\Unid_LA|l1|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l1|aux[4] .lut_mask = 16'h0008;
defparam \Unid_LA|l1|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s1|S (
// Equation(s):
// \Unid_LA|s1|S~combout  = \Unid_LA|s0|Cout~0_combout  $ (\Unid_LA|a1|SAIDA~0_combout  $ (((\Unid_LA|l1|SAIDA~1_combout ) # (\Unid_LA|l1|aux [4]))))

	.dataa(\Unid_LA|s0|Cout~0_combout ),
	.datab(\Unid_LA|a1|SAIDA~0_combout ),
	.datac(\Unid_LA|l1|SAIDA~1_combout ),
	.datad(\Unid_LA|l1|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s1|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s1|S .lut_mask = 16'h9996;
defparam \Unid_LA|s1|S .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[2] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[2]~12_combout ),
	.asdata(\Unid_LA|s1|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[2] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a4|SAIDA~0 (
// Equation(s):
// \Unid_LA|a4|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [4])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [4] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [4]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a4|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a4|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a4|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l4|SAIDA~0 (
// Equation(s):
// \Unid_LA|l4|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [4]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [4]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l4|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l4|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l4|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[4]~input (
	.i(Switches[4]),
	.ibar(gnd),
	.o(\Switches[4]~input_o ));
// synopsys translate_off
defparam \Switches[4]~input .bus_hold = "false";
defparam \Switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux19~7 (
// Equation(s):
// \Mux19~7_combout  = (\Mux19~6_combout ) # ((\Mux8~0_combout  & \Switches[4]~input_o ))

	.dataa(\Mux19~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~7 .lut_mask = 16'hEAEA;
defparam \Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[4] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux15~2 (
// Equation(s):
// \B_REG|Mux15~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [4])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [4])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [4]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [4]),
	.cin(gnd),
	.combout(\B_REG|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux15~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Mux19~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[4] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux15~3 (
// Equation(s):
// \B_REG|Mux15~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux15~2_combout  & ((\B_REG|i7|saida_r [4]))) # (!\B_REG|Mux15~2_combout  & (\B_REG|i5|saida_r [4])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux15~2_combout ))))

	.dataa(\B_REG|i5|saida_r [4]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux15~2_combout ),
	.datad(\B_REG|i7|saida_r [4]),
	.cin(gnd),
	.combout(\B_REG|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux15~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[4]~4 (
// Equation(s):
// \ULA_REG_B|saida_r[4]~4_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux15~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux15~1_combout ))

	.dataa(\B_REG|Mux15~1_combout ),
	.datab(\B_REG|Mux15~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[4]~4 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[4]~26 (
// Equation(s):
// \Entrada_REG_A[4]~26_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[4]~4_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[4]~26 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[4] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l4|SAIDA~1 (
// Equation(s):
// \Unid_LA|l4|SAIDA~1_combout  = (\ULA_REG_B|saida_r [4] & ((\Unid_LA|l4|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [4] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [4] & (((\ULA_REG_A|saida_r [4] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [4]),
	.datab(\Unid_LA|l4|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [4]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l4|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l4|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l4|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 32768;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 40959;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout  = (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'h00AC;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 57344;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 65535;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\INTRUCOES|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\M_ACESS|constador_instrucoes [12],\M_ACESS|constador_instrucoes [11],\M_ACESS|constador_instrucoes [10],\M_ACESS|constador_instrucoes [9],\M_ACESS|constador_instrucoes [8],\M_ACESS|constador_instrucoes [7],\M_ACESS|constador_instrucoes [6],\M_ACESS|constador_instrucoes [5],
\M_ACESS|constador_instrucoes [4],\M_ACESS|constador_instrucoes [3],\M_ACESS|constador_instrucoes [2],\M_ACESS|constador_instrucoes [1],\M_ACESS|constador_instrucoes [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "ram_comandos:INTRUCOES|altsyncram:ram_image_rtl_0|altsyncram_r881:auto_generated|ALTSYNCRAM";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 49152;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 57343;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// (\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout )) # (!\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28 .lut_mask = 16'h88A0;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29 (
// Equation(s):
// \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout  = (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout ) # ((\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2] & 
// ((\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout ) # (\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout ))))

	.dataa(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.datab(\INTRUCOES|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.datad(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.cin(gnd),
	.combout(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29 .lut_mask = 16'hEEEA;
defparam \INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[4]~4_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[4] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l4|aux[4] (
// Equation(s):
// \Unid_LA|l4|aux [4] = (\M_ACESS|operacao [0] & (\Unid_LA|l8|aux~0_combout  & (!\ULA_REG_A|saida_r [4] & !\ULA_REG_B|saida_r [4])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\Unid_LA|l8|aux~0_combout ),
	.datac(\ULA_REG_A|saida_r [4]),
	.datad(\ULA_REG_B|saida_r [4]),
	.cin(gnd),
	.combout(\Unid_LA|l4|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l4|aux[4] .lut_mask = 16'h0008;
defparam \Unid_LA|l4|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s4|S (
// Equation(s):
// \Unid_LA|s4|S~combout  = \Unid_LA|s3|Cout~0_combout  $ (\Unid_LA|a4|SAIDA~0_combout  $ (((\Unid_LA|l4|SAIDA~1_combout ) # (\Unid_LA|l4|aux [4]))))

	.dataa(\Unid_LA|s3|Cout~0_combout ),
	.datab(\Unid_LA|a4|SAIDA~0_combout ),
	.datac(\Unid_LA|l4|SAIDA~1_combout ),
	.datad(\Unid_LA|l4|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s4|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s4|S .lut_mask = 16'h9996;
defparam \Unid_LA|s4|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[3]~13 (
// Equation(s):
// \ULA_REG_R|saida_r[3]~13_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s4|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s3|S~combout ))

	.dataa(\Unid_LA|s3|S~combout ),
	.datab(\Unid_LA|s4|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[3]~13 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[3] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[3]~13_combout ),
	.asdata(\Unid_LA|s2|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[3] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a5|SAIDA~0 (
// Equation(s):
// \Unid_LA|a5|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [5])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [5] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [5]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a5|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a5|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a5|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l5|SAIDA~0 (
// Equation(s):
// \Unid_LA|l5|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [5]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [5]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l5|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l5|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l5|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[5]~input (
	.i(Switches[5]),
	.ibar(gnd),
	.o(\Switches[5]~input_o ));
// synopsys translate_off
defparam \Switches[5]~input .bus_hold = "false";
defparam \Switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux18~7 (
// Equation(s):
// \Mux18~7_combout  = (\Mux18~6_combout ) # ((\Mux8~0_combout  & \Switches[5]~input_o ))

	.dataa(\Mux18~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~7 .lut_mask = 16'hEAEA;
defparam \Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[5] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux14~2 (
// Equation(s):
// \B_REG|Mux14~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [5])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [5])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [5]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [5]),
	.cin(gnd),
	.combout(\B_REG|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux14~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Mux18~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[5] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux14~3 (
// Equation(s):
// \B_REG|Mux14~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux14~2_combout  & ((\B_REG|i7|saida_r [5]))) # (!\B_REG|Mux14~2_combout  & (\B_REG|i5|saida_r [5])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux14~2_combout ))))

	.dataa(\B_REG|i5|saida_r [5]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux14~2_combout ),
	.datad(\B_REG|i7|saida_r [5]),
	.cin(gnd),
	.combout(\B_REG|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux14~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[5]~5 (
// Equation(s):
// \ULA_REG_B|saida_r[5]~5_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux14~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux14~1_combout ))

	.dataa(\B_REG|Mux14~1_combout ),
	.datab(\B_REG|Mux14~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[5]~5 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[5]~27 (
// Equation(s):
// \Entrada_REG_A[5]~27_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[5]~5_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[5]~27 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[5] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l5|SAIDA~1 (
// Equation(s):
// \Unid_LA|l5|SAIDA~1_combout  = (\ULA_REG_B|saida_r [5] & ((\Unid_LA|l5|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [5] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [5] & (((\ULA_REG_A|saida_r [5] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [5]),
	.datab(\Unid_LA|l5|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [5]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l5|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l5|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l5|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_B|saida_r[5]~5_combout ),
	.asdata(\INTRUCOES|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ULA_REG_B|saida_r[2]~6_combout ),
	.sload(\M_ACESS|sel_saida_Banco [1]),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[5] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l5|aux[4] (
// Equation(s):
// \Unid_LA|l5|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [5] & !\ULA_REG_B|saida_r [5]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [5]),
	.datad(\ULA_REG_B|saida_r [5]),
	.cin(gnd),
	.combout(\Unid_LA|l5|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l5|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l5|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s5|S (
// Equation(s):
// \Unid_LA|s5|S~combout  = \Unid_LA|s4|Cout~0_combout  $ (\Unid_LA|a5|SAIDA~0_combout  $ (((\Unid_LA|l5|SAIDA~1_combout ) # (\Unid_LA|l5|aux [4]))))

	.dataa(\Unid_LA|s4|Cout~0_combout ),
	.datab(\Unid_LA|a5|SAIDA~0_combout ),
	.datac(\Unid_LA|l5|SAIDA~1_combout ),
	.datad(\Unid_LA|l5|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s5|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s5|S .lut_mask = 16'h9996;
defparam \Unid_LA|s5|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[4]~7 (
// Equation(s):
// \ULA_REG_R|saida_r[4]~7_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s5|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s4|S~combout ))

	.dataa(\Unid_LA|s4|S~combout ),
	.datab(\Unid_LA|s5|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[4]~7 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[4] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[4]~7_combout ),
	.asdata(\Unid_LA|s3|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[4] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a6|SAIDA~0 (
// Equation(s):
// \Unid_LA|a6|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [6])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [6] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [6]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a6|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a6|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a6|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l6|SAIDA~0 (
// Equation(s):
// \Unid_LA|l6|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [6]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [6]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l6|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l6|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l6|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[6]~input (
	.i(Switches[6]),
	.ibar(gnd),
	.o(\Switches[6]~input_o ));
// synopsys translate_off
defparam \Switches[6]~input .bus_hold = "false";
defparam \Switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux17~7 (
// Equation(s):
// \Mux17~7_combout  = (\Mux17~6_combout ) # ((\Mux8~0_combout  & \Switches[6]~input_o ))

	.dataa(\Mux17~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~7 .lut_mask = 16'hEAEA;
defparam \Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[6] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux13~2 (
// Equation(s):
// \B_REG|Mux13~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [6])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [6])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [6]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [6]),
	.cin(gnd),
	.combout(\B_REG|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux13~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux13~3 (
// Equation(s):
// \B_REG|Mux13~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux13~2_combout  & ((\B_REG|i3|saida_r [6]))) # (!\B_REG|Mux13~2_combout  & (\B_REG|i2|saida_r [6])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux13~2_combout ))))

	.dataa(\B_REG|i2|saida_r [6]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux13~2_combout ),
	.datad(\B_REG|i3|saida_r [6]),
	.cin(gnd),
	.combout(\B_REG|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux13~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[6]~12 (
// Equation(s):
// \Entrada_REG_A[6]~12_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux13~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux13~3_combout )))))

	.dataa(\B_REG|Mux13~1_combout ),
	.datab(\B_REG|Mux13~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[6]~12 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[6] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l6|SAIDA~1 (
// Equation(s):
// \Unid_LA|l6|SAIDA~1_combout  = (\ULA_REG_B|saida_r [6] & ((\Unid_LA|l6|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [6] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [6] & (((\ULA_REG_A|saida_r [6] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [6]),
	.datab(\Unid_LA|l6|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [6]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l6|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l6|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l6|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[6] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux13~0 (
// Equation(s):
// \B_REG|Mux13~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [6])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [6])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [6]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [6]),
	.cin(gnd),
	.combout(\B_REG|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux13~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux17~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[6] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux13~1 (
// Equation(s):
// \B_REG|Mux13~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux13~0_combout  & ((\B_REG|i7|saida_r [6]))) # (!\B_REG|Mux13~0_combout  & (\B_REG|i5|saida_r [6])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux13~0_combout ))))

	.dataa(\B_REG|i5|saida_r [6]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux13~0_combout ),
	.datad(\B_REG|i7|saida_r [6]),
	.cin(gnd),
	.combout(\B_REG|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux13~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux13~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux13~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux13~1_combout ),
	.datac(\B_REG|Mux13~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'h88A0;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\Mux33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[6] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l6|aux[4] (
// Equation(s):
// \Unid_LA|l6|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [6] & !\ULA_REG_B|saida_r [6]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [6]),
	.datad(\ULA_REG_B|saida_r [6]),
	.cin(gnd),
	.combout(\Unid_LA|l6|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l6|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l6|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s6|S (
// Equation(s):
// \Unid_LA|s6|S~combout  = \Unid_LA|s5|Cout~0_combout  $ (\Unid_LA|a6|SAIDA~0_combout  $ (((\Unid_LA|l6|SAIDA~1_combout ) # (\Unid_LA|l6|aux [4]))))

	.dataa(\Unid_LA|s5|Cout~0_combout ),
	.datab(\Unid_LA|a6|SAIDA~0_combout ),
	.datac(\Unid_LA|l6|SAIDA~1_combout ),
	.datad(\Unid_LA|l6|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s6|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s6|S .lut_mask = 16'h9996;
defparam \Unid_LA|s6|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[5]~8 (
// Equation(s):
// \ULA_REG_R|saida_r[5]~8_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s6|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s5|S~combout ))

	.dataa(\Unid_LA|s5|S~combout ),
	.datab(\Unid_LA|s6|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[5]~8 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[5] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[5]~8_combout ),
	.asdata(\Unid_LA|s4|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[5] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a7|SAIDA~0 (
// Equation(s):
// \Unid_LA|a7|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [7])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [7] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [7]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a7|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a7|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a7|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l7|SAIDA~0 (
// Equation(s):
// \Unid_LA|l7|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [7]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [7]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l7|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l7|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l7|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[7]~input (
	.i(Switches[7]),
	.ibar(gnd),
	.o(\Switches[7]~input_o ));
// synopsys translate_off
defparam \Switches[7]~input .bus_hold = "false";
defparam \Switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux16~7 (
// Equation(s):
// \Mux16~7_combout  = (\Mux16~6_combout ) # ((\Mux8~0_combout  & \Switches[7]~input_o ))

	.dataa(\Mux16~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~7 .lut_mask = 16'hEAEA;
defparam \Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[7] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux12~2 (
// Equation(s):
// \B_REG|Mux12~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [7])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [7])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [7]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [7]),
	.cin(gnd),
	.combout(\B_REG|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux12~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux12~3 (
// Equation(s):
// \B_REG|Mux12~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux12~2_combout  & ((\B_REG|i3|saida_r [7]))) # (!\B_REG|Mux12~2_combout  & (\B_REG|i2|saida_r [7])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux12~2_combout ))))

	.dataa(\B_REG|i2|saida_r [7]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux12~2_combout ),
	.datad(\B_REG|i3|saida_r [7]),
	.cin(gnd),
	.combout(\B_REG|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux12~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[7]~13 (
// Equation(s):
// \Entrada_REG_A[7]~13_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux12~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux12~3_combout )))))

	.dataa(\B_REG|Mux12~1_combout ),
	.datab(\B_REG|Mux12~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[7]~13 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[7] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l7|SAIDA~1 (
// Equation(s):
// \Unid_LA|l7|SAIDA~1_combout  = (\ULA_REG_B|saida_r [7] & ((\Unid_LA|l7|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [7] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [7] & (((\ULA_REG_A|saida_r [7] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [7]),
	.datab(\Unid_LA|l7|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [7]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l7|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l7|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l7|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[7] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux12~0 (
// Equation(s):
// \B_REG|Mux12~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [7])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [7])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [7]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [7]),
	.cin(gnd),
	.combout(\B_REG|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux12~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux16~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[7] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux12~1 (
// Equation(s):
// \B_REG|Mux12~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux12~0_combout  & ((\B_REG|i7|saida_r [7]))) # (!\B_REG|Mux12~0_combout  & (\B_REG|i5|saida_r [7])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux12~0_combout ))))

	.dataa(\B_REG|i5|saida_r [7]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux12~0_combout ),
	.datad(\B_REG|i7|saida_r [7]),
	.cin(gnd),
	.combout(\B_REG|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux12~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux12~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux12~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux12~1_combout ),
	.datac(\B_REG|Mux12~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'h88A0;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[7] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l7|aux[4] (
// Equation(s):
// \Unid_LA|l7|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [7] & !\ULA_REG_B|saida_r [7]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [7]),
	.datad(\ULA_REG_B|saida_r [7]),
	.cin(gnd),
	.combout(\Unid_LA|l7|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l7|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l7|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s7|S (
// Equation(s):
// \Unid_LA|s7|S~combout  = \Unid_LA|s6|Cout~0_combout  $ (\Unid_LA|a7|SAIDA~0_combout  $ (((\Unid_LA|l7|SAIDA~1_combout ) # (\Unid_LA|l7|aux [4]))))

	.dataa(\Unid_LA|s6|Cout~0_combout ),
	.datab(\Unid_LA|a7|SAIDA~0_combout ),
	.datac(\Unid_LA|l7|SAIDA~1_combout ),
	.datad(\Unid_LA|l7|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s7|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s7|S .lut_mask = 16'h9996;
defparam \Unid_LA|s7|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[6]~10 (
// Equation(s):
// \ULA_REG_R|saida_r[6]~10_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s7|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s6|S~combout ))

	.dataa(\Unid_LA|s6|S~combout ),
	.datab(\Unid_LA|s7|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[6]~10 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[6] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[6]~10_combout ),
	.asdata(\Unid_LA|s5|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[6] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a8|SAIDA~0 (
// Equation(s):
// \Unid_LA|a8|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [8])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [8] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [8]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a8|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a8|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a8|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l8|SAIDA~0 (
// Equation(s):
// \Unid_LA|l8|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [8]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [8]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l8|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l8|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l8|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[8]~input (
	.i(Switches[8]),
	.ibar(gnd),
	.o(\Switches[8]~input_o ));
// synopsys translate_off
defparam \Switches[8]~input .bus_hold = "false";
defparam \Switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux15~7 (
// Equation(s):
// \Mux15~7_combout  = (\Mux15~6_combout ) # ((\Mux8~0_combout  & \Switches[8]~input_o ))

	.dataa(\Mux15~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~7 .lut_mask = 16'hEAEA;
defparam \Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[8] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux11~2 (
// Equation(s):
// \B_REG|Mux11~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [8])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [8])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [8]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [8]),
	.cin(gnd),
	.combout(\B_REG|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux11~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux11~3 (
// Equation(s):
// \B_REG|Mux11~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux11~2_combout  & ((\B_REG|i3|saida_r [8]))) # (!\B_REG|Mux11~2_combout  & (\B_REG|i2|saida_r [8])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux11~2_combout ))))

	.dataa(\B_REG|i2|saida_r [8]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux11~2_combout ),
	.datad(\B_REG|i3|saida_r [8]),
	.cin(gnd),
	.combout(\B_REG|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux11~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[8]~14 (
// Equation(s):
// \Entrada_REG_A[8]~14_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux11~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux11~3_combout )))))

	.dataa(\B_REG|Mux11~1_combout ),
	.datab(\B_REG|Mux11~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[8]~14 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[8] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l8|SAIDA~1 (
// Equation(s):
// \Unid_LA|l8|SAIDA~1_combout  = (\ULA_REG_B|saida_r [8] & ((\Unid_LA|l8|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [8] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [8] & (((\ULA_REG_A|saida_r [8] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [8]),
	.datab(\Unid_LA|l8|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [8]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l8|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l8|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l8|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[8] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux11~0 (
// Equation(s):
// \B_REG|Mux11~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [8])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [8])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [8]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [8]),
	.cin(gnd),
	.combout(\B_REG|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux11~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[8] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux11~1 (
// Equation(s):
// \B_REG|Mux11~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux11~0_combout  & ((\B_REG|i7|saida_r [8]))) # (!\B_REG|Mux11~0_combout  & (\B_REG|i5|saida_r [8])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux11~0_combout ))))

	.dataa(\B_REG|i5|saida_r [8]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux11~0_combout ),
	.datad(\B_REG|i7|saida_r [8]),
	.cin(gnd),
	.combout(\B_REG|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux11~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux11~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux11~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux11~1_combout ),
	.datac(\B_REG|Mux11~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'h88A0;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[8] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l8|aux[4] (
// Equation(s):
// \Unid_LA|l8|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [8] & !\ULA_REG_B|saida_r [8]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [8]),
	.datad(\ULA_REG_B|saida_r [8]),
	.cin(gnd),
	.combout(\Unid_LA|l8|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l8|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l8|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s8|S (
// Equation(s):
// \Unid_LA|s8|S~combout  = \Unid_LA|s7|Cout~0_combout  $ (\Unid_LA|a8|SAIDA~0_combout  $ (((\Unid_LA|l8|SAIDA~1_combout ) # (\Unid_LA|l8|aux [4]))))

	.dataa(\Unid_LA|s7|Cout~0_combout ),
	.datab(\Unid_LA|a8|SAIDA~0_combout ),
	.datac(\Unid_LA|l8|SAIDA~1_combout ),
	.datad(\Unid_LA|l8|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s8|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s8|S .lut_mask = 16'h9996;
defparam \Unid_LA|s8|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[7]~9 (
// Equation(s):
// \ULA_REG_R|saida_r[7]~9_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s8|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s7|S~combout ))

	.dataa(\Unid_LA|s7|S~combout ),
	.datab(\Unid_LA|s8|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[7]~9 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[7] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[7]~9_combout ),
	.asdata(\Unid_LA|s6|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[7] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a9|SAIDA~0 (
// Equation(s):
// \Unid_LA|a9|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [9])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [9] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [9]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a9|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a9|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a9|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l9|SAIDA~0 (
// Equation(s):
// \Unid_LA|l9|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [9]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [9]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l9|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l9|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l9|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[9]~input (
	.i(Switches[9]),
	.ibar(gnd),
	.o(\Switches[9]~input_o ));
// synopsys translate_off
defparam \Switches[9]~input .bus_hold = "false";
defparam \Switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux14~7 (
// Equation(s):
// \Mux14~7_combout  = (\Mux14~6_combout ) # ((\Mux8~0_combout  & \Switches[9]~input_o ))

	.dataa(\Mux14~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~7 .lut_mask = 16'hEAEA;
defparam \Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[9] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux10~2 (
// Equation(s):
// \B_REG|Mux10~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [9])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [9])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [9]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [9]),
	.cin(gnd),
	.combout(\B_REG|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux10~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux10~3 (
// Equation(s):
// \B_REG|Mux10~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux10~2_combout  & ((\B_REG|i3|saida_r [9]))) # (!\B_REG|Mux10~2_combout  & (\B_REG|i2|saida_r [9])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux10~2_combout ))))

	.dataa(\B_REG|i2|saida_r [9]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux10~2_combout ),
	.datad(\B_REG|i3|saida_r [9]),
	.cin(gnd),
	.combout(\B_REG|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux10~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[9]~15 (
// Equation(s):
// \Entrada_REG_A[9]~15_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux10~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux10~3_combout )))))

	.dataa(\B_REG|Mux10~1_combout ),
	.datab(\B_REG|Mux10~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[9]~15 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[9] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l9|SAIDA~1 (
// Equation(s):
// \Unid_LA|l9|SAIDA~1_combout  = (\ULA_REG_B|saida_r [9] & ((\Unid_LA|l9|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [9] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [9] & (((\ULA_REG_A|saida_r [9] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [9]),
	.datab(\Unid_LA|l9|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [9]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l9|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l9|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l9|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[9] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux10~0 (
// Equation(s):
// \B_REG|Mux10~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [9])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [9])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [9]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [9]),
	.cin(gnd),
	.combout(\B_REG|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux10~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[9] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux10~1 (
// Equation(s):
// \B_REG|Mux10~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux10~0_combout  & ((\B_REG|i7|saida_r [9]))) # (!\B_REG|Mux10~0_combout  & (\B_REG|i5|saida_r [9])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux10~0_combout ))))

	.dataa(\B_REG|i5|saida_r [9]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux10~0_combout ),
	.datad(\B_REG|i7|saida_r [9]),
	.cin(gnd),
	.combout(\B_REG|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux10~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux10~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux10~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux10~1_combout ),
	.datac(\B_REG|Mux10~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'h88A0;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[9] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l9|aux[4] (
// Equation(s):
// \Unid_LA|l9|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [9] & !\ULA_REG_B|saida_r [9]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [9]),
	.datad(\ULA_REG_B|saida_r [9]),
	.cin(gnd),
	.combout(\Unid_LA|l9|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l9|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l9|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s9|S (
// Equation(s):
// \Unid_LA|s9|S~combout  = \Unid_LA|s8|Cout~0_combout  $ (\Unid_LA|a9|SAIDA~0_combout  $ (((\Unid_LA|l9|SAIDA~1_combout ) # (\Unid_LA|l9|aux [4]))))

	.dataa(\Unid_LA|s8|Cout~0_combout ),
	.datab(\Unid_LA|a9|SAIDA~0_combout ),
	.datac(\Unid_LA|l9|SAIDA~1_combout ),
	.datad(\Unid_LA|l9|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s9|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s9|S .lut_mask = 16'h9996;
defparam \Unid_LA|s9|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[8]~3 (
// Equation(s):
// \ULA_REG_R|saida_r[8]~3_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s9|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s8|S~combout ))

	.dataa(\Unid_LA|s8|S~combout ),
	.datab(\Unid_LA|s9|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[8]~3 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[8] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[8]~3_combout ),
	.asdata(\Unid_LA|s7|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[8] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a14|aux~0 (
// Equation(s):
// \Unid_LA|a14|aux~0_combout  = (\M_ACESS|operacao [0] & (!\M_ACESS|operacao [3] & (!\M_ACESS|operacao [1] & !\M_ACESS|operacao [2])))

	.dataa(\M_ACESS|operacao [0]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\Unid_LA|a14|aux~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a14|aux~0 .lut_mask = 16'h0002;
defparam \Unid_LA|a14|aux~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s0|Cout~0 (
// Equation(s):
// \Unid_LA|s0|Cout~0_combout  = (\Unid_LA|a14|aux~0_combout  & ((\Unid_LA|l0|SAIDA~1_combout ) # ((\Unid_LA|l0|aux [4]) # (\Unid_LA|a0|SAIDA~0_combout )))) # (!\Unid_LA|a14|aux~0_combout  & (\Unid_LA|a0|SAIDA~0_combout  & ((\Unid_LA|l0|SAIDA~1_combout ) # 
// (\Unid_LA|l0|aux [4]))))

	.dataa(\Unid_LA|l0|SAIDA~1_combout ),
	.datab(\Unid_LA|l0|aux [4]),
	.datac(\Unid_LA|a14|aux~0_combout ),
	.datad(\Unid_LA|a0|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s0|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s1|Cout~0 (
// Equation(s):
// \Unid_LA|s1|Cout~0_combout  = (\Unid_LA|s0|Cout~0_combout  & ((\Unid_LA|l1|SAIDA~1_combout ) # ((\Unid_LA|l1|aux [4]) # (\Unid_LA|a1|SAIDA~0_combout )))) # (!\Unid_LA|s0|Cout~0_combout  & (\Unid_LA|a1|SAIDA~0_combout  & ((\Unid_LA|l1|SAIDA~1_combout ) # 
// (\Unid_LA|l1|aux [4]))))

	.dataa(\Unid_LA|l1|SAIDA~1_combout ),
	.datab(\Unid_LA|l1|aux [4]),
	.datac(\Unid_LA|s0|Cout~0_combout ),
	.datad(\Unid_LA|a1|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s1|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s2|Cout~0 (
// Equation(s):
// \Unid_LA|s2|Cout~0_combout  = (\Unid_LA|s1|Cout~0_combout  & ((\Unid_LA|l2|SAIDA~1_combout ) # ((\Unid_LA|l2|aux [4]) # (\Unid_LA|a2|SAIDA~0_combout )))) # (!\Unid_LA|s1|Cout~0_combout  & (\Unid_LA|a2|SAIDA~0_combout  & ((\Unid_LA|l2|SAIDA~1_combout ) # 
// (\Unid_LA|l2|aux [4]))))

	.dataa(\Unid_LA|l2|SAIDA~1_combout ),
	.datab(\Unid_LA|l2|aux [4]),
	.datac(\Unid_LA|s1|Cout~0_combout ),
	.datad(\Unid_LA|a2|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s2|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s3|Cout~0 (
// Equation(s):
// \Unid_LA|s3|Cout~0_combout  = (\Unid_LA|s2|Cout~0_combout  & ((\Unid_LA|l3|SAIDA~1_combout ) # ((\Unid_LA|l3|aux [4]) # (\Unid_LA|a3|SAIDA~0_combout )))) # (!\Unid_LA|s2|Cout~0_combout  & (\Unid_LA|a3|SAIDA~0_combout  & ((\Unid_LA|l3|SAIDA~1_combout ) # 
// (\Unid_LA|l3|aux [4]))))

	.dataa(\Unid_LA|l3|SAIDA~1_combout ),
	.datab(\Unid_LA|l3|aux [4]),
	.datac(\Unid_LA|s2|Cout~0_combout ),
	.datad(\Unid_LA|a3|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s3|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s4|Cout~0 (
// Equation(s):
// \Unid_LA|s4|Cout~0_combout  = (\Unid_LA|s3|Cout~0_combout  & ((\Unid_LA|l4|SAIDA~1_combout ) # ((\Unid_LA|l4|aux [4]) # (\Unid_LA|a4|SAIDA~0_combout )))) # (!\Unid_LA|s3|Cout~0_combout  & (\Unid_LA|a4|SAIDA~0_combout  & ((\Unid_LA|l4|SAIDA~1_combout ) # 
// (\Unid_LA|l4|aux [4]))))

	.dataa(\Unid_LA|l4|SAIDA~1_combout ),
	.datab(\Unid_LA|l4|aux [4]),
	.datac(\Unid_LA|s3|Cout~0_combout ),
	.datad(\Unid_LA|a4|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s4|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s5|Cout~0 (
// Equation(s):
// \Unid_LA|s5|Cout~0_combout  = (\Unid_LA|s4|Cout~0_combout  & ((\Unid_LA|l5|SAIDA~1_combout ) # ((\Unid_LA|l5|aux [4]) # (\Unid_LA|a5|SAIDA~0_combout )))) # (!\Unid_LA|s4|Cout~0_combout  & (\Unid_LA|a5|SAIDA~0_combout  & ((\Unid_LA|l5|SAIDA~1_combout ) # 
// (\Unid_LA|l5|aux [4]))))

	.dataa(\Unid_LA|l5|SAIDA~1_combout ),
	.datab(\Unid_LA|l5|aux [4]),
	.datac(\Unid_LA|s4|Cout~0_combout ),
	.datad(\Unid_LA|a5|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s5|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s6|Cout~0 (
// Equation(s):
// \Unid_LA|s6|Cout~0_combout  = (\Unid_LA|s5|Cout~0_combout  & ((\Unid_LA|l6|SAIDA~1_combout ) # ((\Unid_LA|l6|aux [4]) # (\Unid_LA|a6|SAIDA~0_combout )))) # (!\Unid_LA|s5|Cout~0_combout  & (\Unid_LA|a6|SAIDA~0_combout  & ((\Unid_LA|l6|SAIDA~1_combout ) # 
// (\Unid_LA|l6|aux [4]))))

	.dataa(\Unid_LA|l6|SAIDA~1_combout ),
	.datab(\Unid_LA|l6|aux [4]),
	.datac(\Unid_LA|s5|Cout~0_combout ),
	.datad(\Unid_LA|a6|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s6|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s6|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s6|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s7|Cout~0 (
// Equation(s):
// \Unid_LA|s7|Cout~0_combout  = (\Unid_LA|s6|Cout~0_combout  & ((\Unid_LA|l7|SAIDA~1_combout ) # ((\Unid_LA|l7|aux [4]) # (\Unid_LA|a7|SAIDA~0_combout )))) # (!\Unid_LA|s6|Cout~0_combout  & (\Unid_LA|a7|SAIDA~0_combout  & ((\Unid_LA|l7|SAIDA~1_combout ) # 
// (\Unid_LA|l7|aux [4]))))

	.dataa(\Unid_LA|l7|SAIDA~1_combout ),
	.datab(\Unid_LA|l7|aux [4]),
	.datac(\Unid_LA|s6|Cout~0_combout ),
	.datad(\Unid_LA|a7|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s7|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s7|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s7|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s8|Cout~0 (
// Equation(s):
// \Unid_LA|s8|Cout~0_combout  = (\Unid_LA|s7|Cout~0_combout  & ((\Unid_LA|l8|SAIDA~1_combout ) # ((\Unid_LA|l8|aux [4]) # (\Unid_LA|a8|SAIDA~0_combout )))) # (!\Unid_LA|s7|Cout~0_combout  & (\Unid_LA|a8|SAIDA~0_combout  & ((\Unid_LA|l8|SAIDA~1_combout ) # 
// (\Unid_LA|l8|aux [4]))))

	.dataa(\Unid_LA|l8|SAIDA~1_combout ),
	.datab(\Unid_LA|l8|aux [4]),
	.datac(\Unid_LA|s7|Cout~0_combout ),
	.datad(\Unid_LA|a8|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s8|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s8|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s8|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s9|Cout~0 (
// Equation(s):
// \Unid_LA|s9|Cout~0_combout  = (\Unid_LA|s8|Cout~0_combout  & ((\Unid_LA|l9|SAIDA~1_combout ) # ((\Unid_LA|l9|aux [4]) # (\Unid_LA|a9|SAIDA~0_combout )))) # (!\Unid_LA|s8|Cout~0_combout  & (\Unid_LA|a9|SAIDA~0_combout  & ((\Unid_LA|l9|SAIDA~1_combout ) # 
// (\Unid_LA|l9|aux [4]))))

	.dataa(\Unid_LA|l9|SAIDA~1_combout ),
	.datab(\Unid_LA|l9|aux [4]),
	.datac(\Unid_LA|s8|Cout~0_combout ),
	.datad(\Unid_LA|a9|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s9|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s9|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s9|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l10|SAIDA~0 (
// Equation(s):
// \Unid_LA|l10|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [10]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [10]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l10|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l10|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l10|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[10]~input (
	.i(Switches[10]),
	.ibar(gnd),
	.o(\Switches[10]~input_o ));
// synopsys translate_off
defparam \Switches[10]~input .bus_hold = "false";
defparam \Switches[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = (\Mux13~6_combout ) # ((\Mux8~0_combout  & \Switches[10]~input_o ))

	.dataa(\Mux13~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~7 .lut_mask = 16'hEAEA;
defparam \Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[10] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux9~2 (
// Equation(s):
// \B_REG|Mux9~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [10])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [10])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [10]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [10]),
	.cin(gnd),
	.combout(\B_REG|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux9~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux9~3 (
// Equation(s):
// \B_REG|Mux9~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux9~2_combout  & ((\B_REG|i3|saida_r [10]))) # (!\B_REG|Mux9~2_combout  & (\B_REG|i2|saida_r [10])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux9~2_combout ))))

	.dataa(\B_REG|i2|saida_r [10]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux9~2_combout ),
	.datad(\B_REG|i3|saida_r [10]),
	.cin(gnd),
	.combout(\B_REG|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux9~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[10]~16 (
// Equation(s):
// \Entrada_REG_A[10]~16_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux9~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux9~3_combout )))))

	.dataa(\B_REG|Mux9~1_combout ),
	.datab(\B_REG|Mux9~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[10]~16 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[10]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[10] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l10|SAIDA~1 (
// Equation(s):
// \Unid_LA|l10|SAIDA~1_combout  = (\ULA_REG_B|saida_r [10] & ((\Unid_LA|l10|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [10] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [10] & (((\ULA_REG_A|saida_r [10] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [10]),
	.datab(\Unid_LA|l10|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [10]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l10|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l10|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l10|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[10] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux9~0 (
// Equation(s):
// \B_REG|Mux9~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [10])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [10])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [10]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [10]),
	.cin(gnd),
	.combout(\B_REG|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux9~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux13~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[10] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux9~1 (
// Equation(s):
// \B_REG|Mux9~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux9~0_combout  & ((\B_REG|i7|saida_r [10]))) # (!\B_REG|Mux9~0_combout  & (\B_REG|i5|saida_r [10])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux9~0_combout ))))

	.dataa(\B_REG|i5|saida_r [10]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux9~0_combout ),
	.datad(\B_REG|i7|saida_r [10]),
	.cin(gnd),
	.combout(\B_REG|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux9~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux9~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux9~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux9~1_combout ),
	.datac(\B_REG|Mux9~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h88A0;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[10] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l10|aux[4] (
// Equation(s):
// \Unid_LA|l10|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [10] & !\ULA_REG_B|saida_r [10]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [10]),
	.datad(\ULA_REG_B|saida_r [10]),
	.cin(gnd),
	.combout(\Unid_LA|l10|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l10|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l10|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[9]~20 (
// Equation(s):
// \ULA_REG_R|saida_r[9]~20_combout  = \Unid_LA|a10|SAIDA~0_combout  $ (((!\Unid_LA|l10|SAIDA~1_combout  & !\Unid_LA|l10|aux [4])))

	.dataa(\Unid_LA|a10|SAIDA~0_combout ),
	.datab(\Unid_LA|l10|SAIDA~1_combout ),
	.datac(\Unid_LA|l10|aux [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[9]~20 .lut_mask = 16'hA9A9;
defparam \ULA_REG_R|saida_r[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[9]~4 (
// Equation(s):
// \ULA_REG_R|saida_r[9]~4_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s9|Cout~0_combout  $ (!\ULA_REG_R|saida_r[9]~20_combout )))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s9|S~combout ))

	.dataa(\Unid_LA|s9|S~combout ),
	.datab(\Unid_LA|desc[1]~0_combout ),
	.datac(\Unid_LA|s9|Cout~0_combout ),
	.datad(\ULA_REG_R|saida_r[9]~20_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[9]~4 .lut_mask = 16'hE22E;
defparam \ULA_REG_R|saida_r[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[9] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[9]~4_combout ),
	.asdata(\Unid_LA|s8|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[9] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a11|SAIDA~0 (
// Equation(s):
// \Unid_LA|a11|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [11])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [11] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [11]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a11|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a11|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a11|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l11|SAIDA~0 (
// Equation(s):
// \Unid_LA|l11|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [11]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [11]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l11|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l11|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l11|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[11]~input (
	.i(Switches[11]),
	.ibar(gnd),
	.o(\Switches[11]~input_o ));
// synopsys translate_off
defparam \Switches[11]~input .bus_hold = "false";
defparam \Switches[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~7 (
// Equation(s):
// \Mux12~7_combout  = (\Mux12~6_combout ) # ((\Mux8~0_combout  & \Switches[11]~input_o ))

	.dataa(\Mux12~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~7 .lut_mask = 16'hEAEA;
defparam \Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[11] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux8~2 (
// Equation(s):
// \B_REG|Mux8~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [11])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [11])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [11]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [11]),
	.cin(gnd),
	.combout(\B_REG|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux8~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux8~3 (
// Equation(s):
// \B_REG|Mux8~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux8~2_combout  & ((\B_REG|i3|saida_r [11]))) # (!\B_REG|Mux8~2_combout  & (\B_REG|i2|saida_r [11])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux8~2_combout ))))

	.dataa(\B_REG|i2|saida_r [11]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux8~2_combout ),
	.datad(\B_REG|i3|saida_r [11]),
	.cin(gnd),
	.combout(\B_REG|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux8~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[11]~17 (
// Equation(s):
// \Entrada_REG_A[11]~17_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux8~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux8~3_combout )))))

	.dataa(\B_REG|Mux8~1_combout ),
	.datab(\B_REG|Mux8~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[11]~17 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[11]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[11] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l11|SAIDA~1 (
// Equation(s):
// \Unid_LA|l11|SAIDA~1_combout  = (\ULA_REG_B|saida_r [11] & ((\Unid_LA|l11|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [11] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [11] & (((\ULA_REG_A|saida_r [11] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [11]),
	.datab(\Unid_LA|l11|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [11]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l11|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l11|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l11|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[11] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux8~0 (
// Equation(s):
// \B_REG|Mux8~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [11])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [11])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [11]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [11]),
	.cin(gnd),
	.combout(\B_REG|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux8~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[11] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux8~1 (
// Equation(s):
// \B_REG|Mux8~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux8~0_combout  & ((\B_REG|i7|saida_r [11]))) # (!\B_REG|Mux8~0_combout  & (\B_REG|i5|saida_r [11])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux8~0_combout ))))

	.dataa(\B_REG|i5|saida_r [11]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux8~0_combout ),
	.datad(\B_REG|i7|saida_r [11]),
	.cin(gnd),
	.combout(\B_REG|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux8~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux8~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux8~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux8~1_combout ),
	.datac(\B_REG|Mux8~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'h88A0;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[11] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l11|aux[4] (
// Equation(s):
// \Unid_LA|l11|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [11] & !\ULA_REG_B|saida_r [11]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [11]),
	.datad(\ULA_REG_B|saida_r [11]),
	.cin(gnd),
	.combout(\Unid_LA|l11|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l11|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l11|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s11|S (
// Equation(s):
// \Unid_LA|s11|S~combout  = \Unid_LA|s10|Cout~0_combout  $ (\Unid_LA|a11|SAIDA~0_combout  $ (((\Unid_LA|l11|SAIDA~1_combout ) # (\Unid_LA|l11|aux [4]))))

	.dataa(\Unid_LA|s10|Cout~0_combout ),
	.datab(\Unid_LA|a11|SAIDA~0_combout ),
	.datac(\Unid_LA|l11|SAIDA~1_combout ),
	.datad(\Unid_LA|l11|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s11|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s11|S .lut_mask = 16'h9996;
defparam \Unid_LA|s11|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[10]~6 (
// Equation(s):
// \ULA_REG_R|saida_r[10]~6_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s11|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s10|S~combout ))

	.dataa(\Unid_LA|s10|S~combout ),
	.datab(\Unid_LA|s11|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[10]~6 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[10] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[10]~6_combout ),
	.asdata(\Unid_LA|s9|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[10] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a12|SAIDA~0 (
// Equation(s):
// \Unid_LA|a12|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [12])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [12] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [12]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a12|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a12|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a12|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l12|SAIDA~0 (
// Equation(s):
// \Unid_LA|l12|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [12]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [12]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l12|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l12|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l12|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l12|SAIDA~1 (
// Equation(s):
// \Unid_LA|l12|SAIDA~1_combout  = (\ULA_REG_B|saida_r [12] & ((\Unid_LA|l12|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [12] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [12] & (((\ULA_REG_A|saida_r [12] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [12]),
	.datab(\Unid_LA|l12|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [12]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l12|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l12|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l12|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s12|S (
// Equation(s):
// \Unid_LA|s12|S~combout  = \Unid_LA|s11|Cout~0_combout  $ (\Unid_LA|a12|SAIDA~0_combout  $ (((\Unid_LA|l12|SAIDA~1_combout ) # (\Unid_LA|l12|aux [4]))))

	.dataa(\Unid_LA|s11|Cout~0_combout ),
	.datab(\Unid_LA|a12|SAIDA~0_combout ),
	.datac(\Unid_LA|l12|SAIDA~1_combout ),
	.datad(\Unid_LA|l12|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s12|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s12|S .lut_mask = 16'h9996;
defparam \Unid_LA|s12|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[11]~5 (
// Equation(s):
// \ULA_REG_R|saida_r[11]~5_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s12|S~combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s11|S~combout ))

	.dataa(\Unid_LA|s11|S~combout ),
	.datab(\Unid_LA|s12|S~combout ),
	.datac(gnd),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[11]~5 .lut_mask = 16'hCCAA;
defparam \ULA_REG_R|saida_r[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a10|SAIDA~0 (
// Equation(s):
// \Unid_LA|a10|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [10])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [10] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [10]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a10|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a10|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a10|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s10|S (
// Equation(s):
// \Unid_LA|s10|S~combout  = \Unid_LA|s9|Cout~0_combout  $ (\Unid_LA|a10|SAIDA~0_combout  $ (((\Unid_LA|l10|SAIDA~1_combout ) # (\Unid_LA|l10|aux [4]))))

	.dataa(\Unid_LA|s9|Cout~0_combout ),
	.datab(\Unid_LA|a10|SAIDA~0_combout ),
	.datac(\Unid_LA|l10|SAIDA~1_combout ),
	.datad(\Unid_LA|l10|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s10|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s10|S .lut_mask = 16'h9996;
defparam \Unid_LA|s10|S .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[11] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[11]~5_combout ),
	.asdata(\Unid_LA|s10|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[11] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s10|Cout~0 (
// Equation(s):
// \Unid_LA|s10|Cout~0_combout  = (\Unid_LA|s9|Cout~0_combout  & ((\Unid_LA|l10|SAIDA~1_combout ) # ((\Unid_LA|l10|aux [4]) # (\Unid_LA|a10|SAIDA~0_combout )))) # (!\Unid_LA|s9|Cout~0_combout  & (\Unid_LA|a10|SAIDA~0_combout  & ((\Unid_LA|l10|SAIDA~1_combout 
// ) # (\Unid_LA|l10|aux [4]))))

	.dataa(\Unid_LA|l10|SAIDA~1_combout ),
	.datab(\Unid_LA|l10|aux [4]),
	.datac(\Unid_LA|s9|Cout~0_combout ),
	.datad(\Unid_LA|a10|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s10|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s10|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s10|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s11|Cout~0 (
// Equation(s):
// \Unid_LA|s11|Cout~0_combout  = (\Unid_LA|s10|Cout~0_combout  & ((\Unid_LA|l11|SAIDA~1_combout ) # ((\Unid_LA|l11|aux [4]) # (\Unid_LA|a11|SAIDA~0_combout )))) # (!\Unid_LA|s10|Cout~0_combout  & (\Unid_LA|a11|SAIDA~0_combout  & 
// ((\Unid_LA|l11|SAIDA~1_combout ) # (\Unid_LA|l11|aux [4]))))

	.dataa(\Unid_LA|l11|SAIDA~1_combout ),
	.datab(\Unid_LA|l11|aux [4]),
	.datac(\Unid_LA|s10|Cout~0_combout ),
	.datad(\Unid_LA|a11|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s11|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s11|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s11|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[12]~14 (
// Equation(s):
// \ULA_REG_R|saida_r[12]~14_combout  = \Unid_LA|a12|SAIDA~0_combout  $ (((!\Unid_LA|l12|SAIDA~1_combout  & !\Unid_LA|l12|aux [4])))

	.dataa(\Unid_LA|a12|SAIDA~0_combout ),
	.datab(\Unid_LA|l12|SAIDA~1_combout ),
	.datac(\Unid_LA|l12|aux [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[12]~14 .lut_mask = 16'hA9A9;
defparam \ULA_REG_R|saida_r[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l13|SAIDA~0 (
// Equation(s):
// \Unid_LA|l13|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [13]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [13]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l13|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l13|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l13|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l13|SAIDA~1 (
// Equation(s):
// \Unid_LA|l13|SAIDA~1_combout  = (\ULA_REG_B|saida_r [13] & ((\Unid_LA|l13|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [13] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [13] & (((\ULA_REG_A|saida_r [13] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [13]),
	.datab(\Unid_LA|l13|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [13]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l13|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l13|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l13|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[12]~15 (
// Equation(s):
// \ULA_REG_R|saida_r[12]~15_combout  = \Unid_LA|a13|SAIDA~0_combout  $ (((!\Unid_LA|l13|SAIDA~1_combout  & !\Unid_LA|l13|aux [4])))

	.dataa(\Unid_LA|a13|SAIDA~0_combout ),
	.datab(\Unid_LA|l13|SAIDA~1_combout ),
	.datac(\Unid_LA|l13|aux [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[12]~15 .lut_mask = 16'hA9A9;
defparam \ULA_REG_R|saida_r[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[12]~16 (
// Equation(s):
// \ULA_REG_R|saida_r[12]~16_combout  = (\Unid_LA|desc[1]~0_combout  & ((\ULA_REG_R|saida_r[12]~15_combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\ULA_REG_R|saida_r[12]~14_combout ))

	.dataa(\Unid_LA|desc[1]~0_combout ),
	.datab(\ULA_REG_R|saida_r[12]~14_combout ),
	.datac(\ULA_REG_R|saida_r[12]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[12]~16 .lut_mask = 16'hE4E4;
defparam \ULA_REG_R|saida_r[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[12]~2 (
// Equation(s):
// \ULA_REG_R|saida_r[12]~2_combout  = \ULA_REG_R|saida_r[12]~16_combout  $ (((\Unid_LA|desc[1]~0_combout  & (!\Unid_LA|s12|Cout~0_combout )) # (!\Unid_LA|desc[1]~0_combout  & ((!\Unid_LA|s11|Cout~0_combout )))))

	.dataa(\Unid_LA|desc[1]~0_combout ),
	.datab(\Unid_LA|s12|Cout~0_combout ),
	.datac(\Unid_LA|s11|Cout~0_combout ),
	.datad(\ULA_REG_R|saida_r[12]~16_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[12]~2 .lut_mask = 16'hD827;
defparam \ULA_REG_R|saida_r[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[12]~2_combout ),
	.asdata(\Unid_LA|s11|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[12] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a15|SAIDA~0 (
// Equation(s):
// \Unid_LA|a15|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [15])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [15] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [15]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a15|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a15|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a15|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l15|SAIDA~0 (
// Equation(s):
// \Unid_LA|l15|SAIDA~0_combout  = (\ULA_REG_A|saida_r [15] & ((\M_ACESS|operacao [2]) # (!\M_ACESS|operacao [1])))

	.dataa(\ULA_REG_A|saida_r [15]),
	.datab(\M_ACESS|operacao [2]),
	.datac(gnd),
	.datad(\M_ACESS|operacao [1]),
	.cin(gnd),
	.combout(\Unid_LA|l15|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l15|SAIDA~0 .lut_mask = 16'h88AA;
defparam \Unid_LA|l15|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[15]~input (
	.i(Switches[15]),
	.ibar(gnd),
	.o(\Switches[15]~input_o ));
// synopsys translate_off
defparam \Switches[15]~input .bus_hold = "false";
defparam \Switches[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux8~8 (
// Equation(s):
// \Mux8~8_combout  = (\Mux8~7_combout ) # ((\Mux8~0_combout  & \Switches[15]~input_o ))

	.dataa(\Mux8~7_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~8 .lut_mask = 16'hEAEA;
defparam \Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[15] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux4~0 (
// Equation(s):
// \B_REG|Mux4~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [15])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [15])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [15]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [15]),
	.cin(gnd),
	.combout(\B_REG|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux4~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux4~1 (
// Equation(s):
// \B_REG|Mux4~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux4~0_combout  & ((\B_REG|i7|saida_r [15]))) # (!\B_REG|Mux4~0_combout  & (\B_REG|i5|saida_r [15])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux4~0_combout ))))

	.dataa(\B_REG|i5|saida_r [15]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux4~0_combout ),
	.datad(\B_REG|i7|saida_r [15]),
	.cin(gnd),
	.combout(\B_REG|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux4~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[15] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux4~2 (
// Equation(s):
// \B_REG|Mux4~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [15])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [15])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [15]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [15]),
	.cin(gnd),
	.combout(\B_REG|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux4~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[15] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux4~3 (
// Equation(s):
// \B_REG|Mux4~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux4~2_combout  & ((\B_REG|i3|saida_r [15]))) # (!\B_REG|Mux4~2_combout  & (\B_REG|i2|saida_r [15])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux4~2_combout ))))

	.dataa(\B_REG|i2|saida_r [15]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux4~2_combout ),
	.datad(\B_REG|i3|saida_r [15]),
	.cin(gnd),
	.combout(\B_REG|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux4~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux4~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux4~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux4~1_combout ),
	.datac(\B_REG|Mux4~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'h88A0;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[15] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l15|aux[4]~0 (
// Equation(s):
// \Unid_LA|l15|aux[4]~0_combout  = (\M_ACESS|operacao [1] & (\M_ACESS|operacao [0] & !\M_ACESS|operacao [2]))

	.dataa(\M_ACESS|operacao [1]),
	.datab(\M_ACESS|operacao [0]),
	.datac(gnd),
	.datad(\M_ACESS|operacao [2]),
	.cin(gnd),
	.combout(\Unid_LA|l15|aux[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l15|aux[4]~0 .lut_mask = 16'h0088;
defparam \Unid_LA|l15|aux[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[15]~21 (
// Equation(s):
// \Entrada_REG_A[15]~21_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux4~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux4~3_combout )))))

	.dataa(\B_REG|Mux4~1_combout ),
	.datab(\B_REG|Mux4~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[15]~21 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[15]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[15] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l15|SAIDA~2 (
// Equation(s):
// \Unid_LA|l15|SAIDA~2_combout  = (\ULA_REG_B|saida_r [15] & (\Unid_LA|l15|SAIDA~1_combout )) # (!\ULA_REG_B|saida_r [15] & (((\Unid_LA|l15|aux[4]~0_combout  & !\ULA_REG_A|saida_r [15]))))

	.dataa(\Unid_LA|l15|SAIDA~1_combout ),
	.datab(\ULA_REG_B|saida_r [15]),
	.datac(\Unid_LA|l15|aux[4]~0_combout ),
	.datad(\ULA_REG_A|saida_r [15]),
	.cin(gnd),
	.combout(\Unid_LA|l15|SAIDA~2_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l15|SAIDA~2 .lut_mask = 16'h88B8;
defparam \Unid_LA|l15|SAIDA~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s15|S (
// Equation(s):
// \Unid_LA|s15|S~combout  = \Unid_LA|s14|Cout~0_combout  $ (\Unid_LA|a15|SAIDA~0_combout  $ (((\Unid_LA|l15|SAIDA~0_combout ) # (\Unid_LA|l15|SAIDA~2_combout ))))

	.dataa(\Unid_LA|s14|Cout~0_combout ),
	.datab(\Unid_LA|a15|SAIDA~0_combout ),
	.datac(\Unid_LA|l15|SAIDA~0_combout ),
	.datad(\Unid_LA|l15|SAIDA~2_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s15|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s15|S .lut_mask = 16'h9996;
defparam \Unid_LA|s15|S .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|d0|Mux0~0 (
// Equation(s):
// \Unid_LA|d0|Mux0~0_combout  = (\Unid_LA|desc[0]~1_combout  & (\Unid_LA|s14|S~1_combout )) # (!\Unid_LA|desc[0]~1_combout  & (((\Unid_LA|s15|S~combout  & !\Unid_LA|desc[1]~0_combout ))))

	.dataa(\Unid_LA|s14|S~1_combout ),
	.datab(\Unid_LA|desc[0]~1_combout ),
	.datac(\Unid_LA|s15|S~combout ),
	.datad(\Unid_LA|desc[1]~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|d0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|d0|Mux0~0 .lut_mask = 16'h88B8;
defparam \Unid_LA|d0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[15] (
	.clk(\clk~input_o ),
	.d(\Unid_LA|d0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[15] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout  = (\ULA_REG_R|saida_r [14] & (!\ULA_REG_R|saida_r [15] & !\ULA_REG_R|saida_r [13]))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(gnd),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .lut_mask = 16'h000A;
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'h88A0;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux11~0_combout ) # (\Mux11~1_combout )))

	.dataa(\Mux11~0_combout ),
	.datab(\Mux11~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'h00EE;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Switches[14]~input (
	.i(Switches[14]),
	.ibar(gnd),
	.o(\Switches[14]~input_o ));
// synopsys translate_off
defparam \Switches[14]~input .bus_hold = "false";
defparam \Switches[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~7 (
// Equation(s):
// \Mux9~7_combout  = (\Mux9~6_combout ) # ((\Mux8~0_combout  & \Switches[14]~input_o ))

	.dataa(\Mux9~6_combout ),
	.datab(\Mux8~0_combout ),
	.datac(\Switches[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~7 .lut_mask = 16'hEAEA;
defparam \Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[14] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux5~2 (
// Equation(s):
// \B_REG|Mux5~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [14])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [14])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [14]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [14]),
	.cin(gnd),
	.combout(\B_REG|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux5~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux5~3 (
// Equation(s):
// \B_REG|Mux5~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux5~2_combout  & ((\B_REG|i3|saida_r [14]))) # (!\B_REG|Mux5~2_combout  & (\B_REG|i2|saida_r [14])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux5~2_combout ))))

	.dataa(\B_REG|i2|saida_r [14]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux5~2_combout ),
	.datad(\B_REG|i3|saida_r [14]),
	.cin(gnd),
	.combout(\B_REG|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux5~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[14]~20 (
// Equation(s):
// \Entrada_REG_A[14]~20_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux5~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux5~3_combout )))))

	.dataa(\B_REG|Mux5~1_combout ),
	.datab(\B_REG|Mux5~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[14]~20 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[14]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[14] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[14] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[14] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux5~0 (
// Equation(s):
// \B_REG|Mux5~0_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [14])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [14])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [14]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [14]),
	.cin(gnd),
	.combout(\B_REG|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux5~0 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[14] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux5~1 (
// Equation(s):
// \B_REG|Mux5~1_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux5~0_combout  & ((\B_REG|i7|saida_r [14]))) # (!\B_REG|Mux5~0_combout  & (\B_REG|i5|saida_r [14])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux5~0_combout ))))

	.dataa(\B_REG|i5|saida_r [14]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux5~0_combout ),
	.datad(\B_REG|i7|saida_r [14]),
	.cin(gnd),
	.combout(\B_REG|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux5~1 .lut_mask = 16'hF838;
defparam \B_REG|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux5~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux5~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux5~1_combout ),
	.datac(\B_REG|Mux5~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'h88A0;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[14] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l14|aux[4] (
// Equation(s):
// \Unid_LA|l14|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [14] & !\ULA_REG_B|saida_r [14]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [14]),
	.datad(\ULA_REG_B|saida_r [14]),
	.cin(gnd),
	.combout(\Unid_LA|l14|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l14|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l14|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a14|SAIDA~0 (
// Equation(s):
// \Unid_LA|a14|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [14])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [14] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [14]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a14|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a14|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a14|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s14|Cout~0 (
// Equation(s):
// \Unid_LA|s14|Cout~0_combout  = (\Unid_LA|s14|S~0_combout  & ((\Unid_LA|l14|SAIDA~1_combout ) # ((\Unid_LA|l14|aux [4]) # (\Unid_LA|a14|SAIDA~0_combout )))) # (!\Unid_LA|s14|S~0_combout  & (\Unid_LA|a14|SAIDA~0_combout  & ((\Unid_LA|l14|SAIDA~1_combout ) # 
// (\Unid_LA|l14|aux [4]))))

	.dataa(\Unid_LA|l14|SAIDA~1_combout ),
	.datab(\Unid_LA|l14|aux [4]),
	.datac(\Unid_LA|s14|S~0_combout ),
	.datad(\Unid_LA|a14|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s14|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s14|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s14|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[14]~17 (
// Equation(s):
// \ULA_REG_R|saida_r[14]~17_combout  = \Unid_LA|a15|SAIDA~0_combout  $ (((!\Unid_LA|l15|SAIDA~0_combout  & !\Unid_LA|l15|SAIDA~2_combout )))

	.dataa(\Unid_LA|a15|SAIDA~0_combout ),
	.datab(\Unid_LA|l15|SAIDA~0_combout ),
	.datac(\Unid_LA|l15|SAIDA~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[14]~17 .lut_mask = 16'hA9A9;
defparam \ULA_REG_R|saida_r[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[14]~1 (
// Equation(s):
// \ULA_REG_R|saida_r[14]~1_combout  = (\Unid_LA|desc[1]~0_combout  & ((\Unid_LA|s14|Cout~0_combout  $ (!\ULA_REG_R|saida_r[14]~17_combout )))) # (!\Unid_LA|desc[1]~0_combout  & (\Unid_LA|s14|S~1_combout ))

	.dataa(\Unid_LA|s14|S~1_combout ),
	.datab(\Unid_LA|desc[1]~0_combout ),
	.datac(\Unid_LA|s14|Cout~0_combout ),
	.datad(\ULA_REG_R|saida_r[14]~17_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[14]~1 .lut_mask = 16'hE22E;
defparam \ULA_REG_R|saida_r[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|a13|SAIDA~0 (
// Equation(s):
// \Unid_LA|a13|SAIDA~0_combout  = (\M_ACESS|operacao [3] & (\ULA_REG_B|saida_r [13])) # (!\M_ACESS|operacao [3] & (\Unid_LA|a14|aux~1_combout  & (\ULA_REG_B|saida_r [13] $ (\M_ACESS|operacao [0]))))

	.dataa(\ULA_REG_B|saida_r [13]),
	.datab(\M_ACESS|operacao [3]),
	.datac(\Unid_LA|a14|aux~1_combout ),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|a13|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|a13|SAIDA~0 .lut_mask = 16'h98A8;
defparam \Unid_LA|a13|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s13|S (
// Equation(s):
// \Unid_LA|s13|S~combout  = \Unid_LA|s12|Cout~0_combout  $ (\Unid_LA|a13|SAIDA~0_combout  $ (((\Unid_LA|l13|SAIDA~1_combout ) # (\Unid_LA|l13|aux [4]))))

	.dataa(\Unid_LA|s12|Cout~0_combout ),
	.datab(\Unid_LA|a13|SAIDA~0_combout ),
	.datac(\Unid_LA|l13|SAIDA~1_combout ),
	.datad(\Unid_LA|l13|aux [4]),
	.cin(gnd),
	.combout(\Unid_LA|s13|S~combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s13|S .lut_mask = 16'h9996;
defparam \Unid_LA|s13|S .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[14] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[14]~1_combout ),
	.asdata(\Unid_LA|s13|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[14] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (!\ULA_REG_R|saida_r [14] & !\ULA_REG_R|saida_r [13]))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(gnd),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 16'h000A;
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \M_VAL|ram_image_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'h00AC;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [14] & \ULA_REG_R|saida_r [13]))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\ULA_REG_R|saida_r [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .lut_mask = 16'h8080;
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout  = (\ULA_REG_R|saida_r [15] & (\ULA_REG_R|saida_r [14] & !\ULA_REG_R|saida_r [13]))

	.dataa(\ULA_REG_R|saida_r [15]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(gnd),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .lut_mask = 16'h0088;
defparam \M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[12]~18_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'h88A0;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux11~3_combout ) # (\Mux11~4_combout )))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\Mux11~3_combout ),
	.datac(\Mux11~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = 16'hA8A8;
defparam \Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = (\M_ACESS|sel_entr_Banco [0] & (((\Mux11~2_combout ) # (\Mux11~5_combout )))) # (!\M_ACESS|sel_entr_Banco [0] & (\ULA_REG_R|saida_r [12]))

	.dataa(\ULA_REG_R|saida_r [12]),
	.datab(\M_ACESS|sel_entr_Banco [0]),
	.datac(\Mux11~2_combout ),
	.datad(\Mux11~5_combout ),
	.cin(gnd),
	.combout(\Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~6 .lut_mask = 16'hEEE2;
defparam \Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~7 (
// Equation(s):
// \Mux11~7_combout  = (\Mux8~0_combout  & ((\Switches[12]~input_o ) # ((\Mux11~6_combout  & !\M_ACESS|sel_entr_Banco [1])))) # (!\Mux8~0_combout  & (((\Mux11~6_combout  & !\M_ACESS|sel_entr_Banco [1]))))

	.dataa(\Mux8~0_combout ),
	.datab(\Switches[12]~input_o ),
	.datac(\Mux11~6_combout ),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~7 .lut_mask = 16'h88F8;
defparam \Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i1|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i1|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i1|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i1|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i1|saida_r[12] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i0|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i0|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i0|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i0|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i0|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux7~2 (
// Equation(s):
// \B_REG|Mux7~2_combout  = (\M_ACESS|end_reg [1] & (((\M_ACESS|end_reg [0])))) # (!\M_ACESS|end_reg [1] & ((\M_ACESS|end_reg [0] & (\B_REG|i1|saida_r [12])) # (!\M_ACESS|end_reg [0] & ((\B_REG|i0|saida_r [12])))))

	.dataa(\M_ACESS|end_reg [1]),
	.datab(\B_REG|i1|saida_r [12]),
	.datac(\M_ACESS|end_reg [0]),
	.datad(\B_REG|i0|saida_r [12]),
	.cin(gnd),
	.combout(\B_REG|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux7~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i3|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux11~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i3|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i3|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i3|saida_r[12] .is_wysiwyg = "true";
defparam \B_REG|i3|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux7~3 (
// Equation(s):
// \B_REG|Mux7~3_combout  = (\M_ACESS|end_reg [1] & ((\B_REG|Mux7~2_combout  & ((\B_REG|i3|saida_r [12]))) # (!\B_REG|Mux7~2_combout  & (\B_REG|i2|saida_r [12])))) # (!\M_ACESS|end_reg [1] & (((\B_REG|Mux7~2_combout ))))

	.dataa(\B_REG|i2|saida_r [12]),
	.datab(\M_ACESS|end_reg [1]),
	.datac(\B_REG|Mux7~2_combout ),
	.datad(\B_REG|i3|saida_r [12]),
	.cin(gnd),
	.combout(\B_REG|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux7~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[12]~18 (
// Equation(s):
// \Entrada_REG_A[12]~18_combout  = (!\Equal0~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux7~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux7~3_combout )))))

	.dataa(\B_REG|Mux7~1_combout ),
	.datab(\B_REG|Mux7~3_combout ),
	.datac(\M_ACESS|end_reg [2]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Entrada_REG_A[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[12]~18 .lut_mask = 16'h00AC;
defparam \Entrada_REG_A[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[12]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[12] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\Mux33~0_combout  & ((\M_ACESS|end_reg [2] & (\B_REG|Mux7~1_combout )) # (!\M_ACESS|end_reg [2] & ((\B_REG|Mux7~3_combout )))))

	.dataa(\Mux33~0_combout ),
	.datab(\B_REG|Mux7~1_combout ),
	.datac(\B_REG|Mux7~3_combout ),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'h88A0;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_B|saida_r[12] (
	.clk(\clk~input_o ),
	.d(\Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_B|saida_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_B|saida_r[12] .is_wysiwyg = "true";
defparam \ULA_REG_B|saida_r[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l12|aux[4] (
// Equation(s):
// \Unid_LA|l12|aux [4] = (\Unid_LA|l15|aux[4]~0_combout  & (!\ULA_REG_A|saida_r [12] & !\ULA_REG_B|saida_r [12]))

	.dataa(\Unid_LA|l15|aux[4]~0_combout ),
	.datab(gnd),
	.datac(\ULA_REG_A|saida_r [12]),
	.datad(\ULA_REG_B|saida_r [12]),
	.cin(gnd),
	.combout(\Unid_LA|l12|aux [4]),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l12|aux[4] .lut_mask = 16'h000A;
defparam \Unid_LA|l12|aux[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s12|Cout~0 (
// Equation(s):
// \Unid_LA|s12|Cout~0_combout  = (\Unid_LA|s11|Cout~0_combout  & ((\Unid_LA|l12|SAIDA~1_combout ) # ((\Unid_LA|l12|aux [4]) # (\Unid_LA|a12|SAIDA~0_combout )))) # (!\Unid_LA|s11|Cout~0_combout  & (\Unid_LA|a12|SAIDA~0_combout  & 
// ((\Unid_LA|l12|SAIDA~1_combout ) # (\Unid_LA|l12|aux [4]))))

	.dataa(\Unid_LA|l12|SAIDA~1_combout ),
	.datab(\Unid_LA|l12|aux [4]),
	.datac(\Unid_LA|s11|Cout~0_combout ),
	.datad(\Unid_LA|a12|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s12|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s12|Cout~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s12|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|s14|S~0 (
// Equation(s):
// \Unid_LA|s14|S~0_combout  = (\Unid_LA|s12|Cout~0_combout  & ((\Unid_LA|l13|SAIDA~1_combout ) # ((\Unid_LA|l13|aux [4]) # (\Unid_LA|a13|SAIDA~0_combout )))) # (!\Unid_LA|s12|Cout~0_combout  & (\Unid_LA|a13|SAIDA~0_combout  & ((\Unid_LA|l13|SAIDA~1_combout 
// ) # (\Unid_LA|l13|aux [4]))))

	.dataa(\Unid_LA|l13|SAIDA~1_combout ),
	.datab(\Unid_LA|l13|aux [4]),
	.datac(\Unid_LA|s12|Cout~0_combout ),
	.datad(\Unid_LA|a13|SAIDA~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|s14|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|s14|S~0 .lut_mask = 16'hFEE0;
defparam \Unid_LA|s14|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l14|SAIDA~0 (
// Equation(s):
// \Unid_LA|l14|SAIDA~0_combout  = (!\M_ACESS|operacao [0] & ((\ULA_REG_A|saida_r [14]) # ((\M_ACESS|operacao [2] & !\M_ACESS|operacao [1]))))

	.dataa(\ULA_REG_A|saida_r [14]),
	.datab(\M_ACESS|operacao [2]),
	.datac(\M_ACESS|operacao [1]),
	.datad(\M_ACESS|operacao [0]),
	.cin(gnd),
	.combout(\Unid_LA|l14|SAIDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l14|SAIDA~0 .lut_mask = 16'h00AE;
defparam \Unid_LA|l14|SAIDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Unid_LA|l14|SAIDA~1 (
// Equation(s):
// \Unid_LA|l14|SAIDA~1_combout  = (\ULA_REG_B|saida_r [14] & ((\Unid_LA|l14|SAIDA~0_combout ) # ((\ULA_REG_A|saida_r [14] & !\Unid_LA|l8|aux~0_combout )))) # (!\ULA_REG_B|saida_r [14] & (((\ULA_REG_A|saida_r [14] & !\Unid_LA|l8|aux~0_combout ))))

	.dataa(\ULA_REG_B|saida_r [14]),
	.datab(\Unid_LA|l14|SAIDA~0_combout ),
	.datac(\ULA_REG_A|saida_r [14]),
	.datad(\Unid_LA|l8|aux~0_combout ),
	.cin(gnd),
	.combout(\Unid_LA|l14|SAIDA~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unid_LA|l14|SAIDA~1 .lut_mask = 16'h88F8;
defparam \Unid_LA|l14|SAIDA~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[13]~18 (
// Equation(s):
// \ULA_REG_R|saida_r[13]~18_combout  = \Unid_LA|a14|SAIDA~0_combout  $ (((!\Unid_LA|l14|SAIDA~1_combout  & !\Unid_LA|l14|aux [4])))

	.dataa(\Unid_LA|a14|SAIDA~0_combout ),
	.datab(\Unid_LA|l14|SAIDA~1_combout ),
	.datac(\Unid_LA|l14|aux [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[13]~18 .lut_mask = 16'hA9A9;
defparam \ULA_REG_R|saida_r[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[13]~19 (
// Equation(s):
// \ULA_REG_R|saida_r[13]~19_combout  = (\Unid_LA|desc[1]~0_combout  & ((\ULA_REG_R|saida_r[13]~18_combout ))) # (!\Unid_LA|desc[1]~0_combout  & (\ULA_REG_R|saida_r[12]~15_combout ))

	.dataa(\Unid_LA|desc[1]~0_combout ),
	.datab(\ULA_REG_R|saida_r[12]~15_combout ),
	.datac(\ULA_REG_R|saida_r[13]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[13]~19 .lut_mask = 16'hE4E4;
defparam \ULA_REG_R|saida_r[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_R|saida_r[13]~0 (
// Equation(s):
// \ULA_REG_R|saida_r[13]~0_combout  = \ULA_REG_R|saida_r[13]~19_combout  $ (((\Unid_LA|desc[1]~0_combout  & (!\Unid_LA|s14|S~0_combout )) # (!\Unid_LA|desc[1]~0_combout  & ((!\Unid_LA|s12|Cout~0_combout )))))

	.dataa(\Unid_LA|desc[1]~0_combout ),
	.datab(\Unid_LA|s14|S~0_combout ),
	.datac(\Unid_LA|s12|Cout~0_combout ),
	.datad(\ULA_REG_R|saida_r[13]~19_combout ),
	.cin(gnd),
	.combout(\ULA_REG_R|saida_r[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_R|saida_r[13]~0 .lut_mask = 16'hD827;
defparam \ULA_REG_R|saida_r[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_R|saida_r[13] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r[13]~0_combout ),
	.asdata(\Unid_LA|s12|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Unid_LA|desc[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_R|saida_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_R|saida_r[13] .is_wysiwyg = "true";
defparam \ULA_REG_R|saida_r[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1 (
// Equation(s):
// \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout  = (\ULA_REG_R|saida_r [14] & (\ULA_REG_R|saida_r [13] & !\ULA_REG_R|saida_r [15]))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(gnd),
	.datad(\ULA_REG_R|saida_r [15]),
	.cin(gnd),
	.combout(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1 .lut_mask = 16'h0088;
defparam \M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \entrada_MEMO[0]~22 (
// Equation(s):
// \entrada_MEMO[0]~22_combout  = (\M_ACESS|sel_saida_Banco [0] & (\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[0]~0_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada_MEMO[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \entrada_MEMO[0]~22 .lut_mask = 16'h8080;
defparam \entrada_MEMO[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 24576;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 32767;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 24575;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'h88A0;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux23~0_combout ) # (\Mux23~1_combout )))

	.dataa(\Mux23~0_combout ),
	.datab(\Mux23~1_combout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'h00EE;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 57344;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 65535;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 49152;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 57343;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1] & ((\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout )) # 
// (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datac(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'h88A0;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\M_VAL|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(\M_VAL|ram_image_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\entrada_MEMO[0]~22_combout }),
	.portaaddr({\ULA_REG_R|saida_r [12],\ULA_REG_R|saida_r [11],\ULA_REG_R|saida_r [10],\ULA_REG_R|saida_r [9],\ULA_REG_R|saida_r [8],\ULA_REG_R|saida_r [7],\ULA_REG_R|saida_r [6],\ULA_REG_R|saida_r [5],\ULA_REG_R|saida_r [4],\ULA_REG_R|saida_r [3],\ULA_REG_R|saida_r [2],\ULA_REG_R|saida_r [1],\ULA_REG_R|saida_r [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "ram_valores:M_VAL|altsyncram:ram_image_rtl_0|altsyncram_bbe1:auto_generated|ALTSYNCRAM";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 32768;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 40959;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "old_data";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

cycloneive_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & (\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout )) # (!\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0] & 
// ((\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout )))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datab(\M_VAL|ram_image_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datac(gnd),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hAACC;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2] & ((\Mux23~3_combout ) # ((\Mux23~4_combout  & !\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]))))

	.dataa(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\Mux23~3_combout ),
	.datac(\Mux23~4_combout ),
	.datad(\M_VAL|ram_image_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'h88A8;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux23~6 (
// Equation(s):
// \Mux23~6_combout  = (\M_ACESS|sel_entr_Banco [0] & (((\Mux23~2_combout ) # (\Mux23~5_combout )))) # (!\M_ACESS|sel_entr_Banco [0] & (\ULA_REG_R|saida_r [0]))

	.dataa(\ULA_REG_R|saida_r [0]),
	.datab(\M_ACESS|sel_entr_Banco [0]),
	.datac(\Mux23~2_combout ),
	.datad(\Mux23~5_combout ),
	.cin(gnd),
	.combout(\Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~6 .lut_mask = 16'hEEE2;
defparam \Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux23~7 (
// Equation(s):
// \Mux23~7_combout  = (\Switches[0]~input_o  & ((\Mux8~0_combout ) # ((\Mux23~6_combout  & !\M_ACESS|sel_entr_Banco [1])))) # (!\Switches[0]~input_o  & (((\Mux23~6_combout  & !\M_ACESS|sel_entr_Banco [1]))))

	.dataa(\Switches[0]~input_o ),
	.datab(\Mux8~0_combout ),
	.datac(\Mux23~6_combout ),
	.datad(\M_ACESS|sel_entr_Banco [1]),
	.cin(gnd),
	.combout(\Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~7 .lut_mask = 16'h88F8;
defparam \Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i6|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i6|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i6|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i6|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i6|saida_r[0] .power_up = "low";
// synopsys translate_on

dffeas \B_REG|i4|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i4|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i4|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i4|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i4|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux19~2 (
// Equation(s):
// \B_REG|Mux19~2_combout  = (\M_ACESS|end_reg [0] & (((\M_ACESS|end_reg [1])))) # (!\M_ACESS|end_reg [0] & ((\M_ACESS|end_reg [1] & (\B_REG|i6|saida_r [0])) # (!\M_ACESS|end_reg [1] & ((\B_REG|i4|saida_r [0])))))

	.dataa(\M_ACESS|end_reg [0]),
	.datab(\B_REG|i6|saida_r [0]),
	.datac(\M_ACESS|end_reg [1]),
	.datad(\B_REG|i4|saida_r [0]),
	.cin(gnd),
	.combout(\B_REG|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux19~2 .lut_mask = 16'hE5E0;
defparam \B_REG|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \B_REG|i7|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Mux23~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_REG|i7|saida_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_REG|i7|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_REG|i7|saida_r[0] .is_wysiwyg = "true";
defparam \B_REG|i7|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \B_REG|Mux19~3 (
// Equation(s):
// \B_REG|Mux19~3_combout  = (\M_ACESS|end_reg [0] & ((\B_REG|Mux19~2_combout  & ((\B_REG|i7|saida_r [0]))) # (!\B_REG|Mux19~2_combout  & (\B_REG|i5|saida_r [0])))) # (!\M_ACESS|end_reg [0] & (((\B_REG|Mux19~2_combout ))))

	.dataa(\B_REG|i5|saida_r [0]),
	.datab(\M_ACESS|end_reg [0]),
	.datac(\B_REG|Mux19~2_combout ),
	.datad(\B_REG|i7|saida_r [0]),
	.cin(gnd),
	.combout(\B_REG|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_REG|Mux19~3 .lut_mask = 16'hF838;
defparam \B_REG|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ULA_REG_B|saida_r[0]~0 (
// Equation(s):
// \ULA_REG_B|saida_r[0]~0_combout  = (\M_ACESS|end_reg [2] & ((\B_REG|Mux19~3_combout ))) # (!\M_ACESS|end_reg [2] & (\B_REG|Mux19~1_combout ))

	.dataa(\B_REG|Mux19~1_combout ),
	.datab(\B_REG|Mux19~3_combout ),
	.datac(gnd),
	.datad(\M_ACESS|end_reg [2]),
	.cin(gnd),
	.combout(\ULA_REG_B|saida_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA_REG_B|saida_r[0]~0 .lut_mask = 16'hCCAA;
defparam \ULA_REG_B|saida_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Entrada_REG_A[0]~22 (
// Equation(s):
// \Entrada_REG_A[0]~22_combout  = (!\M_ACESS|sel_saida_Banco [0] & (!\M_ACESS|sel_saida_Banco [1] & \ULA_REG_B|saida_r[0]~0_combout ))

	.dataa(\M_ACESS|sel_saida_Banco [0]),
	.datab(\M_ACESS|sel_saida_Banco [1]),
	.datac(\ULA_REG_B|saida_r[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Entrada_REG_A[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Entrada_REG_A[0]~22 .lut_mask = 16'h1010;
defparam \Entrada_REG_A[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ULA_REG_A|saida_r[0] (
	.clk(\clk~input_o ),
	.d(\Entrada_REG_A[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LER_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ULA_REG_A|saida_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ULA_REG_A|saida_r[0] .is_wysiwyg = "true";
defparam \ULA_REG_A|saida_r[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i6|G~0 (
// Equation(s):
// \M_Saida|dS0|i6|G~0_combout  = (\ULA_REG_R|saida_r [12] & ((\ULA_REG_R|saida_r [14] $ (\ULA_REG_R|saida_r [15])) # (!\ULA_REG_R|saida_r [13]))) # (!\ULA_REG_R|saida_r [12] & ((\ULA_REG_R|saida_r [14] $ (\ULA_REG_R|saida_r [13])) # (!\ULA_REG_R|saida_r 
// [15])))

	.dataa(\ULA_REG_R|saida_r [12]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i6|G~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i6|G~0 .lut_mask = 16'h3DEF;
defparam \M_Saida|dS0|i6|G~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i5|F~0 (
// Equation(s):
// \M_Saida|dS0|i5|F~0_combout  = (\ULA_REG_R|saida_r [12] & ((\ULA_REG_R|saida_r [13]) # ((!\ULA_REG_R|saida_r [15]) # (!\ULA_REG_R|saida_r [14])))) # (!\ULA_REG_R|saida_r [12] & (\ULA_REG_R|saida_r [15] $ (((\ULA_REG_R|saida_r [14]) # (!\ULA_REG_R|saida_r 
// [13])))))

	.dataa(\ULA_REG_R|saida_r [12]),
	.datab(\ULA_REG_R|saida_r [13]),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [15]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i5|F~0 .lut_mask = 16'h8EFB;
defparam \M_Saida|dS0|i5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i4|E~0 (
// Equation(s):
// \M_Saida|dS0|i4|E~0_combout  = (\ULA_REG_R|saida_r [13] & ((\ULA_REG_R|saida_r [14] & (\ULA_REG_R|saida_r [12])) # (!\ULA_REG_R|saida_r [14] & ((!\ULA_REG_R|saida_r [15]))))) # (!\ULA_REG_R|saida_r [13] & ((\ULA_REG_R|saida_r [12]) # ((!\ULA_REG_R|saida_r 
// [15]))))

	.dataa(\ULA_REG_R|saida_r [12]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\ULA_REG_R|saida_r [13]),
	.datad(\ULA_REG_R|saida_r [15]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i4|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i4|E~0 .lut_mask = 16'h8ABF;
defparam \M_Saida|dS0|i4|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i3|D~0 (
// Equation(s):
// \M_Saida|dS0|i3|D~0_combout  = (\ULA_REG_R|saida_r [13] & ((\ULA_REG_R|saida_r [14] $ (!\ULA_REG_R|saida_r [12])) # (!\ULA_REG_R|saida_r [15]))) # (!\ULA_REG_R|saida_r [13] & ((\ULA_REG_R|saida_r [14] & ((\ULA_REG_R|saida_r [15]) # (!\ULA_REG_R|saida_r 
// [12]))) # (!\ULA_REG_R|saida_r [14] & (\ULA_REG_R|saida_r [12]))))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(\ULA_REG_R|saida_r [12]),
	.datac(\ULA_REG_R|saida_r [13]),
	.datad(\ULA_REG_R|saida_r [15]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i3|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i3|D~0 .lut_mask = 16'h9EF6;
defparam \M_Saida|dS0|i3|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i2|C~0 (
// Equation(s):
// \M_Saida|dS0|i2|C~0_combout  = (\ULA_REG_R|saida_r [15] & ((\ULA_REG_R|saida_r [13]) # ((!\ULA_REG_R|saida_r [12]) # (!\ULA_REG_R|saida_r [14])))) # (!\ULA_REG_R|saida_r [15] & ((\ULA_REG_R|saida_r [14]) # ((\ULA_REG_R|saida_r [13] & !\ULA_REG_R|saida_r 
// [12]))))

	.dataa(\ULA_REG_R|saida_r [13]),
	.datab(\ULA_REG_R|saida_r [15]),
	.datac(\ULA_REG_R|saida_r [14]),
	.datad(\ULA_REG_R|saida_r [12]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i2|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i2|C~0 .lut_mask = 16'hBCFE;
defparam \M_Saida|dS0|i2|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i1|B~0 (
// Equation(s):
// \M_Saida|dS0|i1|B~0_combout  = (\ULA_REG_R|saida_r [15] & ((\ULA_REG_R|saida_r [14]) # (\ULA_REG_R|saida_r [13] $ (!\ULA_REG_R|saida_r [12])))) # (!\ULA_REG_R|saida_r [15] & ((\ULA_REG_R|saida_r [12] & (\ULA_REG_R|saida_r [14])) # (!\ULA_REG_R|saida_r 
// [12] & ((\ULA_REG_R|saida_r [13])))))

	.dataa(\ULA_REG_R|saida_r [14]),
	.datab(\ULA_REG_R|saida_r [15]),
	.datac(\ULA_REG_R|saida_r [13]),
	.datad(\ULA_REG_R|saida_r [12]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i1|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i1|B~0 .lut_mask = 16'hEABC;
defparam \M_Saida|dS0|i1|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS0|i0|A~0 (
// Equation(s):
// \M_Saida|dS0|i0|A~0_combout  = (\ULA_REG_R|saida_r [14] & ((\ULA_REG_R|saida_r [12]) # (\ULA_REG_R|saida_r [15] $ (\ULA_REG_R|saida_r [13])))) # (!\ULA_REG_R|saida_r [14] & ((\ULA_REG_R|saida_r [12] $ (\ULA_REG_R|saida_r [15])) # (!\ULA_REG_R|saida_r 
// [13])))

	.dataa(\ULA_REG_R|saida_r [12]),
	.datab(\ULA_REG_R|saida_r [14]),
	.datac(\ULA_REG_R|saida_r [15]),
	.datad(\ULA_REG_R|saida_r [13]),
	.cin(gnd),
	.combout(\M_Saida|dS0|i0|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS0|i0|A~0 .lut_mask = 16'h9EFB;
defparam \M_Saida|dS0|i0|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i6|G~0 (
// Equation(s):
// \M_Saida|dS1|i6|G~0_combout  = (\ULA_REG_R|saida_r [8] & ((\ULA_REG_R|saida_r [10] $ (\ULA_REG_R|saida_r [11])) # (!\ULA_REG_R|saida_r [9]))) # (!\ULA_REG_R|saida_r [8] & ((\ULA_REG_R|saida_r [10] $ (\ULA_REG_R|saida_r [9])) # (!\ULA_REG_R|saida_r [11])))

	.dataa(\ULA_REG_R|saida_r [8]),
	.datab(\ULA_REG_R|saida_r [10]),
	.datac(\ULA_REG_R|saida_r [11]),
	.datad(\ULA_REG_R|saida_r [9]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i6|G~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i6|G~0 .lut_mask = 16'h3DEF;
defparam \M_Saida|dS1|i6|G~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i5|F~0 (
// Equation(s):
// \M_Saida|dS1|i5|F~0_combout  = (\ULA_REG_R|saida_r [8] & ((\ULA_REG_R|saida_r [9]) # ((!\ULA_REG_R|saida_r [11]) # (!\ULA_REG_R|saida_r [10])))) # (!\ULA_REG_R|saida_r [8] & (\ULA_REG_R|saida_r [11] $ (((\ULA_REG_R|saida_r [10]) # (!\ULA_REG_R|saida_r 
// [9])))))

	.dataa(\ULA_REG_R|saida_r [8]),
	.datab(\ULA_REG_R|saida_r [9]),
	.datac(\ULA_REG_R|saida_r [10]),
	.datad(\ULA_REG_R|saida_r [11]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i5|F~0 .lut_mask = 16'h8EFB;
defparam \M_Saida|dS1|i5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i4|E~0 (
// Equation(s):
// \M_Saida|dS1|i4|E~0_combout  = (\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [10] & (\ULA_REG_R|saida_r [8])) # (!\ULA_REG_R|saida_r [10] & ((!\ULA_REG_R|saida_r [11]))))) # (!\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [8]) # ((!\ULA_REG_R|saida_r 
// [11]))))

	.dataa(\ULA_REG_R|saida_r [8]),
	.datab(\ULA_REG_R|saida_r [10]),
	.datac(\ULA_REG_R|saida_r [9]),
	.datad(\ULA_REG_R|saida_r [11]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i4|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i4|E~0 .lut_mask = 16'h8ABF;
defparam \M_Saida|dS1|i4|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i3|D~0 (
// Equation(s):
// \M_Saida|dS1|i3|D~0_combout  = (\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [10] $ (!\ULA_REG_R|saida_r [8])) # (!\ULA_REG_R|saida_r [11]))) # (!\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [10] & ((\ULA_REG_R|saida_r [11]) # (!\ULA_REG_R|saida_r 
// [8]))) # (!\ULA_REG_R|saida_r [10] & (\ULA_REG_R|saida_r [8]))))

	.dataa(\ULA_REG_R|saida_r [10]),
	.datab(\ULA_REG_R|saida_r [8]),
	.datac(\ULA_REG_R|saida_r [9]),
	.datad(\ULA_REG_R|saida_r [11]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i3|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i3|D~0 .lut_mask = 16'h9EF6;
defparam \M_Saida|dS1|i3|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i2|C~0 (
// Equation(s):
// \M_Saida|dS1|i2|C~0_combout  = (\ULA_REG_R|saida_r [11] & ((\ULA_REG_R|saida_r [9]) # ((!\ULA_REG_R|saida_r [8]) # (!\ULA_REG_R|saida_r [10])))) # (!\ULA_REG_R|saida_r [11] & ((\ULA_REG_R|saida_r [10]) # ((\ULA_REG_R|saida_r [9] & !\ULA_REG_R|saida_r 
// [8]))))

	.dataa(\ULA_REG_R|saida_r [9]),
	.datab(\ULA_REG_R|saida_r [11]),
	.datac(\ULA_REG_R|saida_r [10]),
	.datad(\ULA_REG_R|saida_r [8]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i2|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i2|C~0 .lut_mask = 16'hBCFE;
defparam \M_Saida|dS1|i2|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i1|B~0 (
// Equation(s):
// \M_Saida|dS1|i1|B~0_combout  = (\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [10]) # (\ULA_REG_R|saida_r [11] $ (!\ULA_REG_R|saida_r [8])))) # (!\ULA_REG_R|saida_r [9] & ((\ULA_REG_R|saida_r [8] & (\ULA_REG_R|saida_r [10])) # (!\ULA_REG_R|saida_r [8] & 
// ((\ULA_REG_R|saida_r [11])))))

	.dataa(\ULA_REG_R|saida_r [10]),
	.datab(\ULA_REG_R|saida_r [9]),
	.datac(\ULA_REG_R|saida_r [11]),
	.datad(\ULA_REG_R|saida_r [8]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i1|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i1|B~0 .lut_mask = 16'hEABC;
defparam \M_Saida|dS1|i1|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS1|i0|A~0 (
// Equation(s):
// \M_Saida|dS1|i0|A~0_combout  = (\ULA_REG_R|saida_r [10] & ((\ULA_REG_R|saida_r [8]) # (\ULA_REG_R|saida_r [11] $ (\ULA_REG_R|saida_r [9])))) # (!\ULA_REG_R|saida_r [10] & ((\ULA_REG_R|saida_r [8] $ (\ULA_REG_R|saida_r [11])) # (!\ULA_REG_R|saida_r [9])))

	.dataa(\ULA_REG_R|saida_r [8]),
	.datab(\ULA_REG_R|saida_r [10]),
	.datac(\ULA_REG_R|saida_r [11]),
	.datad(\ULA_REG_R|saida_r [9]),
	.cin(gnd),
	.combout(\M_Saida|dS1|i0|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS1|i0|A~0 .lut_mask = 16'h9EFB;
defparam \M_Saida|dS1|i0|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i6|G~0 (
// Equation(s):
// \M_Saida|dS2|i6|G~0_combout  = (\ULA_REG_R|saida_r [4] & ((\ULA_REG_R|saida_r [6] $ (\ULA_REG_R|saida_r [7])) # (!\ULA_REG_R|saida_r [5]))) # (!\ULA_REG_R|saida_r [4] & ((\ULA_REG_R|saida_r [6] $ (\ULA_REG_R|saida_r [5])) # (!\ULA_REG_R|saida_r [7])))

	.dataa(\ULA_REG_R|saida_r [4]),
	.datab(\ULA_REG_R|saida_r [6]),
	.datac(\ULA_REG_R|saida_r [7]),
	.datad(\ULA_REG_R|saida_r [5]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i6|G~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i6|G~0 .lut_mask = 16'h3DEF;
defparam \M_Saida|dS2|i6|G~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i5|F~0 (
// Equation(s):
// \M_Saida|dS2|i5|F~0_combout  = (\ULA_REG_R|saida_r [4] & ((\ULA_REG_R|saida_r [5]) # ((!\ULA_REG_R|saida_r [7]) # (!\ULA_REG_R|saida_r [6])))) # (!\ULA_REG_R|saida_r [4] & (\ULA_REG_R|saida_r [7] $ (((\ULA_REG_R|saida_r [6]) # (!\ULA_REG_R|saida_r 
// [5])))))

	.dataa(\ULA_REG_R|saida_r [4]),
	.datab(\ULA_REG_R|saida_r [5]),
	.datac(\ULA_REG_R|saida_r [6]),
	.datad(\ULA_REG_R|saida_r [7]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i5|F~0 .lut_mask = 16'h8EFB;
defparam \M_Saida|dS2|i5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i4|E~0 (
// Equation(s):
// \M_Saida|dS2|i4|E~0_combout  = (\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [6] & (\ULA_REG_R|saida_r [4])) # (!\ULA_REG_R|saida_r [6] & ((!\ULA_REG_R|saida_r [7]))))) # (!\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [4]) # ((!\ULA_REG_R|saida_r 
// [7]))))

	.dataa(\ULA_REG_R|saida_r [4]),
	.datab(\ULA_REG_R|saida_r [6]),
	.datac(\ULA_REG_R|saida_r [5]),
	.datad(\ULA_REG_R|saida_r [7]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i4|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i4|E~0 .lut_mask = 16'h8ABF;
defparam \M_Saida|dS2|i4|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i3|D~0 (
// Equation(s):
// \M_Saida|dS2|i3|D~0_combout  = (\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [6] $ (!\ULA_REG_R|saida_r [4])) # (!\ULA_REG_R|saida_r [7]))) # (!\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [6] & ((\ULA_REG_R|saida_r [7]) # (!\ULA_REG_R|saida_r [4]))) # 
// (!\ULA_REG_R|saida_r [6] & (\ULA_REG_R|saida_r [4]))))

	.dataa(\ULA_REG_R|saida_r [6]),
	.datab(\ULA_REG_R|saida_r [4]),
	.datac(\ULA_REG_R|saida_r [5]),
	.datad(\ULA_REG_R|saida_r [7]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i3|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i3|D~0 .lut_mask = 16'h9EF6;
defparam \M_Saida|dS2|i3|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i2|C~0 (
// Equation(s):
// \M_Saida|dS2|i2|C~0_combout  = (\ULA_REG_R|saida_r [7] & ((\ULA_REG_R|saida_r [5]) # ((!\ULA_REG_R|saida_r [4]) # (!\ULA_REG_R|saida_r [6])))) # (!\ULA_REG_R|saida_r [7] & ((\ULA_REG_R|saida_r [6]) # ((\ULA_REG_R|saida_r [5] & !\ULA_REG_R|saida_r [4]))))

	.dataa(\ULA_REG_R|saida_r [5]),
	.datab(\ULA_REG_R|saida_r [7]),
	.datac(\ULA_REG_R|saida_r [6]),
	.datad(\ULA_REG_R|saida_r [4]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i2|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i2|C~0 .lut_mask = 16'hBCFE;
defparam \M_Saida|dS2|i2|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i1|B~0 (
// Equation(s):
// \M_Saida|dS2|i1|B~0_combout  = (\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [6]) # (\ULA_REG_R|saida_r [7] $ (!\ULA_REG_R|saida_r [4])))) # (!\ULA_REG_R|saida_r [5] & ((\ULA_REG_R|saida_r [4] & (\ULA_REG_R|saida_r [6])) # (!\ULA_REG_R|saida_r [4] & 
// ((\ULA_REG_R|saida_r [7])))))

	.dataa(\ULA_REG_R|saida_r [6]),
	.datab(\ULA_REG_R|saida_r [5]),
	.datac(\ULA_REG_R|saida_r [7]),
	.datad(\ULA_REG_R|saida_r [4]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i1|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i1|B~0 .lut_mask = 16'hEABC;
defparam \M_Saida|dS2|i1|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS2|i0|A~0 (
// Equation(s):
// \M_Saida|dS2|i0|A~0_combout  = (\ULA_REG_R|saida_r [6] & ((\ULA_REG_R|saida_r [4]) # (\ULA_REG_R|saida_r [7] $ (\ULA_REG_R|saida_r [5])))) # (!\ULA_REG_R|saida_r [6] & ((\ULA_REG_R|saida_r [4] $ (\ULA_REG_R|saida_r [7])) # (!\ULA_REG_R|saida_r [5])))

	.dataa(\ULA_REG_R|saida_r [4]),
	.datab(\ULA_REG_R|saida_r [6]),
	.datac(\ULA_REG_R|saida_r [7]),
	.datad(\ULA_REG_R|saida_r [5]),
	.cin(gnd),
	.combout(\M_Saida|dS2|i0|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS2|i0|A~0 .lut_mask = 16'h9EFB;
defparam \M_Saida|dS2|i0|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i6|G~0 (
// Equation(s):
// \M_Saida|dS3|i6|G~0_combout  = (\ULA_REG_R|saida_r [0] & ((\ULA_REG_R|saida_r [2] $ (\ULA_REG_R|saida_r [3])) # (!\ULA_REG_R|saida_r [1]))) # (!\ULA_REG_R|saida_r [0] & ((\ULA_REG_R|saida_r [2] $ (\ULA_REG_R|saida_r [1])) # (!\ULA_REG_R|saida_r [3])))

	.dataa(\ULA_REG_R|saida_r [0]),
	.datab(\ULA_REG_R|saida_r [2]),
	.datac(\ULA_REG_R|saida_r [3]),
	.datad(\ULA_REG_R|saida_r [1]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i6|G~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i6|G~0 .lut_mask = 16'h3DEF;
defparam \M_Saida|dS3|i6|G~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i5|F~0 (
// Equation(s):
// \M_Saida|dS3|i5|F~0_combout  = (\ULA_REG_R|saida_r [0] & ((\ULA_REG_R|saida_r [1]) # ((!\ULA_REG_R|saida_r [3]) # (!\ULA_REG_R|saida_r [2])))) # (!\ULA_REG_R|saida_r [0] & (\ULA_REG_R|saida_r [3] $ (((\ULA_REG_R|saida_r [2]) # (!\ULA_REG_R|saida_r 
// [1])))))

	.dataa(\ULA_REG_R|saida_r [0]),
	.datab(\ULA_REG_R|saida_r [1]),
	.datac(\ULA_REG_R|saida_r [2]),
	.datad(\ULA_REG_R|saida_r [3]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i5|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i5|F~0 .lut_mask = 16'h8EFB;
defparam \M_Saida|dS3|i5|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i4|E~0 (
// Equation(s):
// \M_Saida|dS3|i4|E~0_combout  = (\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [2] & (\ULA_REG_R|saida_r [0])) # (!\ULA_REG_R|saida_r [2] & ((!\ULA_REG_R|saida_r [3]))))) # (!\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [0]) # ((!\ULA_REG_R|saida_r 
// [3]))))

	.dataa(\ULA_REG_R|saida_r [0]),
	.datab(\ULA_REG_R|saida_r [2]),
	.datac(\ULA_REG_R|saida_r [1]),
	.datad(\ULA_REG_R|saida_r [3]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i4|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i4|E~0 .lut_mask = 16'h8ABF;
defparam \M_Saida|dS3|i4|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i3|D~0 (
// Equation(s):
// \M_Saida|dS3|i3|D~0_combout  = (\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [2] $ (!\ULA_REG_R|saida_r [0])) # (!\ULA_REG_R|saida_r [3]))) # (!\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [2] & ((\ULA_REG_R|saida_r [3]) # (!\ULA_REG_R|saida_r [0]))) # 
// (!\ULA_REG_R|saida_r [2] & (\ULA_REG_R|saida_r [0]))))

	.dataa(\ULA_REG_R|saida_r [2]),
	.datab(\ULA_REG_R|saida_r [0]),
	.datac(\ULA_REG_R|saida_r [1]),
	.datad(\ULA_REG_R|saida_r [3]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i3|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i3|D~0 .lut_mask = 16'h9EF6;
defparam \M_Saida|dS3|i3|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i2|C~0 (
// Equation(s):
// \M_Saida|dS3|i2|C~0_combout  = (\ULA_REG_R|saida_r [2] & ((\ULA_REG_R|saida_r [1]) # ((!\ULA_REG_R|saida_r [0]) # (!\ULA_REG_R|saida_r [3])))) # (!\ULA_REG_R|saida_r [2] & ((\ULA_REG_R|saida_r [3]) # ((\ULA_REG_R|saida_r [1] & !\ULA_REG_R|saida_r [0]))))

	.dataa(\ULA_REG_R|saida_r [1]),
	.datab(\ULA_REG_R|saida_r [2]),
	.datac(\ULA_REG_R|saida_r [3]),
	.datad(\ULA_REG_R|saida_r [0]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i2|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i2|C~0 .lut_mask = 16'hBCFE;
defparam \M_Saida|dS3|i2|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i1|B~0 (
// Equation(s):
// \M_Saida|dS3|i1|B~0_combout  = (\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [2]) # (\ULA_REG_R|saida_r [3] $ (!\ULA_REG_R|saida_r [0])))) # (!\ULA_REG_R|saida_r [1] & ((\ULA_REG_R|saida_r [0] & (\ULA_REG_R|saida_r [2])) # (!\ULA_REG_R|saida_r [0] & 
// ((\ULA_REG_R|saida_r [3])))))

	.dataa(\ULA_REG_R|saida_r [2]),
	.datab(\ULA_REG_R|saida_r [1]),
	.datac(\ULA_REG_R|saida_r [3]),
	.datad(\ULA_REG_R|saida_r [0]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i1|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i1|B~0 .lut_mask = 16'hEABC;
defparam \M_Saida|dS3|i1|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \M_Saida|dS3|i0|A~0 (
// Equation(s):
// \M_Saida|dS3|i0|A~0_combout  = (\ULA_REG_R|saida_r [2] & ((\ULA_REG_R|saida_r [0]) # (\ULA_REG_R|saida_r [3] $ (\ULA_REG_R|saida_r [1])))) # (!\ULA_REG_R|saida_r [2] & ((\ULA_REG_R|saida_r [0] $ (\ULA_REG_R|saida_r [3])) # (!\ULA_REG_R|saida_r [1])))

	.dataa(\ULA_REG_R|saida_r [0]),
	.datab(\ULA_REG_R|saida_r [2]),
	.datac(\ULA_REG_R|saida_r [3]),
	.datad(\ULA_REG_R|saida_r [1]),
	.cin(gnd),
	.combout(\M_Saida|dS3|i0|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \M_Saida|dS3|i0|A~0 .lut_mask = 16'h9EFB;
defparam \M_Saida|dS3|i0|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \M_Saida|saida_LED[0] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[0] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[0] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[1] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[1] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[1] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[2] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[2] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[2] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[3] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[3] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[3] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[4] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[4] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[4] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[5] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[5] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[5] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[6] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[6] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[6] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[7] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[7] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[7] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[8] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[8] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[8] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[9] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[9] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[9] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[10] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[10] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[10] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[11] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [11]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[11] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[11] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[12] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [12]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[12] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[12] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[13] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [13]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[13] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[13] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[14] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [14]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[14] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[14] .power_up = "low";
// synopsys translate_on

dffeas \M_Saida|saida_LED[15] (
	.clk(\clk~input_o ),
	.d(\ULA_REG_R|saida_r [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M_Saida|saida_LED [15]),
	.prn(vcc));
// synopsys translate_off
defparam \M_Saida|saida_LED[15] .is_wysiwyg = "true";
defparam \M_Saida|saida_LED[15] .power_up = "low";
// synopsys translate_on

assign Debug_A[0] = \Debug_A[0]~output_o ;

assign Debug_A[1] = \Debug_A[1]~output_o ;

assign Debug_A[2] = \Debug_A[2]~output_o ;

assign Debug_A[3] = \Debug_A[3]~output_o ;

assign Debug_A[4] = \Debug_A[4]~output_o ;

assign Debug_A[5] = \Debug_A[5]~output_o ;

assign Debug_A[6] = \Debug_A[6]~output_o ;

assign Debug_A[7] = \Debug_A[7]~output_o ;

assign Debug_A[8] = \Debug_A[8]~output_o ;

assign Debug_A[9] = \Debug_A[9]~output_o ;

assign Debug_A[10] = \Debug_A[10]~output_o ;

assign Debug_A[11] = \Debug_A[11]~output_o ;

assign Debug_A[12] = \Debug_A[12]~output_o ;

assign Debug_A[13] = \Debug_A[13]~output_o ;

assign Debug_A[14] = \Debug_A[14]~output_o ;

assign Debug_A[15] = \Debug_A[15]~output_o ;

assign Debug_B[0] = \Debug_B[0]~output_o ;

assign Debug_B[1] = \Debug_B[1]~output_o ;

assign Debug_B[2] = \Debug_B[2]~output_o ;

assign Debug_B[3] = \Debug_B[3]~output_o ;

assign Debug_B[4] = \Debug_B[4]~output_o ;

assign Debug_B[5] = \Debug_B[5]~output_o ;

assign Debug_B[6] = \Debug_B[6]~output_o ;

assign Debug_B[7] = \Debug_B[7]~output_o ;

assign Debug_B[8] = \Debug_B[8]~output_o ;

assign Debug_B[9] = \Debug_B[9]~output_o ;

assign Debug_B[10] = \Debug_B[10]~output_o ;

assign Debug_B[11] = \Debug_B[11]~output_o ;

assign Debug_B[12] = \Debug_B[12]~output_o ;

assign Debug_B[13] = \Debug_B[13]~output_o ;

assign Debug_B[14] = \Debug_B[14]~output_o ;

assign Debug_B[15] = \Debug_B[15]~output_o ;

assign D1[0] = \D1[0]~output_o ;

assign D1[1] = \D1[1]~output_o ;

assign D1[2] = \D1[2]~output_o ;

assign D1[3] = \D1[3]~output_o ;

assign D1[4] = \D1[4]~output_o ;

assign D1[5] = \D1[5]~output_o ;

assign D1[6] = \D1[6]~output_o ;

assign D2[0] = \D2[0]~output_o ;

assign D2[1] = \D2[1]~output_o ;

assign D2[2] = \D2[2]~output_o ;

assign D2[3] = \D2[3]~output_o ;

assign D2[4] = \D2[4]~output_o ;

assign D2[5] = \D2[5]~output_o ;

assign D2[6] = \D2[6]~output_o ;

assign D3[0] = \D3[0]~output_o ;

assign D3[1] = \D3[1]~output_o ;

assign D3[2] = \D3[2]~output_o ;

assign D3[3] = \D3[3]~output_o ;

assign D3[4] = \D3[4]~output_o ;

assign D3[5] = \D3[5]~output_o ;

assign D3[6] = \D3[6]~output_o ;

assign D4[0] = \D4[0]~output_o ;

assign D4[1] = \D4[1]~output_o ;

assign D4[2] = \D4[2]~output_o ;

assign D4[3] = \D4[3]~output_o ;

assign D4[4] = \D4[4]~output_o ;

assign D4[5] = \D4[5]~output_o ;

assign D4[6] = \D4[6]~output_o ;

assign LED_16[0] = \LED_16[0]~output_o ;

assign LED_16[1] = \LED_16[1]~output_o ;

assign LED_16[2] = \LED_16[2]~output_o ;

assign LED_16[3] = \LED_16[3]~output_o ;

assign LED_16[4] = \LED_16[4]~output_o ;

assign LED_16[5] = \LED_16[5]~output_o ;

assign LED_16[6] = \LED_16[6]~output_o ;

assign LED_16[7] = \LED_16[7]~output_o ;

assign LED_16[8] = \LED_16[8]~output_o ;

assign LED_16[9] = \LED_16[9]~output_o ;

assign LED_16[10] = \LED_16[10]~output_o ;

assign LED_16[11] = \LED_16[11]~output_o ;

assign LED_16[12] = \LED_16[12]~output_o ;

assign LED_16[13] = \LED_16[13]~output_o ;

assign LED_16[14] = \LED_16[14]~output_o ;

assign LED_16[15] = \LED_16[15]~output_o ;

assign LED_TERMINO = \LED_TERMINO~output_o ;

endmodule
