// [TURBO9_HEADER_START]
//////////////////////////////////////////////////////////////////////////////
//                          Turbo9 Microprocessor IP
//////////////////////////////////////////////////////////////////////////////
// Website: www.turbo9.org
// Contact: team[at]turbo9[dot]org
//////////////////////////////////////////////////////////////////////////////
// [TURBO9_LICENSE_START]
// BSD-1-Clause
//
// Copyright (c) 2020-2023
// Kevin Phillipson
// Michael Rywalt
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
//    this list of conditions and the following disclaimer.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS AND CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
// [TURBO9_LICENSE_END]
//////////////////////////////////////////////////////////////////////////////
// Engineer: Kevin Phillipson
// Description: Turbo9GTR with separate 16-bit program and 16-bit data
// Wishbone memory buses 
//
//////////////////////////////////////////////////////////////////////////////
// History:
// 07.14.2023 - Kevin Phillipson
//   File header added
//
//////////////////////////////////////////////////////////////////////////////
// [TURBO9_HEADER_END]

/////////////////////////////////////////////////////////////////////////////
//                                MODULE
/////////////////////////////////////////////////////////////////////////////
module turbo9_gtr
#(
  parameter REGISTER_WB_OUTPUTS = 1, // Register Wishbone Ouputs: True=1, False=0
  parameter QUEUE_SIZE          = 6  // Fetch Queue Size: 6=Default, 4=Min, 7=Max 
)
(
  // Inputs: Clock & Reset
  input          RST_I,
  input          CLK_I,

  // Program Memory Wishbone Interface (Even bytes)
  input    [4:0] PMEM_EVEN_TGD_I,
  output   [4:0] PMEM_EVEN_TGD_O,
  //
  input    [7:0] PMEM_EVEN_DAT_I,
  input          PMEM_EVEN_ACK_I,
  input          PMEM_EVEN_STALL_I,
  output  [14:0] PMEM_EVEN_ADR_O,
  output   [7:0] PMEM_EVEN_DAT_O,
  output         PMEM_EVEN_WE_O, 
  output         PMEM_EVEN_STB_O,
  output         PMEM_EVEN_CYC_O,

  // Program Memory Wishbone Interface (Odd bytes)
  input    [7:0] PMEM_ODD_DAT_I,
  input          PMEM_ODD_ACK_I,
  input          PMEM_ODD_STALL_I,
  output  [14:0] PMEM_ODD_ADR_O,
  output   [7:0] PMEM_ODD_DAT_O,
  output         PMEM_ODD_WE_O, 
  output         PMEM_ODD_STB_O,
  output         PMEM_ODD_CYC_O,

  // Data Memory Wishbone Interface (Even bytes)
  input    [4:0] DMEM_EVEN_TGD_I,
  output   [4:0] DMEM_EVEN_TGD_O,
  //
  input    [7:0] DMEM_EVEN_DAT_I,
  input          DMEM_EVEN_ACK_I,
  input          DMEM_EVEN_STALL_I,
  output  [14:0] DMEM_EVEN_ADR_O,
  output   [7:0] DMEM_EVEN_DAT_O,
  output         DMEM_EVEN_WE_O, 
  output         DMEM_EVEN_STB_O,
  output         DMEM_EVEN_CYC_O,

  // Data Memory Wishbone Interface (Odd bytes)
  input    [7:0] DMEM_ODD_DAT_I,
  input          DMEM_ODD_ACK_I,
  input          DMEM_ODD_STALL_I,
  output  [14:0] DMEM_ODD_ADR_O,
  output   [7:0] DMEM_ODD_DAT_O,
  output         DMEM_ODD_WE_O, 
  output         DMEM_ODD_STB_O,
  output         DMEM_ODD_CYC_O


);


/////////////////////////////////////////////////////////////////////////////
//                             INTERNAL SIGNALS
/////////////////////////////////////////////////////////////////////////////

// This must match the MSB of the *_REG_SEL control vectors
localparam  WIDTH_16 =  1'b0;
localparam  WIDTH_8  =  1'b1;

wire [15:0] dmem_dat_o;   
wire [15:0] dmem_dat_i;  
wire [15:0] dmem_adr_o;   
wire        dmem_busy_i;
wire        dmem_req_o;   
wire        dmem_req_width_o;   
wire        dmem_we_o;
wire        dmem_rd_ack_i;
wire        dmem_wr_ack_i;
wire        dmem_ack_width_i;

wire [15:0] pmem_dat_i;   
wire [15:0] pmem_adr_o;   
wire        pmem_busy_i;  
wire        pmem_rd_req_o;   
wire        pmem_rd_ack_i;

/////////////////////////////////////////////////////////////////////////////


/////////////////////////////////////////////////////////////////////////////
//                           Turbo9R Top Level 
/////////////////////////////////////////////////////////////////////////////


  turbo9_pipeline
  #(
    .TURBO9_TYPE  (2),          // Turbo9 Type: 0=Turbo9, 1=Turbo9S, 2=Turbo9R
    .QUEUE_SIZE   (QUEUE_SIZE)  // Fetch Queue Size: 6=Default, 4=Min, 7=Max
  )
  I_turbo9_pipeline
  (
    // Inputs: Clock & Reset
    .RST_I            (RST_I            ),
    .CLK_I            (CLK_I            ),
    //
    // Data Memory Interface
    .DMEM_DAT_O       (dmem_dat_o       ),
    .DMEM_DAT_I       (dmem_dat_i       ),
    .DMEM_ADR_O       (dmem_adr_o       ),
    .DMEM_BUSY_I      (dmem_busy_i      ),
    .DMEM_REQ_O       (dmem_req_o       ),
    .DMEM_REQ_WIDTH_O (dmem_req_width_o ),
    .DMEM_WE_O        (dmem_we_o        ),
    .DMEM_RD_ACK_I    (dmem_rd_ack_i    ),
    .DMEM_WR_ACK_I    (dmem_wr_ack_i    ),
    .DMEM_ACK_WIDTH_I (dmem_ack_width_i ),
    //
    // Program Memory Interface
    .PMEM_DAT_I       (pmem_dat_i       ),
    .PMEM_ADR_O       (pmem_adr_o       ),
    .PMEM_BUSY_I      (pmem_busy_i      ),
    .PMEM_REQ_WIDTH_O (                 ),
    .PMEM_RD_REQ_O    (pmem_rd_req_o    ),
    .PMEM_RD_ACK_I    (pmem_rd_ack_i    ),
    .PMEM_ACK_WIDTH_I (WIDTH_16         )
  );



  turbo9_wishbone_2x8bit
  #(
    .REGISTER_WB_OUTPUTS  (REGISTER_WB_OUTPUTS)
  )
  I_turbo9_wishbone_2x8bit_pmem
  (
    // Inputs: Clock & Reset
    .RST_I            (RST_I             ),
    .CLK_I            (CLK_I             ),
    //                                 
    // Wishbone Interface (Even bytes)
    .EVEN_TGD_I       (PMEM_EVEN_TGD_I   ),
    .EVEN_TGD_O       (PMEM_EVEN_TGD_O   ),
    //
    .EVEN_DAT_I       (PMEM_EVEN_DAT_I   ),
    .EVEN_ACK_I       (PMEM_EVEN_ACK_I   ),
    .EVEN_STALL_I     (PMEM_EVEN_STALL_I ),
    .EVEN_ADR_O       (PMEM_EVEN_ADR_O   ),
    .EVEN_DAT_O       (PMEM_EVEN_DAT_O   ),
    .EVEN_WE_O        (PMEM_EVEN_WE_O    ),
    .EVEN_STB_O       (PMEM_EVEN_STB_O   ),
    .EVEN_CYC_O       (PMEM_EVEN_CYC_O   ),
    //
    // Wishbone Interface (Odd bytes)
    .ODD_DAT_I        (PMEM_ODD_DAT_I    ),
    .ODD_ACK_I        (PMEM_ODD_ACK_I    ),
    .ODD_STALL_I      (PMEM_ODD_STALL_I  ),
    .ODD_ADR_O        (PMEM_ODD_ADR_O    ),
    .ODD_DAT_O        (PMEM_ODD_DAT_O    ),
    .ODD_WE_O         (PMEM_ODD_WE_O     ), 
    .ODD_STB_O        (PMEM_ODD_STB_O    ),
    .ODD_CYC_O        (PMEM_ODD_CYC_O    ),
    //                                 
    // Data Memory Interface           
    .DMEM_DAT_I       (16'h0000      ),
    .DMEM_DAT_O       (              ),
    .DMEM_ADR_I       (16'h0000      ),
    .DMEM_BUSY_O      (              ),
    .DMEM_REQ_I       (1'b0          ),
    .DMEM_REQ_WIDTH_I (WIDTH_16      ),
    .DMEM_WE_I        (1'b0          ),
    .DMEM_RD_ACK_O    (              ),
    .DMEM_WR_ACK_O    (              ),
    .DMEM_ACK_WIDTH_O (              ),
    //                               
    // Program Memory Interface      
    .PMEM_DAT_O       (pmem_dat_i    ),
    .PMEM_ADR_I       (pmem_adr_o    ),
    .PMEM_BUSY_O      (pmem_busy_i   ),
    .PMEM_RD_REQ_I    (pmem_rd_req_o ),
    .PMEM_RD_ACK_O    (pmem_rd_ack_i )
  );


  turbo9_wishbone_2x8bit
  #(
    .REGISTER_WB_OUTPUTS  (REGISTER_WB_OUTPUTS)
  )
  I_turbo9_wishbone_2x8bit_dmem
  (
    // Inputs: Clock & Reset
    .RST_I            (RST_I            ),
    .CLK_I            (CLK_I            ),
    //                                 
    // Wishbone Interface (Even bytes)
    .EVEN_TGD_I       (DMEM_EVEN_TGD_I       ),
    .EVEN_TGD_O       (DMEM_EVEN_TGD_O       ),
    //
    .EVEN_DAT_I       (DMEM_EVEN_DAT_I       ),
    .EVEN_ACK_I       (DMEM_EVEN_ACK_I       ),
    .EVEN_STALL_I     (DMEM_EVEN_STALL_I     ),
    .EVEN_ADR_O       (DMEM_EVEN_ADR_O       ),
    .EVEN_DAT_O       (DMEM_EVEN_DAT_O       ),
    .EVEN_WE_O        (DMEM_EVEN_WE_O        ),
    .EVEN_STB_O       (DMEM_EVEN_STB_O       ),
    .EVEN_CYC_O       (DMEM_EVEN_CYC_O       ),
    //
    // Wishbone Interface (Odd bytes)
    .ODD_DAT_I        (DMEM_ODD_DAT_I        ),
    .ODD_ACK_I        (DMEM_ODD_ACK_I        ),
    .ODD_STALL_I      (DMEM_ODD_STALL_I      ),
    .ODD_ADR_O        (DMEM_ODD_ADR_O        ),
    .ODD_DAT_O        (DMEM_ODD_DAT_O        ),
    .ODD_WE_O         (DMEM_ODD_WE_O         ), 
    .ODD_STB_O        (DMEM_ODD_STB_O        ),
    .ODD_CYC_O        (DMEM_ODD_CYC_O        ),
    //                                 
    // Data Memory Interface           
    .DMEM_DAT_I       (dmem_dat_o       ),
    .DMEM_DAT_O       (dmem_dat_i       ),
    .DMEM_ADR_I       (dmem_adr_o       ),
    .DMEM_BUSY_O      (dmem_busy_i      ),
    .DMEM_REQ_I       (dmem_req_o       ),
    .DMEM_REQ_WIDTH_I (dmem_req_width_o ),
    .DMEM_WE_I        (dmem_we_o        ),
    .DMEM_RD_ACK_O    (dmem_rd_ack_i    ),
    .DMEM_WR_ACK_O    (dmem_wr_ack_i    ),
    .DMEM_ACK_WIDTH_O (dmem_ack_width_i ),
    //
    // Program Memory Interface
    .PMEM_DAT_O       (                 ),
    .PMEM_ADR_I       (16'h0000         ),
    .PMEM_BUSY_O      (                 ),
    .PMEM_RD_REQ_I    (1'b0             ),
    .PMEM_RD_ACK_O    (                 )
  );

/////////////////////////////////////////////////////////////////////////////

endmodule

