{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641441726005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641441726009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 12:02:05 2022 " "Processing started: Thu Jan 06 12:02:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641441726009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441726009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441726009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641441726288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641441726288 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(57) " "Verilog HDL information at main.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641441732163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 5 5 " "Found 5 design units, including 5 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1Hz " "Found entity 1: clk1Hz" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732164 ""} { "Info" "ISGN_ENTITY_NAME" "2 level " "Found entity 2: level" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732164 ""} { "Info" "ISGN_ENTITY_NAME" "3 countDown " "Found entity 3: countDown" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732164 ""} { "Info" "ISGN_ENTITY_NAME" "4 display " "Found entity 4: display" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732164 ""} { "Info" "ISGN_ENTITY_NAME" "5 main " "Found entity 5: main" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641441732187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Hz clk1Hz:Clk1Hz " "Elaborating entity \"clk1Hz\" for hierarchy \"clk1Hz:Clk1Hz\"" {  } { { "main.v" "Clk1Hz" { Text "C:/Users/user/Desktop/verilog/main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level level:Level " "Elaborating entity \"level\" for hierarchy \"level:Level\"" {  } { { "main.v" "Level" { Text "C:/Users/user/Desktop/verilog/main.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countDown countDown:CountDown " "Elaborating entity \"countDown\" for hierarchy \"countDown:CountDown\"" {  } { { "main.v" "CountDown" { Text "C:/Users/user/Desktop/verilog/main.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(69) " "Verilog HDL assignment warning at main.v(69): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641441732190 "|main|countDown:CountDown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(72) " "Verilog HDL assignment warning at main.v(72): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641441732190 "|main|countDown:CountDown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:LevelDisplay " "Elaborating entity \"display\" for hierarchy \"display:LevelDisplay\"" {  } { { "main.v" "LevelDisplay" { Text "C:/Users/user/Desktop/verilog/main.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(85) " "Verilog HDL assignment warning at main.v(85): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(86) " "Verilog HDL assignment warning at main.v(86): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "first main.v(90) " "Verilog HDL Always Construct warning at main.v(90): variable \"first\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(90) " "Verilog HDL Case Statement warning at main.v(90): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second main.v(102) " "Verilog HDL Always Construct warning at main.v(102): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(102) " "Verilog HDL Case Statement warning at main.v(102): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 main.v(88) " "Verilog HDL Always Construct warning at main.v(88): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 main.v(88) " "Verilog HDL Always Construct warning at main.v(88): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] main.v(88) " "Inferred latch for \"out2\[0\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] main.v(88) " "Inferred latch for \"out2\[1\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] main.v(88) " "Inferred latch for \"out2\[2\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] main.v(88) " "Inferred latch for \"out2\[3\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] main.v(88) " "Inferred latch for \"out2\[4\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] main.v(88) " "Inferred latch for \"out2\[5\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] main.v(88) " "Inferred latch for \"out2\[6\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] main.v(88) " "Inferred latch for \"out1\[0\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] main.v(88) " "Inferred latch for \"out1\[1\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] main.v(88) " "Inferred latch for \"out1\[2\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] main.v(88) " "Inferred latch for \"out1\[3\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] main.v(88) " "Inferred latch for \"out1\[4\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] main.v(88) " "Inferred latch for \"out1\[5\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] main.v(88) " "Inferred latch for \"out1\[6\]\" at main.v(88)" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732191 "|main|display:LevelDisplay"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/user/Desktop/verilog/main.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641441732376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:LevelDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:LevelDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/user/Desktop/verilog/main.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641441732376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Div0\"" {  } { { "main.v" "Div0" { Text "C:/Users/user/Desktop/verilog/main.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641441732376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:CountDownDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:CountDownDisplay\|Mod0\"" {  } { { "main.v" "Mod0" { Text "C:/Users/user/Desktop/verilog/main.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641441732376 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641441732376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Div0\"" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Div0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732402 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641441732402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:LevelDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:LevelDisplay\|lpm_divide:Mod0\"" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:LevelDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"display:LevelDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641441732450 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641441732450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/user/Desktop/verilog/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641441732476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[0\] " "LATCH primitive \"display:LevelDisplay\|out1\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[2\] " "LATCH primitive \"display:LevelDisplay\|out1\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[3\] " "LATCH primitive \"display:LevelDisplay\|out1\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[4\] " "LATCH primitive \"display:LevelDisplay\|out1\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[5\] " "LATCH primitive \"display:LevelDisplay\|out1\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:LevelDisplay\|out1\[6\] " "LATCH primitive \"display:LevelDisplay\|out1\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[0\] " "LATCH primitive \"display:CountDownDisplay\|out1\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[2\] " "LATCH primitive \"display:CountDownDisplay\|out1\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[3\] " "LATCH primitive \"display:CountDownDisplay\|out1\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[4\] " "LATCH primitive \"display:CountDownDisplay\|out1\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[5\] " "LATCH primitive \"display:CountDownDisplay\|out1\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:CountDownDisplay\|out1\[6\] " "LATCH primitive \"display:CountDownDisplay\|out1\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1641441732497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[0\] " "Latch display:LevelDisplay\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[1\] " "Latch display:LevelDisplay\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[2\] " "Latch display:LevelDisplay\|out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level:Level\|pointOut\[4\] " "Ports D and ENA on the latch are fed by the same signal level:Level\|pointOut\[4\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[3\] " "Latch display:LevelDisplay\|out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[4\] " "Latch display:LevelDisplay\|out2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[5\] " "Latch display:LevelDisplay\|out2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:LevelDisplay\|out2\[6\] " "Latch display:LevelDisplay\|out2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 118 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[0\] " "Latch display:CountDownDisplay\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[1\] " "Latch display:CountDownDisplay\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732553 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[2\] " "Latch display:CountDownDisplay\|out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732554 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[3\] " "Latch display:CountDownDisplay\|out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732554 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[4\] " "Latch display:CountDownDisplay\|out2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[2\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[2\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732554 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[5\] " "Latch display:CountDownDisplay\|out2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732554 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:CountDownDisplay\|out2\[6\] " "Latch display:CountDownDisplay\|out2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countDown:CountDown\|timeNow\[1\] " "Ports D and ENA on the latch are fed by the same signal countDown:CountDown\|timeNow\[1\]" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641441732554 ""}  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641441732554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641441732579 "|main|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[1\] GND " "Pin \"out3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/user/Desktop/verilog/main.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641441732579 "|main|out3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641441732579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641441732624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/verilog/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/verilog/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641441732826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641441732826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641441732850 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641441732850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641441732850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641441732850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641441732864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 12:02:12 2022 " "Processing ended: Thu Jan 06 12:02:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641441732864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641441732864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641441732864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641441732864 ""}
