[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9429       tick       3419801       1500548       1447255       3419801 
      2   9429       tick       5288028       2423546       2404444       5288028 
      3   9429       tick       5273537       2417913       2398978       5273537 
      4   9429       tick       5280290       2420761       2398267       5280290 
      5   9429       tick       5280919       2421067       2403527       5280919 
      6   9429       tick       5286699       2422771       2404506       5286699 
      7   9429       tick       5287688       2423904       2404019       5287688 
      8   9429       tick       5271972       2417719       2397638       5271972 
      9   9429       tick       5278730       2420617       2403426       5278730 
     10   9429       tick       5274655       2417002       2400285       5274655 
     11   9429       tick       5278166       2418235       2400438       5278166 
     12   9429       tick       5270600       2416948       2389861       5270600 
     13   9429       tick       5277130       2418602       2401195       5277130 
     14   9429       tick       5284110       2422441       2399712       5284110 
     15   9429       tick       5277133       2421485       2403526       5277133 
     16   9429       tick       5279843       2419857       2401651       5279843 
     17   9429       tick       5279878       2419224       2399463       5279878 
     18   9429       tick       5273440       2417546       2401280       5273440 
     19   9429       tick       5280263       2418793       2392693       5280263 
     20   9429       exit         66550         30329         28639         66550 
