# compile vhdl design source files
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_c_shift_ram_0_0/sim/design_1_c_shift_ram_0_0.vhd"
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_c_shift_ram_0_1/sim/design_1_c_shift_ram_0_1.vhd"
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd"
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd"
vhdl util_reduced_logic_v2_0  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ipshared/1320/hdl/util_reduced_logic.vhd"
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.vhd"
vhdl xil_defaultlib  "../../../eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd"

# Do not sort compile order
nosort
