set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_awready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_bvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_rready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s2mm_introut]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_arready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_arvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_rvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_wvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_awvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_bready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axi_lite_wready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/m_axis_tvalid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_aresetn]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tlast]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tready]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/axis_data_fifo_0/s_axis_tvalid]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[16]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[19]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[18]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[25]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/FPGA_ID[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[23]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[26]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[20]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[22]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[28]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[29]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[31]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[17]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[27]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[15]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/FPGA_ID[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[21]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[30]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[24]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/PacketLength[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/QpixMask[2]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/TransactRegiMap_0/force_valid]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[3]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[10]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[14]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[0]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[2]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[8]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[9]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[7]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[1]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[4]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[5]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[6]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[11]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[12]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[13]}]
set_property MARK_DEBUG true [get_nets {qpixlar_bd_i/TransactRegiMap_0/SHDN[15]}]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_control]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_DataIn]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_deltaT]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_cal_control]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_control]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_loadData]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_RST_EXT]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/sample_valid]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad_cal_control]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_DataIn]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_deltaT]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_loadData]
set_property MARK_DEBUG true [get_nets qpixlar_bd_i/qpix_reg_rtl_0/opad2_RST_EXT]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list qpixlar_bd_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/FPGA_ID[0]} {qpixlar_bd_i/TransactRegiMap_0/FPGA_ID[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/PacketLength[0]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[1]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[2]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[3]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[4]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[5]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[6]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[7]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[8]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[9]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[10]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[11]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[12]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[13]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[14]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[15]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[16]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[17]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[18]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[19]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[20]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[21]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[22]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[23]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[24]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[25]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[26]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[27]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[28]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[29]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[30]} {qpixlar_bd_i/TransactRegiMap_0/PacketLength[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/QpixMask[0]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[1]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[2]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[3]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[4]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[5]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[6]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[7]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[8]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[9]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[10]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[11]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[12]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[13]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[14]} {qpixlar_bd_i/TransactRegiMap_0/QpixMask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {qpixlar_bd_i/TransactRegiMap_0/SHDN[0]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[1]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[2]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[3]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[4]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[5]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[6]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[7]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[8]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[9]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[10]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[11]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[12]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[13]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[14]} {qpixlar_bd_i/TransactRegiMap_0/SHDN[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[0]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[1]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[2]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[3]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[4]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[5]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[6]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[7]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[8]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[9]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[10]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[11]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[12]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[13]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[14]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[15]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[16]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[17]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[18]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[19]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[20]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[21]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[22]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[23]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[24]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[25]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[26]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[27]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[28]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[29]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[30]} {qpixlar_bd_i/axis_data_fifo_0/s_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[0]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[1]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[2]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[3]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[4]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[5]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[6]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[7]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[8]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[9]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[10]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[11]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[12]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[13]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[14]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[15]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[16]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[17]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[18]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[19]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[20]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[21]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[22]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[23]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[24]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[25]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[26]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[27]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[28]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[29]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[30]} {qpixlar_bd_i/axis_data_fifo_0/m_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list qpixlar_bd_i/TransactRegiMap_0/force_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list qpixlar_bd_i/axi_dma_0/m_axi_s2mm_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/m_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_cal_control]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_control]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_DataIn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_deltaT]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_loadData]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad2_RST_EXT]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_cal_control]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_control]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_DataIn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_deltaT]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_loadData]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/opad_RST_EXT]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list qpixlar_bd_i/axi_dma_0/s2mm_introut]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axi_lite_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list qpixlar_bd_i/axi_dma_0/s_axis_s2mm_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list qpixlar_bd_i/axis_data_fifo_0/s_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list qpixlar_bd_i/qpix_reg_rtl_0/sample_valid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
