# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Leonel/lsd/lab3/Mux_lab3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:59 on Oct 22,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/lsd/lab3/Mux_lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4
# -- Compiling architecture arq_mux4 of mux4
# End time: 17:56:59 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/lsd/lab3/XNOR_lab3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:59 on Oct 22,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/lsd/lab3/XNOR_lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity XNORL4
# -- Compiling architecture arq_xnorl4 of XNORL4
# End time: 17:56:59 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/lsd/lab3/OR_lab3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:59 on Oct 22,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/lsd/lab3/OR_lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ORL4
# -- Compiling architecture arq_orl4 of ORL4
# End time: 17:56:59 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/lsd/lab3/Lucirci_TopLevelEntity_lab3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:59 on Oct 22,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/lsd/lab3/Lucirci_TopLevelEntity_lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LUcirc
# -- Compiling architecture arq_LUcirc of LUcirc
# End time: 17:56:59 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
