library IEEE;
use IEEE.std_logic_1164.all;

entity rca is
 	port(	A,B		: in	std_logic_vector(7 downto 0);
		S		: out 	std_logic_vector(7 downto 0); 
		Cout		: out	std_logic);
end entity;

architecture rca_arch of rca is

	begin

end architecture;