--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 340472 paths analyzed, 2686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.182ns.
--------------------------------------------------------------------------------

Paths for end point IMU_Controller/data_wr_1 (SLICE_X1Y22.B2), 8502 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd121 (FF)
  Destination:          IMU_Controller/data_wr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.635 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd121 to IMU_Controller/data_wr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.DMUX    Tshcko                0.518   IMU_Controller/state_FSM_FFd122
                                                       IMU_Controller/state_FSM_FFd121
    SLICE_X8Y13.B1       net (fanout=9)        2.630   IMU_Controller/state_FSM_FFd121
    SLICE_X8Y13.COUT     Topcyb                0.483   IMU_Controller/state_state[6]_wg_cy<15>
                                                       IMU_Controller/state_state[6]_wg_lut<13>
                                                       IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<19>
                                                       IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.B2       net (fanout=2)        0.550   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_1_rstpot
                                                       IMU_Controller/data_wr_1
    -------------------------------------------------  ---------------------------
    Total                                     10.166ns (2.567ns logic, 7.599ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd133 (FF)
  Destination:          IMU_Controller/data_wr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.057ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd133 to IMU_Controller/data_wr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.BMUX    Tshcko                0.518   IMU_Controller/state_FSM_FFd138
                                                       IMU_Controller/state_FSM_FFd133
    SLICE_X8Y12.C1       net (fanout=9)        2.580   IMU_Controller/state_FSM_FFd133
    SLICE_X8Y12.COUT     Topcyc                0.328   IMU_Controller/state_state[6]_wg_cy<11>
                                                       IMU_Controller/state_state[6]_wg_lut<10>
                                                       IMU_Controller/state_state[6]_wg_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<15>
                                                       IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<19>
                                                       IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.B2       net (fanout=2)        0.550   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_1_rstpot
                                                       IMU_Controller/data_wr_1
    -------------------------------------------------  ---------------------------
    Total                                     10.057ns (2.505ns logic, 7.552ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd15 (FF)
  Destination:          IMU_Controller/data_wr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.960ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd15 to IMU_Controller/data_wr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   IMU_Controller/state_FSM_FFd22
                                                       IMU_Controller/state_FSM_FFd15
    SLICE_X8Y15.B2       net (fanout=6)        2.704   IMU_Controller/state_FSM_FFd15
    SLICE_X8Y15.COUT     Topcyb                0.483   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_lut<21>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.B2       net (fanout=2)        0.550   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_1_rstpot
                                                       IMU_Controller/data_wr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.960ns (2.293ns logic, 7.667ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/ACCL_Y_9 (SLICE_X17Y38.C3), 2022 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd102 (FF)
  Destination:          IMU_Controller/ACCL_Y_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.679 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd102 to IMU_Controller/ACCL_Y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.BQ      Tcko                  0.430   IMU_Controller/state_FSM_FFd106
                                                       IMU_Controller/state_FSM_FFd102
    SLICE_X2Y23.A4       net (fanout=10)       2.318   IMU_Controller/state_FSM_FFd102
    SLICE_X2Y23.A        Tilo                  0.235   IMU_Controller/state__n6190<0>
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y24.D4      net (fanout=1)        1.581   IMU_Controller/state_state[7]
    SLICE_X12Y24.D       Tilo                  0.254   IMU_Controller/state_state[7]6
                                                       IMU_Controller/state_state[7]6
    SLICE_X10Y25.A4      net (fanout=5)        0.792   IMU_Controller/state_state[7]6
    SLICE_X10Y25.A       Tilo                  0.235   N224
                                                       IMU_Controller/state_state[7]7_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X12Y36.A3      net (fanout=15)       2.515   IMU_Controller/state[7]
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Y_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT1511
    SLICE_X17Y38.C3      net (fanout=8)        0.873   IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT151
    SLICE_X17Y38.CLK     Tas                   0.373   IMU_Controller/ACCL_Y_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT161
                                                       IMU_Controller/ACCL_Y_9
    -------------------------------------------------  ---------------------------
    Total                                      9.860ns (1.781ns logic, 8.079ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd91 (FF)
  Destination:          IMU_Controller/ACCL_Y_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.679 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd91 to IMU_Controller/ACCL_Y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AMUX     Tshcko                0.518   IMU_Controller/state_FSM_FFd99
                                                       IMU_Controller/state_FSM_FFd91
    SLICE_X7Y19.B2       net (fanout=9)        1.560   IMU_Controller/state_FSM_FFd91
    SLICE_X7Y19.B        Tilo                  0.259   N148
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>31_SW1
    SLICE_X10Y15.D2      net (fanout=1)        1.269   N148
    SLICE_X10Y15.DMUX    Topdd                 0.466   IMU_Controller/state[10]_busy_Select_684_o<10>3
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>3_wg_lut<7>
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>3_wg_cy<7>
    SLICE_X10Y25.A2      net (fanout=19)       1.271   IMU_Controller/state[10]_busy_Select_684_o<10>3
    SLICE_X10Y25.A       Tilo                  0.235   N224
                                                       IMU_Controller/state_state[7]7_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X12Y36.A3      net (fanout=15)       2.515   IMU_Controller/state[7]
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Y_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT1511
    SLICE_X17Y38.C3      net (fanout=8)        0.873   IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT151
    SLICE_X17Y38.CLK     Tas                   0.373   IMU_Controller/ACCL_Y_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT161
                                                       IMU_Controller/ACCL_Y_9
    -------------------------------------------------  ---------------------------
    Total                                      9.593ns (2.105ns logic, 7.488ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd120 (FF)
  Destination:          IMU_Controller/ACCL_Y_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.679 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd120 to IMU_Controller/ACCL_Y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   IMU_Controller/state_FSM_FFd122
                                                       IMU_Controller/state_FSM_FFd120
    SLICE_X7Y19.B1       net (fanout=9)        1.560   IMU_Controller/state_FSM_FFd120
    SLICE_X7Y19.B        Tilo                  0.259   N148
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>31_SW1
    SLICE_X10Y15.D2      net (fanout=1)        1.269   N148
    SLICE_X10Y15.DMUX    Topdd                 0.466   IMU_Controller/state[10]_busy_Select_684_o<10>3
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>3_wg_lut<7>
                                                       IMU_Controller/state[10]_busy_Select_684_o<10>3_wg_cy<7>
    SLICE_X10Y25.A2      net (fanout=19)       1.271   IMU_Controller/state[10]_busy_Select_684_o<10>3
    SLICE_X10Y25.A       Tilo                  0.235   N224
                                                       IMU_Controller/state_state[7]7_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X12Y36.A3      net (fanout=15)       2.515   IMU_Controller/state[7]
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Y_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT1511
    SLICE_X17Y38.C3      net (fanout=8)        0.873   IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT151
    SLICE_X17Y38.CLK     Tas                   0.373   IMU_Controller/ACCL_Y_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Y[15]_select_705_OUT161
                                                       IMU_Controller/ACCL_Y_9
    -------------------------------------------------  ---------------------------
    Total                                      9.505ns (2.017ns logic, 7.488ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/data_wr_2 (SLICE_X1Y22.C6), 8502 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd121 (FF)
  Destination:          IMU_Controller/data_wr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.766ns (Levels of Logic = 8)
  Clock Path Skew:      0.019ns (0.635 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd121 to IMU_Controller/data_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.DMUX    Tshcko                0.518   IMU_Controller/state_FSM_FFd122
                                                       IMU_Controller/state_FSM_FFd121
    SLICE_X8Y13.B1       net (fanout=9)        2.630   IMU_Controller/state_FSM_FFd121
    SLICE_X8Y13.COUT     Topcyb                0.483   IMU_Controller/state_state[6]_wg_cy<15>
                                                       IMU_Controller/state_state[6]_wg_lut<13>
                                                       IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<19>
                                                       IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.C6       net (fanout=2)        0.150   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_2_rstpot
                                                       IMU_Controller/data_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.766ns (2.567ns logic, 7.199ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd133 (FF)
  Destination:          IMU_Controller/data_wr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd133 to IMU_Controller/data_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.BMUX    Tshcko                0.518   IMU_Controller/state_FSM_FFd138
                                                       IMU_Controller/state_FSM_FFd133
    SLICE_X8Y12.C1       net (fanout=9)        2.580   IMU_Controller/state_FSM_FFd133
    SLICE_X8Y12.COUT     Topcyc                0.328   IMU_Controller/state_state[6]_wg_cy<11>
                                                       IMU_Controller/state_state[6]_wg_lut<10>
                                                       IMU_Controller/state_state[6]_wg_cy<11>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<11>
    SLICE_X8Y13.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<15>
                                                       IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<15>
    SLICE_X8Y14.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<19>
                                                       IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<19>
    SLICE_X8Y15.COUT     Tbyp                  0.093   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.C6       net (fanout=2)        0.150   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_2_rstpot
                                                       IMU_Controller/data_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (2.505ns logic, 7.152ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd15 (FF)
  Destination:          IMU_Controller/data_wr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.560ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd15 to IMU_Controller/data_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   IMU_Controller/state_FSM_FFd22
                                                       IMU_Controller/state_FSM_FFd15
    SLICE_X8Y15.B2       net (fanout=6)        2.704   IMU_Controller/state_FSM_FFd15
    SLICE_X8Y15.COUT     Topcyb                0.483   IMU_Controller/state_state[6]_wg_cy<23>
                                                       IMU_Controller/state_state[6]_wg_lut<21>
                                                       IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   IMU_Controller/state_state[6]_wg_cy<23>
    SLICE_X8Y16.AMUX     Tcina                 0.230   N68
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_706_OUT151_SW0_cy
    SLICE_X3Y25.A2       net (fanout=20)       2.330   IMU_Controller/state[6]
    SLICE_X3Y25.A        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4_SW1
    SLICE_X3Y25.B3       net (fanout=1)        1.057   N151
    SLICE_X3Y25.B        Tilo                  0.259   IMU_I2C_Driver/bitcount_2_C_2
                                                       IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D2       net (fanout=7)        1.023   IMU_Controller/_n13768_inv4
    SLICE_X1Y22.D        Tilo                  0.259   IMU_Controller/data_wr<2>
                                                       IMU_Controller/_n13768_inv12
    SLICE_X1Y22.C6       net (fanout=2)        0.150   IMU_Controller/_n13768_inv
    SLICE_X1Y22.CLK      Tas                   0.373   IMU_Controller/data_wr<2>
                                                       IMU_Controller/data_wr_2_rstpot
                                                       IMU_Controller/data_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.560ns (2.293ns logic, 7.267ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_alt_temp_6 (SLICE_X14Y14.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/temp_6 (FF)
  Destination:          Sensor_Reg/int_alt_temp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/temp_6 to Sensor_Reg/int_alt_temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.CQ      Tcko                  0.200   Altimeter_Controller/temp_7
                                                       Altimeter_Controller/temp_6
    SLICE_X14Y14.C5      net (fanout=1)        0.061   Altimeter_Controller/temp_6
    SLICE_X14Y14.CLK     Tah         (-Th)    -0.121   Altimeter_Controller/temp_7
                                                       Altimeter_Controller/temp_6_rt
                                                       Sensor_Reg/int_alt_temp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_alt_temp_2 (SLICE_X14Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/temp_2 (FF)
  Destination:          Sensor_Reg/int_alt_temp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/temp_2 to Sensor_Reg/int_alt_temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.CQ      Tcko                  0.200   Altimeter_Controller/temp_3
                                                       Altimeter_Controller/temp_2
    SLICE_X14Y15.C5      net (fanout=1)        0.061   Altimeter_Controller/temp_2
    SLICE_X14Y15.CLK     Tah         (-Th)    -0.121   Altimeter_Controller/temp_3
                                                       Altimeter_Controller/temp_2_rt
                                                       Sensor_Reg/int_alt_temp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Altimeter_Controller/state_FSM_FFd76 (SLICE_X10Y3.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/state_FSM_FFd77 (FF)
  Destination:          Altimeter_Controller/state_FSM_FFd76 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/state_FSM_FFd77 to Altimeter_Controller/state_FSM_FFd76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.CQ       Tcko                  0.200   Altimeter_Controller/state_FSM_FFd79
                                                       Altimeter_Controller/state_FSM_FFd77
    SLICE_X10Y3.C5       net (fanout=4)        0.069   Altimeter_Controller/state_FSM_FFd77
    SLICE_X10Y3.CLK      Tah         (-Th)    -0.121   Altimeter_Controller/state_FSM_FFd79
                                                       Altimeter_Controller/state_FSM_FFd76-In1
                                                       Altimeter_Controller/state_FSM_FFd76
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: IMU_I2C_Driver/count<3>/CLK
  Logical resource: IMU_I2C_Driver/count_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: IMU_I2C_Driver/count<3>/SR
  Logical resource: IMU_I2C_Driver/count_0/SR
  Location pin: SLICE_X0Y28.SR
  Clock network: Alt_I2C_Driver/rst_inv_BUFG_LUT1
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.182|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 340472 paths, 0 nets, and 5480 connections

Design statistics:
   Minimum period:  10.182ns{1}   (Maximum frequency:  98.213MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 12 20:05:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



