
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _259_/B (sg13g2_or2_1)
     1    0.003300    0.027031    0.093816    0.755424 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027031    0.000000    0.755424 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002808    0.078137    0.040600    0.796025 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.078137    0.000000    0.796025 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072268    0.077463    0.873487 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.072268    0.000000    0.873487 ^ _262_/B (sg13g2_nor2_1)
     1    0.003032    0.067572    0.042811    0.916298 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.067572    0.000000    0.916298 v _265_/B (sg13g2_nor3_1)
     1    0.003147    0.094578    0.106395    1.022694 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.094578    0.000000    1.022694 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.335385    0.289402    1.312096 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.335385    0.000000    1.312096 v sine_out[1] (out)
                                              1.312096   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.312096   data arrival time
---------------------------------------------------------------------------------------------
                                              2.537904   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _247_/A1 (sg13g2_o21ai_1)
     1    0.002821    0.045150    0.082145    0.743753 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.045150    0.000000    0.743753 v _248_/C (sg13g2_nor3_1)
     1    0.002994    0.093067    0.081486    0.825239 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.093067    0.000000    0.825239 ^ _255_/B (sg13g2_nor4_1)
     1    0.002952    0.082562    0.067243    0.892482 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.082562    0.000000    0.892482 v _256_/B2 (sg13g2_a22oi_1)
     1    0.050000    0.446491    0.364078    1.256560 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.446491    0.000000    1.256560 ^ sine_out[0] (out)
                                              1.256560   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.256560   data arrival time
---------------------------------------------------------------------------------------------
                                              2.593440   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.053100    0.452344    0.361657    1.134823 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.452344    0.000000    1.134823 ^ sine_out[2] (out)
                                              1.134823   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.134823   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715177   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _155_/B1 (sg13g2_a221oi_1)
     1    0.050000    0.681061    0.550391    1.130275 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.681061    0.000000    1.130275 ^ sine_out[17] (out)
                                              1.130275   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.130275   data arrival time
---------------------------------------------------------------------------------------------
                                              2.719724   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _147_/A (sg13g2_nand2_1)
     2    0.005706    0.061712    0.074690    0.767973 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061712    0.000000    0.767973 v _275_/B (sg13g2_nor2_1)
     1    0.050000    0.428095    0.340869    1.108842 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.428095    0.000000    1.108842 ^ sine_out[3] (out)
                                              1.108842   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.108842   data arrival time
---------------------------------------------------------------------------------------------
                                              2.741158   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _189_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.522198    0.428185    1.048608 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.522198    0.000000    1.048608 ^ sine_out[32] (out)
                                              1.048608   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.048608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.801392   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.721372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.721372 v _144_/B (sg13g2_nand2_1)
     2    0.006089    0.049427    0.063532    0.784904 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049427    0.000000    0.784904 ^ _145_/B (sg13g2_nand2_1)
     1    0.050000    0.286156    0.251668    1.036572 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.286156    0.000000    1.036572 v sine_out[14] (out)
                                              1.036572   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.036572   data arrival time
---------------------------------------------------------------------------------------------
                                              2.813428   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _187_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.515762    0.428295    1.035823 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.515762    0.000000    1.035823 ^ sine_out[31] (out)
                                              1.035823   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.035823   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814177   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.721372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.721372 v _147_/A (sg13g2_nand2_1)
     2    0.006089    0.054921    0.056959    0.778331 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054921    0.000000    0.778331 ^ _149_/B (sg13g2_nand2_1)
     1    0.050000    0.286156    0.254329    1.032660 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.286156    0.000000    1.032660 v sine_out[15] (out)
                                              1.032660   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.032660   data arrival time
---------------------------------------------------------------------------------------------
                                              2.817340   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.279455    0.279455 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.279455 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156416    0.435871 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.435871 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.539644 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.539644 v _177_/B (sg13g2_nand2_1)
     3    0.008970    0.090440    0.074835    0.614479 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.090440    0.000000    0.614479 ^ _179_/A (sg13g2_nand2_1)
     2    0.005706    0.056828    0.074490    0.688969 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056828    0.000000    0.688969 v _281_/B (sg13g2_nor2_1)
     1    0.050000    0.427841    0.338636    1.027606 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.427841    0.000000    1.027606 ^ sine_out[8] (out)
                                              1.027606   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.027606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.822394   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.721427 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.721427 v _171_/B (sg13g2_nand2_1)
     1    0.003096    0.041239    0.053194    0.774621 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.041239    0.000000    0.774621 ^ _172_/B (sg13g2_nand2_1)
     1    0.050000    0.324012    0.247702    1.022323 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.324012    0.000000    1.022323 v sine_out[25] (out)
                                              1.022323   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.022323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.827677   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.661608 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.661608 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.721427 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.721427 v _169_/B (sg13g2_nand2_1)
     1    0.003096    0.038695    0.053194    0.774621 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.038695    0.000000    0.774621 ^ _170_/B (sg13g2_nand2_1)
     1    0.050000    0.324012    0.246470    1.021091 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.324012    0.000000    1.021091 v sine_out[24] (out)
                                              1.021091   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.021091   data arrival time
---------------------------------------------------------------------------------------------
                                              2.828909   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _186_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.432996    0.367146    0.987569 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.432996    0.000000    0.987569 ^ sine_out[30] (out)
                                              0.987569   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.987569   data arrival time
---------------------------------------------------------------------------------------------
                                              2.862431   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.050000    0.303868    0.321100    0.984871 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.303868    0.000000    0.984871 v sine_out[29] (out)
                                              0.984871   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.984871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.865129   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.343945    0.315490    0.979262 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.343945    0.000000    0.979262 v sine_out[10] (out)
                                              0.979262   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.979262   data arrival time
---------------------------------------------------------------------------------------------
                                              2.870739   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.488319 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.488319 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.663771 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.663771 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.300518    0.315490    0.979262 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.300518    0.000000    0.979262 v sine_out[21] (out)
                                              0.979262   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.979262   data arrival time
---------------------------------------------------------------------------------------------
                                              2.870739   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _148_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.443131    0.367247    0.974776 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.443131    0.000000    0.974776 ^ sine_out[16] (out)
                                              0.974776   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.974776   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875224   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _146_/A1 (sg13g2_o21ai_1)
     4    0.012112    0.167579    0.195033    0.506282 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.167579    0.000000    0.506282 ^ _185_/B (sg13g2_nor2_1)
     5    0.014879    0.081003    0.114140    0.620423 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.081003    0.000000    0.620423 v _278_/B (sg13g2_nor2_1)
     1    0.050000    0.421098    0.349685    0.970108 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.421098    0.000000    0.970108 ^ sine_out[6] (out)
                                              0.970108   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.970108   data arrival time
---------------------------------------------------------------------------------------------
                                              2.879892   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _156_/A_N (sg13g2_nand2b_1)
     2    0.006157    0.057798    0.153977    0.541830 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.057798    0.000000    0.541830 v _176_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.519735    0.417466    0.959296 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.519735    0.000000    0.959296 ^ sine_out[27] (out)
                                              0.959296   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.959296   data arrival time
---------------------------------------------------------------------------------------------
                                              2.890704   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.038697    0.164375    0.303413    0.303413 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.164375    0.000000    0.303413 ^ _125_/A (sg13g2_inv_1)
    10    0.028982    0.121022    0.163209    0.466622 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.121022    0.000000    0.466622 v _161_/A (sg13g2_nand2_1)
     3    0.009288    0.065882    0.081480    0.548102 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.065882    0.000000    0.548102 ^ _177_/B (sg13g2_nand2_1)
     3    0.008593    0.115898    0.084072    0.632174 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.115898    0.000000    0.632174 v _179_/A (sg13g2_nand2_1)
     2    0.006089    0.053288    0.067132    0.699305 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053288    0.000000    0.699305 ^ _180_/B (sg13g2_nand2_1)
     1    0.050000    0.324012    0.253538    0.952844 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.324012    0.000000    0.952844 v sine_out[28] (out)
                                              0.952844   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.952844   data arrival time
---------------------------------------------------------------------------------------------
                                              2.897156   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _276_/A (sg13g2_nor2_1)
     1    0.050000    0.421221    0.354602    0.948972 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.421221    0.000000    0.948972 ^ sine_out[4] (out)
                                              0.948972   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.948972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901028   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _277_/A (sg13g2_nor2_1)
     1    0.050000    0.421040    0.354602    0.948972 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.421040    0.000000    0.948972 ^ sine_out[5] (out)
                                              0.948972   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.948972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901028   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098727    0.118494    0.478815 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098727    0.000000    0.478815 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089327    0.115555    0.594370 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089327    0.000000    0.594370 v _279_/A (sg13g2_nor2_1)
     1    0.050000    0.420909    0.354602    0.948972 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.420909    0.000000    0.948972 ^ sine_out[7] (out)
                                              0.948972   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.948972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _283_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.432964    0.362016    0.941900 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.432964    0.000000    0.941900 ^ sine_out[11] (out)
                                              0.941900   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.941900   data arrival time
---------------------------------------------------------------------------------------------
                                              2.908100   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163524    0.311250    0.311250 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163524    0.000000    0.311250 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156372    0.171242    0.482491 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156372    0.000000    0.482491 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.579884 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.579884 v _165_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.443131    0.362016    0.941900 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.443131    0.000000    0.941900 ^ sine_out[22] (out)
                                              0.941900   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.941900   data arrival time
---------------------------------------------------------------------------------------------
                                              2.908100   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.551630 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.551630 v _138_/B (sg13g2_nor2_1)
     2    0.006089    0.092207    0.106046    0.657676 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092207    0.000000    0.657676 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.343945    0.283031    0.940707 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.343945    0.000000    0.940707 v sine_out[13] (out)
                                              0.940707   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.940707   data arrival time
---------------------------------------------------------------------------------------------
                                              2.909292   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _151_/B (sg13g2_nand2_1)
     5    0.014900    0.119526    0.153635    0.541488 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.119526    0.000000    0.541488 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.002845    0.053663    0.054342    0.595830 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.053663    0.000000    0.595830 v _160_/B (sg13g2_nor2_1)
     1    0.050000    0.427841    0.337190    0.933020 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.427841    0.000000    0.933020 ^ sine_out[19] (out)
                                              0.933020   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.933020   data arrival time
---------------------------------------------------------------------------------------------
                                              2.916981   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _151_/B (sg13g2_nand2_1)
     5    0.014900    0.119526    0.153635    0.541488 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.119526    0.000000    0.541488 ^ _166_/B (sg13g2_nor2_1)
     1    0.002845    0.036396    0.053429    0.594917 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.036396    0.000000    0.594917 v _167_/B (sg13g2_nor2_1)
     1    0.050000    0.427841    0.329299    0.924215 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.427841    0.000000    0.924215 ^ sine_out[23] (out)
                                              0.924215   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.924215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925785   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229828    0.360321    0.360321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229828    0.000000    0.360321 v _131_/A (sg13g2_or2_1)
     6    0.016920    0.072523    0.201877    0.562198 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.072523    0.000000    0.562198 v _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.432997    0.356782    0.918980 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.432997    0.000000    0.918980 ^ sine_out[9] (out)
                                              0.918980   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.918980   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931020   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.551630 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.551630 v _156_/B (sg13g2_nand2b_1)
     2    0.006623    0.068198    0.089308    0.640938 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.068198    0.000000    0.640938 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.332104    0.271358    0.912296 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.332104    0.000000    0.912296 v sine_out[18] (out)
                                              0.912296   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.912296   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937704   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.279455    0.279455 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.279455 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156416    0.435871 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.435871 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.539644 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.539644 v _162_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.443131    0.367237    0.906882 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.443131    0.000000    0.906882 ^ sine_out[20] (out)
                                              0.906882   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.906882   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943119   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _141_/A (sg13g2_or2_1)
     3    0.009070    0.052618    0.153123    0.497677 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052618    0.000000    0.497677 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.005764    0.074782    0.070624    0.568301 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.074782    0.000000    0.568301 v _174_/B (sg13g2_nand2_1)
     1    0.003096    0.037418    0.052176    0.620477 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.037418    0.000000    0.620477 ^ _175_/B (sg13g2_nand2_1)
     1    0.050000    0.324012    0.245851    0.866328 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.324012    0.000000    0.866328 v sine_out[26] (out)
                                              0.866328   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.866328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.983672   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.440586    0.440586 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.440586 ^ _215_/A (sg13g2_nand3_1)
     2    0.005515    0.123566    0.153919    0.594505 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.123566    0.000000    0.594505 v _284_/B (sg13g2_and2_1)
     1    0.050000    0.160273    0.223499    0.818004 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.160273    0.000000    0.818004 v sine_out[12] (out)
                                              0.818004   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.818004   data arrival time
---------------------------------------------------------------------------------------------
                                              3.031996   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.058574    0.244075    0.358511    0.358511 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.244075    0.000000    0.358511 ^ _127_/A (sg13g2_inv_1)
     1    0.050000    0.196565    0.254704    0.613215 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.196565    0.000000    0.613215 v signB (out)
                                              0.613215   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.613215   data arrival time
---------------------------------------------------------------------------------------------
                                              3.236785   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.053100    0.452344    0.361657    1.134823 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.452344    0.000000    1.134823 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.132056    0.196156    1.330979 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132056    0.000000    1.330979 v _214_/B (sg13g2_xnor2_1)
     1    0.001430    0.053134    0.115289    1.446268 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.053134    0.000000    1.446268 v _300_/D (sg13g2_dfrbpq_1)
                                              1.446268   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.104155    4.745845   library setup time
                                              4.745845   data required time
---------------------------------------------------------------------------------------------
                                              4.745845   data required time
                                             -1.446268   data arrival time
---------------------------------------------------------------------------------------------
                                              3.299577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267158    0.387853    0.387853 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267158    0.000000    0.387853 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219675    0.607528 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.607528 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091024    0.085755    0.693283 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091024    0.000000    0.693283 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079883    0.773167 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.773167 v _212_/B (sg13g2_nor2_1)
     2    0.053100    0.452344    0.361657    1.134823 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.452344    0.000000    1.134823 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.132056    0.196156    1.330979 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.132056    0.000000    1.330979 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002919    0.079025    0.064990    1.395969 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079025    0.000000    1.395969 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.023010    0.036610    1.432579 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023010    0.000000    1.432579 v _301_/D (sg13g2_dfrbpq_1)
                                              1.432579   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.093270    4.756730   library setup time
                                              4.756730   data required time
---------------------------------------------------------------------------------------------
                                              4.756730   data required time
                                             -1.432579   data arrival time
---------------------------------------------------------------------------------------------
                                              3.324151   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.058574    0.244075    0.358511    0.358511 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.244075    0.000000    0.358511 ^ sign (out)
                                              0.358511   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.358511   data arrival time
---------------------------------------------------------------------------------------------
                                              3.491489   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.006464 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.006464 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005655    0.100061    0.117432    1.123896 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.100061    0.000000    1.123896 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001410    0.059544    0.106119    1.230015 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059544    0.000000    1.230015 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.230015   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.113749    4.736250   library setup time
                                              4.736250   data required time
---------------------------------------------------------------------------------------------
                                              4.736250   data required time
                                             -1.230015   data arrival time
---------------------------------------------------------------------------------------------
                                              3.506235   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.006464 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.006464 v _208_/B (sg13g2_xor2_1)
     1    0.001430    0.045564    0.108728    1.115192 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.045564    0.000000    1.115192 v _298_/D (sg13g2_dfrbpq_1)
                                              1.115192   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.101420    4.748580   library setup time
                                              4.748580   data required time
---------------------------------------------------------------------------------------------
                                              4.748580   data required time
                                             -1.115192   data arrival time
---------------------------------------------------------------------------------------------
                                              3.633388   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.892576 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.892576 ^ _204_/B (sg13g2_xor2_1)
     1    0.001410    0.049791    0.116076    1.008652 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049791    0.000000    1.008652 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.008652   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.110630    4.739370   library setup time
                                              4.739370   data required time
---------------------------------------------------------------------------------------------
                                              4.739370   data required time
                                             -1.008652   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730718   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.748081 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.748081 v _200_/A (sg13g2_xor2_1)
     1    0.001430    0.050483    0.114566    0.862646 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050483    0.000000    0.862646 v _296_/D (sg13g2_dfrbpq_1)
                                              0.862646   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.103197    4.746803   library setup time
                                              4.746803   data required time
---------------------------------------------------------------------------------------------
                                              4.746803   data required time
                                             -0.862646   data arrival time
---------------------------------------------------------------------------------------------
                                              3.884157   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.489142 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.489142 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.630753 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.630753 ^ _196_/A (sg13g2_xor2_1)
     1    0.001410    0.049258    0.121603    0.752356 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049258    0.000000    0.752356 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.752356   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.110460    4.739540   library setup time
                                              4.739540   data required time
---------------------------------------------------------------------------------------------
                                              4.739540   data required time
                                             -0.752356   data arrival time
---------------------------------------------------------------------------------------------
                                              3.987184   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223885    0.344555    0.344555 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223885    0.000000    0.344555 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008637    0.130295    0.159484    0.504039 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.130295    0.000000    0.504039 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001410    0.063067    0.110881    0.614920 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063067    0.000000    0.614920 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.614920   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.114876    4.735124   library setup time
                                              4.735124   data required time
---------------------------------------------------------------------------------------------
                                              4.735124   data required time
                                             -0.614920   data arrival time
---------------------------------------------------------------------------------------------
                                              4.120204   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.049459    0.207526    0.333246    0.333246 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.207526    0.000000    0.333246 ^ _128_/A (sg13g2_inv_1)
     5    0.014126    0.084756    0.117528    0.450775 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.084756    0.000000    0.450775 v _293_/D (sg13g2_dfrbpq_1)
                                              0.450775   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.115581    4.734419   library setup time
                                              4.734419   data required time
---------------------------------------------------------------------------------------------
                                              4.734419   data required time
                                             -0.450775   data arrival time
---------------------------------------------------------------------------------------------
                                              4.283644   slack (MET)



