
*** Running vivado
    with args -log sev_seg_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sev_seg_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sev_seg_top.tcl -notrace
Command: synth_design -top sev_seg_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.641 ; gain = 154.719 ; free physical = 6739 ; free virtual = 15115
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sev_seg_top' [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_controller.sv:1]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (1#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (3#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (4#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MUX1' [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv:1]
WARNING: [Synth 8-87] always_comb on 'y1_reg' did not result in combinational logic [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'MUX1' (5#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv:1]
WARNING: [Synth 8-87] always_comb on 'y2_reg' did not result in combinational logic [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (6#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_top' (8#1) [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/sev_seg.sv:1]
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.391 ; gain = 209.469 ; free physical = 6675 ; free virtual = 15052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.328 ; gain = 215.406 ; free physical = 6684 ; free virtual = 15060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.328 ; gain = 215.406 ; free physical = 6684 ; free virtual = 15060
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/pin-assignment.xdc]
Finished Parsing XDC File [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/Documents/DCD_Labs/Lab3_Task2/task1/src/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sev_seg_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sev_seg_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.047 ; gain = 0.000 ; free physical = 6678 ; free virtual = 15060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.047 ; gain = 0.000 ; free physical = 6678 ; free virtual = 15060
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6709 ; free virtual = 15090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6709 ; free virtual = 15090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6711 ; free virtual = 15092
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv:11]
WARNING: [Synth 8-327] inferring latch for variable 'y1_reg' [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv:12]
WARNING: [Synth 8-327] inferring latch for variable 'y2_reg' [/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6711 ; free virtual = 15093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX1__mod 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sev_seg_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design sev_seg_top has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6712 ; free virtual = 15096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6602 ; free virtual = 14996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6594 ; free virtual = 14988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6594 ; free virtual = 14988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     8|
|6     |LUT4   |    12|
|7     |LUT5   |     9|
|8     |LUT6   |     4|
|9     |FDRE   |    20|
|10    |LDC    |     8|
|11    |IBUF   |    13|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   100|
|2     |  alu       |ALU                |    20|
|3     |    mux1    |MUX1__mod          |     9|
|4     |    mux2    |MUX2               |    11|
|5     |  ssc       |sev_seg_controller |    50|
|6     |    counter |counter_n_bit      |    50|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2002.047 ; gain = 215.406 ; free physical = 6608 ; free virtual = 14992
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2002.047 ; gain = 379.125 ; free physical = 6608 ; free virtual = 14992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.047 ; gain = 0.000 ; free physical = 6638 ; free virtual = 15009
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2002.047 ; gain = 617.977 ; free physical = 6644 ; free virtual = 15028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.047 ; gain = 0.000 ; free physical = 6644 ; free virtual = 15028
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.runs/synth_1/sev_seg_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sev_seg_top_utilization_synth.rpt -pb sev_seg_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 23:18:15 2024...
