==39428== Cachegrind, a cache and branch-prediction profiler
==39428== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39428== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39428== Command: ./sift .
==39428== 
--39428-- warning: L3 cache found, using its data for the LL simulation.
--39428-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39428-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39428== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39428== (see section Limitations in user manual)
==39428== NOTE: further instances of this message will not be shown
==39428== 
==39428== I   refs:      3,167,698,658
==39428== I1  misses:        3,953,578
==39428== LLi misses:            2,697
==39428== I1  miss rate:          0.12%
==39428== LLi miss rate:          0.00%
==39428== 
==39428== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39428== D1  misses:      144,793,603  (128,971,687 rd   +  15,821,916 wr)
==39428== LLd misses:        3,743,362  (  1,969,328 rd   +   1,774,034 wr)
==39428== D1  miss rate:          14.9% (       19.1%     +         5.3%  )
==39428== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39428== 
==39428== LL refs:         148,747,181  (132,925,265 rd   +  15,821,916 wr)
==39428== LL misses:         3,746,059  (  1,972,025 rd   +   1,774,034 wr)
==39428== LL miss rate:            0.1% (        0.1%     +         0.6%  )
