ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB68:
  25              		.file 1 "main.c"
   1:main.c        **** /* USER CODE BEGIN Header */
   2:main.c        **** /**
   3:main.c        ****   ******************************************************************************
   4:main.c        ****   * @file           : main.c
   5:main.c        ****   * @brief          : Main program body
   6:main.c        ****   ******************************************************************************
   7:main.c        ****   * @attention
   8:main.c        ****   *
   9:main.c        ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:main.c        ****   * All rights reserved.</center></h2>
  11:main.c        ****   *
  12:main.c        ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:main.c        ****   * the "License"; You may not use this file except in compliance with the
  14:main.c        ****   * License. You may obtain a copy of the License at:
  15:main.c        ****   *                        opensource.org/licenses/BSD-3-Clause
  16:main.c        ****   *
  17:main.c        ****   ******************************************************************************
  18:main.c        ****   */
  19:main.c        **** /* USER CODE END Header */
  20:main.c        **** /* Includes ------------------------------------------------------------------*/
  21:main.c        **** #include "main.h"
  22:main.c        **** 
  23:main.c        **** /* Private includes ----------------------------------------------------------*/
  24:main.c        **** /* USER CODE BEGIN Includes */
  25:main.c        **** 
  26:main.c        **** /* USER CODE END Includes */
  27:main.c        **** 
  28:main.c        **** /* Private typedef -----------------------------------------------------------*/
  29:main.c        **** /* USER CODE BEGIN PTD */
  30:main.c        **** 
  31:main.c        **** /* USER CODE END PTD */
  32:main.c        **** 
  33:main.c        **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 2


  34:main.c        **** /* USER CODE BEGIN PD */
  35:main.c        **** /* USER CODE END PD */
  36:main.c        **** 
  37:main.c        **** /* Private macro -------------------------------------------------------------*/
  38:main.c        **** /* USER CODE BEGIN PM */
  39:main.c        **** 
  40:main.c        **** /* USER CODE END PM */
  41:main.c        **** 
  42:main.c        **** /* Private variables ---------------------------------------------------------*/
  43:main.c        **** UART_HandleTypeDef huart1;
  44:main.c        **** 
  45:main.c        **** /* USER CODE BEGIN PV */
  46:main.c        **** 
  47:main.c        **** /* USER CODE END PV */
  48:main.c        **** 
  49:main.c        **** /* Private function prototypes -----------------------------------------------*/
  50:main.c        **** void SystemClock_Config(void);
  51:main.c        **** static void MX_GPIO_Init(void);
  52:main.c        **** static void MX_USART1_UART_Init(void);
  53:main.c        **** /* USER CODE BEGIN PFP */
  54:main.c        **** 
  55:main.c        **** /* USER CODE END PFP */
  56:main.c        **** 
  57:main.c        **** /* Private user code ---------------------------------------------------------*/
  58:main.c        **** /* USER CODE BEGIN 0 */
  59:main.c        **** 
  60:main.c        **** /* USER CODE END 0 */
  61:main.c        **** 
  62:main.c        **** /**
  63:main.c        ****   * @brief  The application entry point.
  64:main.c        ****   * @retval int
  65:main.c        ****   */
  66:main.c        **** int main(void)
  67:main.c        **** {
  68:main.c        ****   /* USER CODE BEGIN 1 */
  69:main.c        **** 
  70:main.c        ****   /* USER CODE END 1 */
  71:main.c        **** 
  72:main.c        ****   /* MCU Configuration--------------------------------------------------------*/
  73:main.c        **** 
  74:main.c        ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:main.c        ****   HAL_Init();
  76:main.c        **** 
  77:main.c        ****   /* USER CODE BEGIN Init */
  78:main.c        **** 
  79:main.c        ****   /* USER CODE END Init */
  80:main.c        **** 
  81:main.c        ****   /* Configure the system clock */
  82:main.c        ****   SystemClock_Config();
  83:main.c        **** 
  84:main.c        ****   /* USER CODE BEGIN SysInit */
  85:main.c        **** 
  86:main.c        ****   /* USER CODE END SysInit */
  87:main.c        **** 
  88:main.c        ****   /* Initialize all configured peripherals */
  89:main.c        ****   MX_GPIO_Init();
  90:main.c        ****   MX_USART1_UART_Init();
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 3


  91:main.c        ****   /* USER CODE BEGIN 2 */
  92:main.c        **** 
  93:main.c        ****   /* USER CODE END 2 */
  94:main.c        **** 
  95:main.c        ****   /* Infinite loop */
  96:main.c        ****   /* USER CODE BEGIN WHILE */
  97:main.c        ****   char data[] = "======123456======\n";
  98:main.c        ****   while (1)
  99:main.c        ****   {
 100:main.c        ****     /* USER CODE END WHILE */
 101:main.c        ****     HAL_UART_Transmit(&huart1,(uint8_t*)data,sizeof(data),1000);
 102:main.c        ****     HAL_Delay(1000);
 103:main.c        ****     /* USER CODE BEGIN 3 */
 104:main.c        ****   }
 105:main.c        ****   /* USER CODE END 3 */
 106:main.c        **** }
 107:main.c        **** 
 108:main.c        **** /**
 109:main.c        ****   * @brief System Clock Configuration
 110:main.c        ****   * @retval None
 111:main.c        ****   */
 112:main.c        **** void SystemClock_Config(void)
 113:main.c        **** {
 114:main.c        ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:main.c        ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:main.c        **** 
 117:main.c        ****   /** Initializes the RCC Oscillators according to the specified parameters
 118:main.c        ****   * in the RCC_OscInitTypeDef structure.
 119:main.c        ****   */
 120:main.c        ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 121:main.c        ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 122:main.c        ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 123:main.c        ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 124:main.c        ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 125:main.c        ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 126:main.c        ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 127:main.c        ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 128:main.c        ****   {
 129:main.c        ****     Error_Handler();
 130:main.c        ****   }
 131:main.c        ****   /** Initializes the CPU, AHB and APB buses clocks
 132:main.c        ****   */
 133:main.c        ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 134:main.c        ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 135:main.c        ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 136:main.c        ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:main.c        ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 138:main.c        ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:main.c        **** 
 140:main.c        ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 141:main.c        ****   {
 142:main.c        ****     Error_Handler();
 143:main.c        ****   }
 144:main.c        **** }
 145:main.c        **** 
 146:main.c        **** /**
 147:main.c        ****   * @brief USART1 Initialization Function
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 4


 148:main.c        ****   * @param None
 149:main.c        ****   * @retval None
 150:main.c        ****   */
 151:main.c        **** static void MX_USART1_UART_Init(void)
 152:main.c        **** {
 153:main.c        **** 
 154:main.c        ****   /* USER CODE BEGIN USART1_Init 0 */
 155:main.c        **** 
 156:main.c        ****   /* USER CODE END USART1_Init 0 */
 157:main.c        **** 
 158:main.c        ****   /* USER CODE BEGIN USART1_Init 1 */
 159:main.c        **** 
 160:main.c        ****   /* USER CODE END USART1_Init 1 */
 161:main.c        ****   huart1.Instance = USART1;
 162:main.c        ****   huart1.Init.BaudRate = 115200;
 163:main.c        ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 164:main.c        ****   huart1.Init.StopBits = UART_STOPBITS_1;
 165:main.c        ****   huart1.Init.Parity = UART_PARITY_NONE;
 166:main.c        ****   huart1.Init.Mode = UART_MODE_TX_RX;
 167:main.c        ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 168:main.c        ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 169:main.c        ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 170:main.c        ****   {
 171:main.c        ****     Error_Handler();
 172:main.c        ****   }
 173:main.c        ****   /* USER CODE BEGIN USART1_Init 2 */
 174:main.c        **** 
 175:main.c        ****   /* USER CODE END USART1_Init 2 */
 176:main.c        **** 
 177:main.c        **** }
 178:main.c        **** 
 179:main.c        **** /**
 180:main.c        ****   * @brief GPIO Initialization Function
 181:main.c        ****   * @param None
 182:main.c        ****   * @retval None
 183:main.c        ****   */
 184:main.c        **** static void MX_GPIO_Init(void)
 185:main.c        **** {
  26              		.loc 1 185 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 186:main.c        ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 186 3 view .LVU1
  40              		.loc 1 186 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 5


  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 187:main.c        **** 
 188:main.c        ****   /* GPIO Ports Clock Enable */
 189:main.c        ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  46              		.loc 1 189 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 189 3 view .LVU4
  49              		.loc 1 189 3 view .LVU5
  50 000e 124B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F00802 		orr	r2, r2, #8
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 189 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F00802 		and	r2, r2, #8
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 189 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 189 3 view .LVU8
 190:main.c        ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  62              		.loc 1 190 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 190 3 view .LVU10
  65              		.loc 1 190 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00402 		orr	r2, r2, #4
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 190 3 view .LVU12
  70 002a 9B69     		ldr	r3, [r3, #24]
  71 002c 03F00403 		and	r3, r3, #4
  72 0030 0193     		str	r3, [sp, #4]
  73              		.loc 1 190 3 view .LVU13
  74 0032 019B     		ldr	r3, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 190 3 view .LVU14
 191:main.c        **** 
 192:main.c        ****   /*Configure GPIO pin Output Level */
 193:main.c        ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
  77              		.loc 1 193 3 view .LVU15
  78 0034 094D     		ldr	r5, .L3+4
  79 0036 2246     		mov	r2, r4
  80 0038 0121     		movs	r1, #1
  81 003a 2846     		mov	r0, r5
  82 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 194:main.c        **** 
 195:main.c        ****   /*Configure GPIO pin : PB0 */
 196:main.c        ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
  84              		.loc 1 196 3 view .LVU16
  85              		.loc 1 196 23 is_stmt 0 view .LVU17
  86 0040 0123     		movs	r3, #1
  87 0042 0293     		str	r3, [sp, #8]
 197:main.c        ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 197 3 is_stmt 1 view .LVU18
  89              		.loc 1 197 24 is_stmt 0 view .LVU19
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 6


  90 0044 0393     		str	r3, [sp, #12]
 198:main.c        ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  91              		.loc 1 198 3 is_stmt 1 view .LVU20
  92              		.loc 1 198 24 is_stmt 0 view .LVU21
  93 0046 0494     		str	r4, [sp, #16]
 199:main.c        ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  94              		.loc 1 199 3 is_stmt 1 view .LVU22
  95              		.loc 1 199 25 is_stmt 0 view .LVU23
  96 0048 0223     		movs	r3, #2
  97 004a 0593     		str	r3, [sp, #20]
 200:main.c        ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  98              		.loc 1 200 3 is_stmt 1 view .LVU24
  99 004c 02A9     		add	r1, sp, #8
 100 004e 2846     		mov	r0, r5
 101 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 102              	.LVL1:
 201:main.c        **** 
 202:main.c        **** }
 103              		.loc 1 202 1 is_stmt 0 view .LVU25
 104 0054 07B0     		add	sp, sp, #28
 105              	.LCFI2:
 106              		.cfi_def_cfa_offset 12
 107              		@ sp needed
 108 0056 30BD     		pop	{r4, r5, pc}
 109              	.L4:
 110              		.align	2
 111              	.L3:
 112 0058 00100240 		.word	1073876992
 113 005c 000C0140 		.word	1073810432
 114              		.cfi_endproc
 115              	.LFE68:
 117              		.section	.text.Error_Handler,"ax",%progbits
 118              		.align	1
 119              		.global	Error_Handler
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 123              		.fpu softvfp
 125              	Error_Handler:
 126              	.LFB69:
 203:main.c        **** 
 204:main.c        **** /* USER CODE BEGIN 4 */
 205:main.c        **** 
 206:main.c        **** /* USER CODE END 4 */
 207:main.c        **** 
 208:main.c        **** /**
 209:main.c        ****   * @brief  This function is executed in case of error occurrence.
 210:main.c        ****   * @retval None
 211:main.c        ****   */
 212:main.c        **** void Error_Handler(void)
 213:main.c        **** {
 127              		.loc 1 213 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ Volatile: function does not return.
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 7


 214:main.c        ****   /* USER CODE BEGIN Error_Handler_Debug */
 215:main.c        ****   /* User can add his own implementation to report the HAL error return state */
 216:main.c        ****   __disable_irq();
 133              		.loc 1 216 3 view .LVU27
 134              	.LBB6:
 135              	.LBI6:
 136              		.file 2 "../../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 8


  51:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 9


 108:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 137              		.loc 2 140 27 view .LVU28
 138              	.LBB7:
 141:../../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 139              		.loc 2 142 3 view .LVU29
 140              		.syntax unified
 141              	@ 142 "../../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 142 0000 72B6     		cpsid i
 143              	@ 0 "" 2
 144              		.thumb
 145              		.syntax unified
 146              	.L6:
 147              	.LBE7:
 148              	.LBE6:
 217:main.c        ****   while (1)
 149              		.loc 1 217 3 discriminator 1 view .LVU30
 218:main.c        ****   {
 219:main.c        ****   }
 150              		.loc 1 219 3 discriminator 1 view .LVU31
 217:main.c        ****   while (1)
 151              		.loc 1 217 9 discriminator 1 view .LVU32
 152 0002 FEE7     		b	.L6
 153              		.cfi_endproc
 154              	.LFE69:
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 10


 156              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 157              		.align	1
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu softvfp
 163              	MX_USART1_UART_Init:
 164              	.LFB67:
 152:main.c        **** 
 165              		.loc 1 152 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 08B5     		push	{r3, lr}
 170              	.LCFI3:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 161:main.c        ****   huart1.Init.BaudRate = 115200;
 174              		.loc 1 161 3 view .LVU34
 161:main.c        ****   huart1.Init.BaudRate = 115200;
 175              		.loc 1 161 19 is_stmt 0 view .LVU35
 176 0002 0A48     		ldr	r0, .L11
 177 0004 0A4B     		ldr	r3, .L11+4
 178 0006 0360     		str	r3, [r0]
 162:main.c        ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 179              		.loc 1 162 3 is_stmt 1 view .LVU36
 162:main.c        ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 180              		.loc 1 162 24 is_stmt 0 view .LVU37
 181 0008 4FF4E133 		mov	r3, #115200
 182 000c 4360     		str	r3, [r0, #4]
 163:main.c        ****   huart1.Init.StopBits = UART_STOPBITS_1;
 183              		.loc 1 163 3 is_stmt 1 view .LVU38
 163:main.c        ****   huart1.Init.StopBits = UART_STOPBITS_1;
 184              		.loc 1 163 26 is_stmt 0 view .LVU39
 185 000e 0023     		movs	r3, #0
 186 0010 8360     		str	r3, [r0, #8]
 164:main.c        ****   huart1.Init.Parity = UART_PARITY_NONE;
 187              		.loc 1 164 3 is_stmt 1 view .LVU40
 164:main.c        ****   huart1.Init.Parity = UART_PARITY_NONE;
 188              		.loc 1 164 24 is_stmt 0 view .LVU41
 189 0012 C360     		str	r3, [r0, #12]
 165:main.c        ****   huart1.Init.Mode = UART_MODE_TX_RX;
 190              		.loc 1 165 3 is_stmt 1 view .LVU42
 165:main.c        ****   huart1.Init.Mode = UART_MODE_TX_RX;
 191              		.loc 1 165 22 is_stmt 0 view .LVU43
 192 0014 0361     		str	r3, [r0, #16]
 166:main.c        ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 193              		.loc 1 166 3 is_stmt 1 view .LVU44
 166:main.c        ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 194              		.loc 1 166 20 is_stmt 0 view .LVU45
 195 0016 0C22     		movs	r2, #12
 196 0018 4261     		str	r2, [r0, #20]
 167:main.c        ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 197              		.loc 1 167 3 is_stmt 1 view .LVU46
 167:main.c        ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 198              		.loc 1 167 25 is_stmt 0 view .LVU47
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 11


 199 001a 8361     		str	r3, [r0, #24]
 168:main.c        ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 200              		.loc 1 168 3 is_stmt 1 view .LVU48
 168:main.c        ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 201              		.loc 1 168 28 is_stmt 0 view .LVU49
 202 001c C361     		str	r3, [r0, #28]
 169:main.c        ****   {
 203              		.loc 1 169 3 is_stmt 1 view .LVU50
 169:main.c        ****   {
 204              		.loc 1 169 7 is_stmt 0 view .LVU51
 205 001e FFF7FEFF 		bl	HAL_UART_Init
 206              	.LVL2:
 169:main.c        ****   {
 207              		.loc 1 169 6 view .LVU52
 208 0022 00B9     		cbnz	r0, .L10
 177:main.c        **** 
 209              		.loc 1 177 1 view .LVU53
 210 0024 08BD     		pop	{r3, pc}
 211              	.L10:
 171:main.c        ****   }
 212              		.loc 1 171 5 is_stmt 1 view .LVU54
 213 0026 FFF7FEFF 		bl	Error_Handler
 214              	.LVL3:
 215              	.L12:
 216 002a 00BF     		.align	2
 217              	.L11:
 218 002c 00000000 		.word	huart1
 219 0030 00380140 		.word	1073821696
 220              		.cfi_endproc
 221              	.LFE67:
 223              		.section	.text.SystemClock_Config,"ax",%progbits
 224              		.align	1
 225              		.global	SystemClock_Config
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu softvfp
 231              	SystemClock_Config:
 232              	.LFB66:
 113:main.c        ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233              		.loc 1 113 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 64
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237 0000 00B5     		push	{lr}
 238              	.LCFI4:
 239              		.cfi_def_cfa_offset 4
 240              		.cfi_offset 14, -4
 241 0002 91B0     		sub	sp, sp, #68
 242              	.LCFI5:
 243              		.cfi_def_cfa_offset 72
 114:main.c        ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 244              		.loc 1 114 3 view .LVU56
 114:main.c        ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 245              		.loc 1 114 22 is_stmt 0 view .LVU57
 246 0004 0023     		movs	r3, #0
 247 0006 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 12


 248 0008 0B93     		str	r3, [sp, #44]
 249 000a 0C93     		str	r3, [sp, #48]
 115:main.c        **** 
 250              		.loc 1 115 3 is_stmt 1 view .LVU58
 115:main.c        **** 
 251              		.loc 1 115 22 is_stmt 0 view .LVU59
 252 000c 0193     		str	r3, [sp, #4]
 253 000e 0293     		str	r3, [sp, #8]
 254 0010 0393     		str	r3, [sp, #12]
 255 0012 0493     		str	r3, [sp, #16]
 256 0014 0593     		str	r3, [sp, #20]
 120:main.c        ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 257              		.loc 1 120 3 is_stmt 1 view .LVU60
 120:main.c        ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 258              		.loc 1 120 36 is_stmt 0 view .LVU61
 259 0016 0121     		movs	r1, #1
 260 0018 0691     		str	r1, [sp, #24]
 121:main.c        ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 261              		.loc 1 121 3 is_stmt 1 view .LVU62
 121:main.c        ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 262              		.loc 1 121 30 is_stmt 0 view .LVU63
 263 001a 4FF48032 		mov	r2, #65536
 264 001e 0792     		str	r2, [sp, #28]
 122:main.c        ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 265              		.loc 1 122 3 is_stmt 1 view .LVU64
 122:main.c        ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 266              		.loc 1 122 36 is_stmt 0 view .LVU65
 267 0020 0893     		str	r3, [sp, #32]
 123:main.c        ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 268              		.loc 1 123 3 is_stmt 1 view .LVU66
 123:main.c        ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 269              		.loc 1 123 30 is_stmt 0 view .LVU67
 270 0022 0A91     		str	r1, [sp, #40]
 124:main.c        ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 271              		.loc 1 124 3 is_stmt 1 view .LVU68
 124:main.c        ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 272              		.loc 1 124 34 is_stmt 0 view .LVU69
 273 0024 0223     		movs	r3, #2
 274 0026 0D93     		str	r3, [sp, #52]
 125:main.c        ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 275              		.loc 1 125 3 is_stmt 1 view .LVU70
 125:main.c        ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 276              		.loc 1 125 35 is_stmt 0 view .LVU71
 277 0028 0E92     		str	r2, [sp, #56]
 126:main.c        ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 278              		.loc 1 126 3 is_stmt 1 view .LVU72
 126:main.c        ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 279              		.loc 1 126 32 is_stmt 0 view .LVU73
 280 002a 4FF4E013 		mov	r3, #1835008
 281 002e 0F93     		str	r3, [sp, #60]
 127:main.c        ****   {
 282              		.loc 1 127 3 is_stmt 1 view .LVU74
 127:main.c        ****   {
 283              		.loc 1 127 7 is_stmt 0 view .LVU75
 284 0030 06A8     		add	r0, sp, #24
 285 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 286              	.LVL4:
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 13


 127:main.c        ****   {
 287              		.loc 1 127 6 view .LVU76
 288 0036 80B9     		cbnz	r0, .L17
 133:main.c        ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 289              		.loc 1 133 3 is_stmt 1 view .LVU77
 133:main.c        ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 290              		.loc 1 133 31 is_stmt 0 view .LVU78
 291 0038 0F23     		movs	r3, #15
 292 003a 0193     		str	r3, [sp, #4]
 135:main.c        ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 293              		.loc 1 135 3 is_stmt 1 view .LVU79
 135:main.c        ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 294              		.loc 1 135 34 is_stmt 0 view .LVU80
 295 003c 0221     		movs	r1, #2
 296 003e 0291     		str	r1, [sp, #8]
 136:main.c        ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 297              		.loc 1 136 3 is_stmt 1 view .LVU81
 136:main.c        ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 298              		.loc 1 136 35 is_stmt 0 view .LVU82
 299 0040 0023     		movs	r3, #0
 300 0042 0393     		str	r3, [sp, #12]
 137:main.c        ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 301              		.loc 1 137 3 is_stmt 1 view .LVU83
 137:main.c        ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 302              		.loc 1 137 36 is_stmt 0 view .LVU84
 303 0044 4FF48062 		mov	r2, #1024
 304 0048 0492     		str	r2, [sp, #16]
 138:main.c        **** 
 305              		.loc 1 138 3 is_stmt 1 view .LVU85
 138:main.c        **** 
 306              		.loc 1 138 36 is_stmt 0 view .LVU86
 307 004a 0593     		str	r3, [sp, #20]
 140:main.c        ****   {
 308              		.loc 1 140 3 is_stmt 1 view .LVU87
 140:main.c        ****   {
 309              		.loc 1 140 7 is_stmt 0 view .LVU88
 310 004c 01A8     		add	r0, sp, #4
 311 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 312              	.LVL5:
 140:main.c        ****   {
 313              		.loc 1 140 6 view .LVU89
 314 0052 20B9     		cbnz	r0, .L18
 144:main.c        **** 
 315              		.loc 1 144 1 view .LVU90
 316 0054 11B0     		add	sp, sp, #68
 317              	.LCFI6:
 318              		.cfi_remember_state
 319              		.cfi_def_cfa_offset 4
 320              		@ sp needed
 321 0056 5DF804FB 		ldr	pc, [sp], #4
 322              	.L17:
 323              	.LCFI7:
 324              		.cfi_restore_state
 129:main.c        ****   }
 325              		.loc 1 129 5 is_stmt 1 view .LVU91
 326 005a FFF7FEFF 		bl	Error_Handler
 327              	.LVL6:
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 14


 328              	.L18:
 142:main.c        ****   }
 329              		.loc 1 142 5 view .LVU92
 330 005e FFF7FEFF 		bl	Error_Handler
 331              	.LVL7:
 332              		.cfi_endproc
 333              	.LFE66:
 335              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 336              		.align	2
 337              	.LC0:
 338 0000 3D3D3D3D 		.ascii	"======123456======\012\000"
 338      3D3D3132 
 338      33343536 
 338      3D3D3D3D 
 338      3D3D0A00 
 339              		.section	.text.main,"ax",%progbits
 340              		.align	1
 341              		.global	main
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu softvfp
 347              	main:
 348              	.LFB65:
  67:main.c        ****   /* USER CODE BEGIN 1 */
 349              		.loc 1 67 1 view -0
 350              		.cfi_startproc
 351              		@ Volatile: function does not return.
 352              		@ args = 0, pretend = 0, frame = 24
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354 0000 00B5     		push	{lr}
 355              	.LCFI8:
 356              		.cfi_def_cfa_offset 4
 357              		.cfi_offset 14, -4
 358 0002 87B0     		sub	sp, sp, #28
 359              	.LCFI9:
 360              		.cfi_def_cfa_offset 32
  75:main.c        **** 
 361              		.loc 1 75 3 view .LVU94
 362 0004 FFF7FEFF 		bl	HAL_Init
 363              	.LVL8:
  82:main.c        **** 
 364              		.loc 1 82 3 view .LVU95
 365 0008 FFF7FEFF 		bl	SystemClock_Config
 366              	.LVL9:
  89:main.c        ****   MX_USART1_UART_Init();
 367              		.loc 1 89 3 view .LVU96
 368 000c FFF7FEFF 		bl	MX_GPIO_Init
 369              	.LVL10:
  90:main.c        ****   /* USER CODE BEGIN 2 */
 370              		.loc 1 90 3 view .LVU97
 371 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 372              	.LVL11:
  97:main.c        ****   while (1)
 373              		.loc 1 97 3 view .LVU98
  97:main.c        ****   while (1)
 374              		.loc 1 97 8 is_stmt 0 view .LVU99
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 15


 375 0014 01AC     		add	r4, sp, #4
 376 0016 084D     		ldr	r5, .L22
 377 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 378 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 379 001c 2B68     		ldr	r3, [r5]
 380 001e 2360     		str	r3, [r4]
 381              	.L20:
  98:main.c        ****   {
 382              		.loc 1 98 3 is_stmt 1 discriminator 1 view .LVU100
 101:main.c        ****     HAL_Delay(1000);
 383              		.loc 1 101 5 discriminator 1 view .LVU101
 384 0020 4FF47A73 		mov	r3, #1000
 385 0024 1422     		movs	r2, #20
 386 0026 01A9     		add	r1, sp, #4
 387 0028 0448     		ldr	r0, .L22+4
 388 002a FFF7FEFF 		bl	HAL_UART_Transmit
 389              	.LVL12:
 102:main.c        ****     /* USER CODE BEGIN 3 */
 390              		.loc 1 102 5 discriminator 1 view .LVU102
 391 002e 4FF47A70 		mov	r0, #1000
 392 0032 FFF7FEFF 		bl	HAL_Delay
 393              	.LVL13:
  98:main.c        ****   {
 394              		.loc 1 98 9 discriminator 1 view .LVU103
 395 0036 F3E7     		b	.L20
 396              	.L23:
 397              		.align	2
 398              	.L22:
 399 0038 00000000 		.word	.LC0
 400 003c 00000000 		.word	huart1
 401              		.cfi_endproc
 402              	.LFE65:
 404              		.comm	huart1,64,4
 405              		.text
 406              	.Letext0:
 407              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 408              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 409              		.file 5 "../../../Drivers/CMSIS/Include/core_cm3.h"
 410              		.file 6 "../../../Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 411              		.file 7 "../../../Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 412              		.file 8 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 413              		.file 9 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 414              		.file 10 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 415              		.file 11 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 416              		.file 12 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 417              		.file 13 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 418              		.file 14 "../../../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:16     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:112    .text.MX_GPIO_Init:0000000000000058 $d
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:118    .text.Error_Handler:0000000000000000 $t
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:125    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:157    .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:163    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:218    .text.MX_USART1_UART_Init:000000000000002c $d
                            *COM*:0000000000000040 huart1
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:224    .text.SystemClock_Config:0000000000000000 $t
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:231    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:336    .rodata.main.str1.4:0000000000000000 $d
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:340    .text.main:0000000000000000 $t
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:347    .text.main:0000000000000000 main
/var/folders/8_/jxtd4b9s00bc88bcp7k68tjr0000gn/T//ccdqRLRg.s:399    .text.main:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_UART_Transmit
HAL_Delay
