<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 20</title>
<LINK REL="Stylesheet" TITLE="v2html stylesheet" MEDIA="Screen" HREF="v2html.css">
</head>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p19.html#bottom_of_page">Prev Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><h1>Signals index</h1></center>
<dl>
<a name="index--W"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>W</b></a></tr></td></table>
<dt>&nbsp;<b><a name="W___ic_aligner"></a><a  href="icu_dpath.v.html#413">W : ic_aligner</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mj_s_mux4_d_8">mj_s_mux4_d_8:i_dout_4b_mux_31_24:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w0___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w0 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="w1___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w1 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="w2___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w2 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="w2i_g3_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w2i_g3_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___gen3_inc32">gen3_inc32:g_11_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w2_3_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w2_3_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g3_dec32">g3_dec32:g_11_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w2_3_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w2_3_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g3aoi_fa28">g3aoi_fa28:g_11_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w2_3_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w2_3_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g3aoi_fa32">g3aoi_fa32:g_11_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w3 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="w3i_3_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w3i_3_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4_dec32">g4_dec32:g_19_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3i_3_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w3i_3_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4oai_fa28">g4oai_fa28:g_19_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3i_3_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w3i_3_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4oai_fa32">g4oai_fa32:g_19_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3i_7_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w3i_7_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4_dec32">g4_dec32:g_23_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3i_7_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w3i_7_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4oai_fa28">g4oai_fa28:g_23_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3i_7_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w3i_7_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___g4oai_fa32">g4oai_fa32:g_23_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3_g3_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w3_g3_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___gen4_inc32">gen4_inc32:g_19_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w3_g7_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w3_g7_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#gd_in___gen4_inc32">gen4_inc32:g_23_0:gd_in</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w4 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="w4i_g11_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w4i_g11_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_i32">sum4s_i32:sum15_12:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4i_g15_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w4i_g15_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_i32">sum4s_i32:sum19_16:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4i_g3_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w4i_g3_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_i32">sum4s_i32:sum7_4:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4i_g7_0___inc32"></a><a  href="custom_cells_behv.v.html#587">w4i_g7_0 : inc32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_i32">sum4s_i32:sum11_8:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_11_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w4_11_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_dec32">sum4s_dec32:sum15_12:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_11_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w4_11_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa28">sum4s_fa28:sum15_12:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_11_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w4_11_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa32">sum4s_fa32:sum15_12:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_15_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w4_15_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_dec32">sum4s_dec32:sum19_16:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_15_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w4_15_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa28">sum4s_fa28:sum19_16:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_15_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w4_15_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa32">sum4s_fa32:sum19_16:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_3_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w4_3_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_dec32">sum4s_dec32:sum7_4:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_3_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w4_3_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa28">sum4s_fa28:sum7_4:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_3_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w4_3_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa32">sum4s_fa32:sum7_4:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_7_0___dec32"></a><a  href="custom_cells_behv.v.p5.html#4515">w4_7_0 : dec32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_dec32">sum4s_dec32:sum11_8:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_7_0___fa28"></a><a  href="custom_cells_behv.v.p3.html#2254">w4_7_0 : fa28</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa28">sum4s_fa28:sum11_8:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w4_7_0___fa32"></a><a  href="custom_cells_behv.v.html#966">w4_7_0 : fa32</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#csel___sum4s_fa32">sum4s_fa32:sum11_8:csel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w5___lbd32"></a><a  href="custom_cells_behv.v.p3.html#2139">w5 : lbd32</a></b> : reg</b>
<dt>&nbsp;<b><a name="wait_time___picoJavaII"></a><a  href="sys.v.html#143">wait_time : picoJavaII</a></b> : integer</b>
<dt>&nbsp;<b><a name="wb_addr___dcu_dpath"></a><a  href="dcu_dpath.v.html#140">wb_addr : dcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_se_32">ff_se_32:wb_addr_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_addr_d1___dcu_dpath"></a><a  href="dcu_dpath.v.html#143">wb_addr_d1 : dcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_32">ff_se_32:wb_addr_reg:out</a>&nbsp;, <a href="#in0___mux2_32">mux2_32:dcu_biu_adr_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_addr_tmp___dcu_dpath"></a><a  href="dcu_dpath.v.html#141">wb_addr_tmp : dcu_dpath</a></b> : wire</b>
<dt>&nbsp;<b><a name="wb_ce___dcctl"></a><a  href="dcctl.v.html#180">wb_ce : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_ce___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:wb_ce</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_ce___dcu_nocache">dcu_nocache:dcctl:wb_ce</a>&nbsp;, <a href="#wb_ce___dcu">dcu:dcctl:wb_ce</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_ce___dcu"></a><a  href="dcu.v.html#196">wb_ce : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_ce___dcctl">dcctl:dcctl:wb_ce</a>&nbsp;, <a href="#wb_ce___dcu_dpath">dcu_dpath:dcu_dpath:wb_ce</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_ce___dcu_dpath"></a><a  href="dcu_dpath.v.html#108">wb_ce : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#buf_ce___buffer">buffer:wr_buffer:buf_ce</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_ce___dcu_nocache">dcu_nocache:dcu_dpath:wb_ce</a>&nbsp;, <a href="#wb_ce___dcu">dcu:dcu_dpath:wb_ce</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_ce___dcu_nocache"></a><a  href="dcu_nocache.v.html#197">wb_ce : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_ce___dcctl">dcctl:dcctl:wb_ce</a>&nbsp;, <a href="#wb_ce___dcu_dpath">dcu_dpath:dcu_dpath:wb_ce</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_ce___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#54">wb_ce : wrbuf_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_ce___dcctl">dcctl:wrbuf_cntl:wb_ce</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_idle___dcctl"></a><a  href="dcctl.v.html#219">wb_idle : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_idle___dc_dec">dc_dec:dc_dec:wb_idle</a>&nbsp;, <a href="#wb_idle___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:wb_idle</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_idle___dc_dec"></a><a  href="dc_dec.v.html#180">wb_idle : dc_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_idle___dcctl">dcctl:dc_dec:wb_idle</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_idle___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#56">wb_idle : wrbuf_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_idle___dcctl">dcctl:wrbuf_cntl:wb_idle</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_next_state___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#85">wb_next_state : wrbuf_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sr_7">ff_sr_7:wb_state_reg:din</a>&nbsp;, <a href="#din___ff_s">ff_s:wb_state_reg_0:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_req___dcctl"></a><a  href="dcctl.v.html#220">wb_req : dcctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_req___dc_dec">dc_dec:dc_dec:wb_req</a>&nbsp;, <a href="#wb_req___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:wb_req</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_req___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#140">wb_req : dcudp_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#real_wb_req___dcctl">dcctl:dcudp_cntl:real_wb_req</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_req___dc_dec"></a><a  href="dc_dec.v.html#176">wb_req : dc_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_req___dcctl">dcctl:dc_dec:wb_req</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_req___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#59">wb_req : wrbuf_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_req___dcctl">dcctl:wrbuf_cntl:wb_req</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_sel___dcctl"></a><a  href="dcctl.v.html#181">wb_sel : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_sel___wrbuf_cntl">wrbuf_cntl:wrbuf_cntl:wb_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_sel___dcu_nocache">dcu_nocache:dcctl:wb_sel</a>&nbsp;, <a href="#wb_sel___dcu">dcu:dcctl:wb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_sel___dcu"></a><a  href="dcu.v.html#197">wb_sel : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_sel___dcctl">dcctl:dcctl:wb_sel</a>&nbsp;, <a href="#wb_sel___dcu_dpath">dcu_dpath:dcu_dpath:wb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_sel___dcu_dpath"></a><a  href="dcu_dpath.v.html#107">wb_sel : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#buf_sel___buffer">buffer:wr_buffer:buf_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_sel___dcu_nocache">dcu_nocache:dcu_dpath:wb_sel</a>&nbsp;, <a href="#wb_sel___dcu">dcu:dcu_dpath:wb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_sel___dcu_nocache"></a><a  href="dcu_nocache.v.html#198">wb_sel : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_sel___dcctl">dcctl:dcctl:wb_sel</a>&nbsp;, <a href="#wb_sel___dcu_dpath">dcu_dpath:dcu_dpath:wb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_sel___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#55">wb_sel : wrbuf_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_sel___dcctl">dcctl:wrbuf_cntl:wb_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___cpu"></a><a  href="cpu.v.html#232">wb_set_sel : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">DCU_MODULE:dcu:wb_set_sel&nbsp;, DTAG_MODULE:dtag_shell:wb_set_sel&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dcctl"></a><a  href="dcctl.v.html#182">wb_set_sel : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dcudp_cntl">dcudp_cntl:dcudp_cntl:wb_set_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dcu_nocache">dcu_nocache:dcctl:wb_set_sel</a>&nbsp;, <a href="#wb_set_sel___dcu">dcu:dcctl:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dcu"></a><a  href="dcu.v.html#157">wb_set_sel : dcu</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dcctl">dcctl:dcctl:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#122">wb_set_sel : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dcctl">dcctl:dcudp_cntl:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dcu_nocache"></a><a  href="dcu_nocache.v.html#157">wb_set_sel : dcu_nocache</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dcctl">dcctl:dcctl:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dtag"></a><a  href="dtag.v.html#69">wb_set_sel : dtag</a></b> : input wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dtag_top">dtag_top:dtag:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dtag_dummy"></a><a  href="dtag_dummy.v.html#56">wb_set_sel : dtag_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="wb_set_sel___dtag_misc"></a><a  href="dtag_misc.v.html#39">wb_set_sel : dtag_misc</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in___mj_s_ff_s_d">mj_s_ff_s_d:ff5:in</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dtag_shell">dtag_shell:dtag_misc:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dtag_shell"></a><a  href="dtag_shell.v.html#56">wb_set_sel : dtag_shell</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dtag_top">dtag_top:dtag_top:wb_set_sel</a>&nbsp;, <a href="#wb_set_sel___dtag_misc">dtag_misc:dtag_misc:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_set_sel___dtag_top"></a><a  href="dtag_top.v.html#47">wb_set_sel : dtag_top</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dtag">dtag:dtag:wb_set_sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wb_set_sel___dtag_shell">dtag_shell:dtag_top:wb_set_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wb_start___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#86">wb_start : wrbuf_cntl</a></b> : wire</b>
<dt>&nbsp;<b><a name="wb_state___wrbuf_cntl"></a><a  href="wrbuf_cntl.v.html#84">wb_state : wrbuf_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr_7">ff_sr_7:wb_state_reg:out</a>&nbsp;, <a href="#out___ff_s">ff_s:wb_state_reg_0:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcache_ram0_LocalBist"></a><a  href="dcram_top.v.html#127">we : dcache_ram0_LocalBist</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_we0___dcram_top">dcram_top:dcache_ram0_Bist_Ins:int_we0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcache_ram1_LocalBist"></a><a  href="dcram_top.v.html#141">we : dcache_ram1_LocalBist</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_we1___dcram_top">dcram_top:dcache_ram1_Bist_Ins:int_we1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcram"></a><a  href="dcram.v.html#57">we : dcram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#we___dcram_top">dcram_top:dcram:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcram_dummy"></a><a  href="dcram_dummy.v.html#35">we : dcram_dummy</a></b> : input</b>
<dt>&nbsp;<b><a name="we___dcram_misc"></a><a  href="dcram_misc.v.html#33">we : dcram_misc</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___mj_s_ff_s_d_4">mj_s_ff_s_d_4:ff3:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#we___dcram_shell">dcram_shell:dcram_misc:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcram_shell"></a><a  href="dcram_shell.v.html#35">we : dcram_shell</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___dcram_top">dcram_top:dcram_top:we</a>&nbsp;, <a href="#we___dcram_misc">dcram_misc:dcram_misc:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dcram_top"></a><a  href="dcram_top.v.html#36">we : dcram_top</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___dcram">dcram:dcram:we</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#we___dcram_shell">dcram_shell:dcram_top:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dram"></a><a  href="dcram.v.html#184">we : dram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#we0___dcram">dcram:dcache_ram0:we0</a>&nbsp;, <a href="#we1___dcram">dcram:dcache_ram1:we1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dtag"></a><a  href="dtag.v.html#118">we : dtag</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___dtram">dtram:dtag_ram1:we</a>&nbsp;, <a href="#we___dtram">dtram:dtag_ram0:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___dtram"></a><a  href="dtag.v.html#222">we : dtram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#we___dtag">dtag:dtag_ram1:we</a>&nbsp;, <a href="#we___dtag">dtag:dtag_ram0:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___iram"></a><a  href="icram_shell.v.html#229">we : iram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#write_en_q___icram">icram:iram:write_en_q</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___itram"></a><a  href="itag_shell.v.html#271">we : itram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#tag_we_q___itag">itag:itram:tag_we_q</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___rrdtag_0_LocalBist"></a><a  href="dtag_top.v.html#158">we : rrdtag_0_LocalBist</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_we0___dtag_top">dtag_top:rrdtag_0_Bist_Ins:int_we0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___rrdtag_1_LocalBist"></a><a  href="dtag_top.v.html#174">we : rrdtag_1_LocalBist</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_we1___dtag_top">dtag_top:rrdtag_1_Bist_Ins:int_we1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we___stram"></a><a  href="dtag.v.html#266">we : stram</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#statwe___dtag">dtag:status_ram:statwe</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we0___dcram"></a><a  href="dcram.v.html#88">we0 : dcram</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___dram">dram:dcache_ram0:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we1___dcram"></a><a  href="dcram.v.html#89">we1 : dcram</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___dram">dram:dcache_ram1:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="web___rr512x5_LocalBist"></a><a  href="dtag_top.v.html#189">web : rr512x5_LocalBist</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#int_web___dtag_top">dtag_top:rr512x5_Bist_Ins:int_web</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we____dram"></a><a  href="dcram.v.html#194">we_ : dram</a></b> : wire (used in @negedge)</b>
<dt>&nbsp;<b><a name="we____dtram"></a><a  href="dtag.v.html#226">we_ : dtram</a></b> : wire (used in @negedge)</b>
<dt>&nbsp;<b><a name="we____itram"></a><a  href="itag_shell.v.html#275">we_ : itram</a></b> : wire (used in @negedge)</b>
<dt>&nbsp;<b><a name="we____stram"></a><a  href="dtag.v.html#270">we_ : stram</a></b> : wire (used in @negedge)</b>
<dt>&nbsp;<b><a name="we_d___rf"></a><a  href="rcu_dpath.v.html#816">we_d : rf</a></b> : input (used in @posedge)</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#scache_wr_miss_w___rcu_dpath">rcu_dpath:scache:scache_wr_miss_w</a>&nbsp;, <a href="#iu_data_we_w___rcu_dpath">rcu_dpath:scache:iu_data_we_w</a>&nbsp;, <a href="#clk___rcu_dpath">rcu_dpath:scache:clk</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="we_e___rf"></a><a  href="rcu_dpath.v.html#817">we_e : rf</a></b> : input (used in @posedge)</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#smu_we___rcu_dpath">rcu_dpath:scache:smu_we</a>&nbsp;, <a href="#clk___rcu_dpath">rcu_dpath:scache:clk</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wide___ex_ctl"></a><a  href="ex_ctl.v.html#752">wide : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="word_addr___dcctl"></a><a  href="dcctl.v.html#183">word_addr : dcctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#word_addr___dcudp_cntl">dcudp_cntl:dcudp_cntl:word_addr</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#word_addr___dcu_nocache">dcu_nocache:dcctl:word_addr</a>&nbsp;, <a href="#word_addr___dcu">dcu:dcctl:word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_addr___dcu"></a><a  href="dcu.v.html#199">word_addr : dcu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#word_addr___dcctl">dcctl:dcctl:word_addr</a>&nbsp;, <a href="#word_addr___dcu_dpath">dcu_dpath:dcu_dpath:word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_addr___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#101">word_addr : dcudp_cntl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#word_addr___dcctl">dcctl:dcudp_cntl:word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_addr___dcu_dpath"></a><a  href="dcu_dpath.v.html#93">word_addr : dcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#word_addr___dcu_nocache">dcu_nocache:dcu_dpath:word_addr</a>&nbsp;, <a href="#word_addr___dcu">dcu:dcu_dpath:word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_addr___dcu_nocache"></a><a  href="dcu_nocache.v.html#200">word_addr : dcu_nocache</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#word_addr___dcctl">dcctl:dcctl:word_addr</a>&nbsp;, <a href="#word_addr___dcu_dpath">dcu_dpath:dcu_dpath:word_addr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_sel___shift_64"></a><a  href="custom_cells_behv.v.p4.html#3197">word_sel : shift_64</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#shifter_word_sel___ex_dpath">ex_dpath:dpath_shifter:shifter_word_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="word_we___dc_dec"></a><a  href="dc_dec.v.html#267">word_we : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="wrbuf_data___dcu_dpath"></a><a  href="dcu_dpath.v.html#147">wrbuf_data : dcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mx21_32_l">mx21_32_l:dcu_biu_d_mx:in0</a>&nbsp;, <a href="#dout___buffer">buffer:wr_buffer:dout</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="write_const_pool___ex_ctl"></a><a  href="ex_ctl.v.html#884">write_const_pool : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_const_pool___rs1_dec"></a><a  href="rs1_dec.v.html#70">write_const_pool : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_en_q___icram"></a><a  href="icram_shell.v.html#179">write_en_q : icram</a></b> : reg</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#we___iram">iram:iram:we</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="write_frame___ex_ctl"></a><a  href="ex_ctl.v.html#881">write_frame : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_frame___rs1_dec"></a><a  href="rs1_dec.v.html#70">write_frame : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_gl0___rs1_dec"></a><a  href="rs1_dec.v.html#69">write_gl0 : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_gl1___rs1_dec"></a><a  href="rs1_dec.v.html#69">write_gl1 : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_gl2___rs1_dec"></a><a  href="rs1_dec.v.html#69">write_gl2 : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_gl3___rs1_dec"></a><a  href="rs1_dec.v.html#69">write_gl3 : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global0___ex_ctl"></a><a  href="ex_ctl.v.html#898">write_global0 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global0___rcu_ctl"></a><a  href="rcu_ctl.v.html#257">write_global0 : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global1___ex_ctl"></a><a  href="ex_ctl.v.html#899">write_global1 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global1___rcu_ctl"></a><a  href="rcu_ctl.v.html#258">write_global1 : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global2___ex_ctl"></a><a  href="ex_ctl.v.html#900">write_global2 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global2___rcu_ctl"></a><a  href="rcu_ctl.v.html#259">write_global2 : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global3___ex_ctl"></a><a  href="ex_ctl.v.html#901">write_global3 : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_global3___rcu_ctl"></a><a  href="rcu_ctl.v.html#260">write_global3 : rcu_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_n___fram32_8"></a><a  href="custom_cells_behv.v.p5.html#4216">write_n : fram32_8</a></b> : input</b>
<dt>&nbsp;<b><a name="write_n___fram37_8"></a><a  href="custom_cells_behv.v.p5.html#4292">write_n : fram37_8</a></b> : input</b>
<dt>&nbsp;<b><a name="write_n___fram48_8"></a><a  href="custom_cells_behv.v.p5.html#4370">write_n : fram48_8</a></b> : input</b>
<dt>&nbsp;<b><a name="write_n___fram58_4"></a><a  href="custom_cells_behv.v.p5.html#4449">write_n : fram58_4</a></b> : input</b>
<dt>&nbsp;<b><a name="write_optop___ex_ctl"></a><a  href="ex_ctl.v.html#882">write_optop : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_optop___rs1_dec"></a><a  href="rs1_dec.v.html#70">write_optop : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_pc___ex_ctl"></a><a  href="ex_ctl.v.html#879">write_pc : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:write_pc_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="write_pc_e___ex_ctl"></a><a  href="ex_ctl.v.html#994">write_pc_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:write_pc_e_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="write_ptr___fram32_8"></a><a  href="custom_cells_behv.v.p5.html#4217">write_ptr : fram32_8</a></b> : input wire</b>
<dt>&nbsp;<b><a name="write_ptr___fram37_8"></a><a  href="custom_cells_behv.v.p5.html#4293">write_ptr : fram37_8</a></b> : input wire</b>
<dt>&nbsp;<b><a name="write_ptr___fram48_8"></a><a  href="custom_cells_behv.v.p5.html#4371">write_ptr : fram48_8</a></b> : input wire</b>
<dt>&nbsp;<b><a name="write_ptr___fram58_4"></a><a  href="custom_cells_behv.v.p5.html#4450">write_ptr : fram58_4</a></b> : input wire</b>
<dt>&nbsp;<b><a name="write_reg_request_made___ucode_monitor"></a><a  href="ucode_monitor.v.html#462">write_reg_request_made : ucode_monitor</a></b> : integer</b>
<dt>&nbsp;<b><a name="write_req_killed___ucode_monitor"></a><a  href="ucode_monitor.v.html#403">write_req_killed : ucode_monitor</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_set_sel___dcudp_cntl"></a><a  href="dcudp_cntl.v.html#185">write_set_sel : dcudp_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in0___mux4">mux4:dcu_bank_sel_mux:in0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="write_vars___ex_ctl"></a><a  href="ex_ctl.v.html#880">write_vars : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="write_vars___rs1_dec"></a><a  href="rs1_dec.v.html#70">write_vars : rs1_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="wr_byte___dc_dec"></a><a  href="dc_dec.v.html#261">wr_byte : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="wr_miss___dcu_dpath"></a><a  href="dcu_dpath.v.html#144">wr_miss : dcu_dpath</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_se_32">ff_se_32:write_miss_reg:out</a>&nbsp;, <a href="#in1___mux2_8">mux2_8:merge_data_mux3:in1</a>&nbsp;, <a href="#in1___mux2_8">mux2_8:merge_data_mux2:in1</a>&nbsp;, <a href="#in1___mux2_8">mux2_8:merge_data_mux1:in1</a>&nbsp;, <a href="#in1___mux2_8">mux2_8:merge_data_mux0:in1</a>&nbsp;, <a href="#in1___mx21_32_l">mx21_32_l:dcu_biu_d_mx:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_oppend___dc_dec"></a><a  href="dc_dec.v.html#264">wr_oppend : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="wr_optop___picoJavaII"></a><a  href="sys.v.html#87">wr_optop : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="wr_optop_data_e___ex"></a><a  href="ex.v.html#321">wr_optop_data_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_data_e___ex_dpath">ex_dpath:ex_dpath:wr_optop_data_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_data_e___iu">iu:ex:wr_optop_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_data_e___ex_dpath"></a><a  href="ex_dpath.v.html#174">wr_optop_data_e : ex_dpath</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mux2_32">mux2_32:wr_optop_mux:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_data_e___ex">ex:ex_dpath:wr_optop_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_data_e___iu"></a><a  href="iu.v.html#254">wr_optop_data_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_data_e___ex">ex:ex:wr_optop_data_e</a>&nbsp;, <a href="#iu_data_e___pipe">pipe:pipe:iu_data_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_e___ex"></a><a  href="ex.v.html#242">wr_optop_e : ex</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___ex_ctl">ex_ctl:ex_ctl:wr_optop_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___iu">iu:ex:wr_optop_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_e___ex_ctl"></a><a  href="ex_ctl.v.html#326">wr_optop_e : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___ex">ex:ex_ctl:wr_optop_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_e___iu"></a><a  href="iu.v.html#253">wr_optop_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___ex">ex:ex:wr_optop_e</a>&nbsp;, <a href="#wr_optop_e___pipe">pipe:pipe:wr_optop_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_e___pipe"></a><a  href="pipe.v.html#166">wr_optop_e : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___pipe_cntl">pipe_cntl:pipe_cntl:wr_optop_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___iu">iu:pipe:wr_optop_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#149">wr_optop_e : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_e___pipe">pipe:pipe_cntl:wr_optop_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_mux_sel___ex"></a><a  href="ex.v.html#444">wr_optop_mux_sel : ex</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#wr_optop_mux_sel___ex_ctl">ex_ctl:ex_ctl:wr_optop_mux_sel</a>&nbsp;, <a href="#wr_optop_mux_sel___ex_dpath">ex_dpath:ex_dpath:wr_optop_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_mux_sel___ex_ctl"></a><a  href="ex_ctl.v.html#542">wr_optop_mux_sel : ex_ctl</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_mux_sel___ex">ex:ex_ctl:wr_optop_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_mux_sel___ex_dpath"></a><a  href="ex_dpath.v.html#292">wr_optop_mux_sel : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mux2_32">mux2_32:wr_optop_mux:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#wr_optop_mux_sel___ex">ex:ex_dpath:wr_optop_mux_sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_r___ex_ctl"></a><a  href="ex_ctl.v.html#971">wr_optop_r : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#din___ff_sre">ff_sre:wr_optop_e_flop:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_optop_raw_e___ex_ctl"></a><a  href="ex_ctl.v.html#972">wr_optop_raw_e : ex_ctl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:wr_optop_e_flop:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="wr_short___dc_dec"></a><a  href="dc_dec.v.html#263">wr_short : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="wr_word___dc_dec"></a><a  href="dc_dec.v.html#262">wr_word : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="w_mx_a___ucode_dat"></a><a  href="ucode_dat.v.html#188">w_mx_a : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux6_d_32">mj_s_mux6_d_32:mux6_w_mx_a:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w_mx_b0___ucode_dat"></a><a  href="ucode_dat.v.html#188">w_mx_b0 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux4_d_32">mj_s_mux4_d_32:mux4_w_mx_b0:mx_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="w_mx_b1___ucode_dat"></a><a  href="ucode_dat.v.html#188">w_mx_b1 : ucode_dat</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#mx_out___mj_s_mux3_d_32">mj_s_mux3_d_32:mux3_w_mx_b1:mx_out</a>&nbsp;</td></tr>
</table></div>
</dl>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p21.html">Next Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</td>
  <td><i>Created:</td><td><i>Wed Mar 24 09:43:03 1999</td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <A target="_top" href="http://www.abrizio.com/v2html/v2html.html">  v2html 5.0</A> 
 (written by <A href="mailto:v2html@iname.com">Costas Calamvokis</A>).</i></td><td align="right"><B><A href="http://www.abrizio.com/v2html/help_5_0.html?">Help</A></B></td></tr></table></body>
</html>
