Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 16:53:14 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_336_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 Delay1No39_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum17_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.108ns (31.326%)  route 2.429ns (68.674%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 6.994 - 4.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.688ns (routing 1.576ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.429ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=37318, routed)       2.688     3.639    Delay1No39_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X138Y222       FDCE                                         r  Delay1No39_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y222       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.718 r  Delay1No39_instance/Y_reg[27]/Q
                         net (fo=8, routed)           0.745     4.463    Delay1No38_instance/Y_reg[33]_0[27]
    SLICE_X128Y176       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.586 r  Delay1No38_instance/geqOp_carry__0_i_11__1/O
                         net (fo=1, routed)           0.022     4.608    Sum17_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X128Y176       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.767 r  Sum17_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.793    Sum17_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y177       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.845 r  Sum17_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.312     5.157    Delay1No39_instance/CO[0]
    SLICE_X127Y181       LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.074     5.231 f  Delay1No39_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.335     5.566    Delay1No38_instance/Y_reg[23]_0[0]
    SLICE_X125Y181       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.716 f  Delay1No38_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.094     5.810    Delay1No38_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X125Y179       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.860 r  Delay1No38_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.531     6.391    Delay1No39_instance/Y_reg[23]_0
    SLICE_X130Y169       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     6.540 r  Delay1No39_instance/shiftedFracY_d1[18]_i_3__1/O
                         net (fo=5, routed)           0.214     6.754    Delay1No39_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X130Y171       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.904 r  Delay1No39_instance/shiftedFracY_d1[10]_i_2__1/O
                         net (fo=2, routed)           0.101     7.005    Delay1No39_instance/level4__0[6]
    SLICE_X132Y171       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     7.127 r  Delay1No39_instance/shiftedFracY_d1[26]_i_1__1/O
                         net (fo=1, routed)           0.049     7.176    Sum17_0_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X132Y171       FDRE                                         r  Sum17_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=37318, routed)       2.334     6.994    Sum17_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y171       FDRE                                         r  Sum17_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.438     7.432    
                         clock uncertainty           -0.035     7.397    
    SLICE_X132Y171       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.422    Sum17_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.246    




