INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/GPReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/InstrDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/InstrMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sources_1/new/TopLevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/CA_ganz/CA_ganz.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
