Analysis & Synthesis report for demo_1
Thu Oct 27 22:12:05 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |demo_1|oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: clock:inst2|altpll:altpll_component
 15. altpll Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 27 22:12:05 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; demo_1                                      ;
; Top-level Entity Name              ; demo_1                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,760                                       ;
;     Total combinational functions  ; 1,244                                       ;
;     Dedicated logic registers      ; 1,120                                       ;
; Total registers                    ; 1120                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; demo_1             ; demo_1             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; oled_demo.v                      ; yes             ; User Verilog HDL File              ; /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v       ;         ;
; demo_1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/demo_1.bdf        ;         ;
; clock.v                          ; yes             ; User Wizard-Generated File         ; /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/clock.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/clock_altpll.v                ; yes             ; Auto-Generated Megafunction        ; /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/db/clock_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,760                                                                            ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 1244                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 490                                                                              ;
;     -- 3 input functions                    ; 171                                                                              ;
;     -- <=2 input functions                  ; 583                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 678                                                                              ;
;     -- arithmetic mode                      ; 566                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 1120                                                                             ;
;     -- Dedicated logic registers            ; 1120                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 7                                                                                ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; clock:inst2|altpll:altpll_component|clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1121                                                                             ;
; Total fan-out                               ; 7501                                                                             ;
; Average fan-out                             ; 3.15                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name  ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
; |demo_1                                ; 1244 (0)          ; 1120 (0)     ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |demo_1                                                                 ; demo_1       ; work         ;
;    |clock:inst2|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_1|clock:inst2                                                     ; clock        ; work         ;
;       |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_1|clock:inst2|altpll:altpll_component                             ; altpll       ; work         ;
;          |clock_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_1|clock:inst2|altpll:altpll_component|clock_altpll:auto_generated ; clock_altpll ; work         ;
;    |oled_demo:inst|                    ; 1244 (1244)       ; 1120 (1120)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_1|oled_demo:inst                                                  ; oled_demo    ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |demo_1|clock:inst2 ; clock.v         ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_1|oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+
; Name                                                 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10010 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10001 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10000 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01111 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01110 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01101 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01100 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01011 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01010 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01001 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01000 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00111 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00110 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00101 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00100 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00011 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00010 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00001 ; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00000 ;
+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00000 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00001 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00010 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00011 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00100 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00101 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00110 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.00111 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01000 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01001 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01010 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01011 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01100 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01101 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01110 ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.01111 ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10000 ; 0                                                    ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10001 ; 0                                                    ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
; ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state.10010 ; 1                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 0                                                    ; 1                                                    ;
+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                                                               ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[0]         ; Stuck at GND due to stuck port data_in                                                           ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[0]         ; Stuck at GND due to stuck port data_in                                                           ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[0]         ; Stuck at GND due to stuck port data_in                                                           ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[0]         ; Stuck at GND due to stuck port data_in                                                           ;
; oled_demo:inst|control_contrast[0..7]                                                ; Stuck at VCC due to stuck port data_in                                                           ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_char_buffer[4..7]      ; Stuck at GND due to stuck port data_in                                                           ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[0] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[1] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[1] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[2] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[2] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[3] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[3] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[4] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[4] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[5] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[5] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[6] ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[6] ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_con_contrast_buffer[7] ;
; oled_demo:inst|val2[1]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val1[0]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val3[0]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val6[0]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val7[1]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val4[0]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|val5[1]                                                               ; Merged with oled_demo:inst|val0[1]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[1]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[1]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val1_buffer[0]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[0]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val6_buffer[0]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[0]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[1]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[1]         ;
; oled_demo:inst|val2[2]                                                               ; Merged with oled_demo:inst|val0[2]                                                               ;
; oled_demo:inst|val5[2]                                                               ; Merged with oled_demo:inst|val4[1]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[2]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[2]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[2]         ;
; oled_demo:inst|val3[1]                                                               ; Merged with oled_demo:inst|val0[2]                                                               ;
; oled_demo:inst|val5[3]                                                               ; Merged with oled_demo:inst|val4[2]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[2]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[3]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[2]         ;
; oled_demo:inst|val5[4]                                                               ; Merged with oled_demo:inst|val4[3]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[4]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[3]         ;
; oled_demo:inst|val6[1]                                                               ; Merged with oled_demo:inst|val4[1]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val6_buffer[1]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state~23                     ; Lost fanout                                                                                      ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state~24                     ; Lost fanout                                                                                      ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state~25                     ; Lost fanout                                                                                      ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state~26                     ; Lost fanout                                                                                      ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_spi_4_1_state~27                     ; Lost fanout                                                                                      ;
; oled_demo:inst|val0[2]                                                               ; Merged with oled_demo:inst|val1[1]                                                               ;
; oled_demo:inst|val2[3]                                                               ; Merged with oled_demo:inst|val3[2]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[1]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val1_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[3]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[2]         ;
; oled_demo:inst|val3[3]                                                               ; Merged with oled_demo:inst|val2[4]                                                               ;
; oled_demo:inst|val5[5]                                                               ; Merged with oled_demo:inst|val4[4]                                                               ;
; oled_demo:inst|val7[2]                                                               ; Merged with oled_demo:inst|val4[1]                                                               ;
; oled_demo:inst|val0[3]                                                               ; Merged with oled_demo:inst|val1[2]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[3]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[4]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[5]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[4]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val7_buffer[2]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[1]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[3]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val1_buffer[2]         ;
; oled_demo:inst|val1[3]                                                               ; Merged with oled_demo:inst|val0[4]                                                               ;
; oled_demo:inst|val2[5]                                                               ; Merged with oled_demo:inst|val3[4]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val1_buffer[3]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[4]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[5]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[4]         ;
; oled_demo:inst|val0[5]                                                               ; Merged with oled_demo:inst|val1[4]                                                               ;
; oled_demo:inst|val2[6]                                                               ; Merged with oled_demo:inst|val3[5]                                                               ;
; oled_demo:inst|val5[6]                                                               ; Merged with oled_demo:inst|val4[5]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val0_buffer[5]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val1_buffer[4]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[6]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[5]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[6]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[5]         ;
; oled_demo:inst|val2[7]                                                               ; Merged with oled_demo:inst|val3[6]                                                               ;
; oled_demo:inst|val5[7]                                                               ; Merged with oled_demo:inst|val4[6]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val2_buffer[7]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val3_buffer[6]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[7]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[6]         ;
; oled_demo:inst|val4[7]                                                               ; Merged with oled_demo:inst|val5[8]                                                               ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val4_buffer[7]         ; Merged with oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_val5_buffer[8]         ;
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_char_slice_counter[3]  ; Stuck at GND due to stuck port data_in                                                           ;
; Total Number of Removed Registers = 83                                               ;                                                                                                  ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1120  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1120  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 497   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_state[0] ; 11      ;
; oled_demo:inst|control_inversion                                       ; 1       ;
; Total number of inverted registers = 2                                 ;         ;
+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |demo_1|oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_char_counter       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |demo_1|oled_demo:inst|ssd1306_8x64bit_driver_1_ssd1306_8x64bit_fsm_1_char_slice_counter ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:inst2|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; clock_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; clock:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 1120                        ;
;     CLR               ; 623                         ;
;     ENA CLR           ; 497                         ;
; cycloneiii_lcell_comb ; 1248                        ;
;     arith             ; 566                         ;
;         2 data inputs ; 562                         ;
;         3 data inputs ; 4                           ;
;     normal            ; 682                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 167                         ;
;         4 data inputs ; 490                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 27 22:11:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demo_1 -c demo_1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file oled_demo.v
    Info (12023): Found entity 1: oled_demo File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file demo_1.bdf
    Info (12023): Found entity 1: demo_1
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/clock.v Line: 40
Info (12127): Elaborating entity "demo_1" for the top level hierarchy
Info (12128): Elaborating entity "oled_demo" for hierarchy "oled_demo:inst"
Warning (10230): Verilog HDL assignment warning at oled_demo.v(659): truncated value with size 32 to match size of target (7) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 659
Warning (10230): Verilog HDL assignment warning at oled_demo.v(672): truncated value with size 32 to match size of target (4) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 672
Warning (10230): Verilog HDL assignment warning at oled_demo.v(678): truncated value with size 32 to match size of target (8) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 678
Warning (10175): Verilog HDL warning at oled_demo.v(692): ignoring unsupported system task File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 692
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(99): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 99
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(109): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 109
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(115): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 115
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(125): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 125
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(131): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 131
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(141): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 141
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(147): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 147
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(157): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 157
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(163): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 163
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(173): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 173
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(179): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 179
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(189): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 189
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(195): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 195
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(205): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 205
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(212): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 212
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(222): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 222
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(228): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 228
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(239): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 239
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(245): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 245
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(255): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 255
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(268): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 268
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(658): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 658
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(662): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 662
Warning (10935): Verilog HDL Casex/Casez warning at oled_demo.v(668): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 668
Warning (10175): Verilog HDL warning at oled_demo.v(807): ignoring unsupported system task File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 807
Warning (10240): Verilog HDL Always Construct warning at oled_demo.v(948): inferring latch(es) for variable "val0", which holds its previous value in one or more paths through the always construct File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 948
Warning (10240): Verilog HDL Always Construct warning at oled_demo.v(968): inferring latch(es) for variable "val2", which holds its previous value in one or more paths through the always construct File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 968
Warning (10240): Verilog HDL Always Construct warning at oled_demo.v(998): inferring latch(es) for variable "val5", which holds its previous value in one or more paths through the always construct File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 998
Warning (10240): Verilog HDL Always Construct warning at oled_demo.v(1018): inferring latch(es) for variable "val7", which holds its previous value in one or more paths through the always construct File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 1018
Info (10041): Inferred latch for "val7[0]" at oled_demo.v(1018) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 1018
Info (10041): Inferred latch for "val5[0]" at oled_demo.v(998) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 998
Info (10041): Inferred latch for "val2[0]" at oled_demo.v(968) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 968
Info (10041): Inferred latch for "val0[0]" at oled_demo.v(948) File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 948
Info (12128): Elaborating entity "clock" for hierarchy "clock:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "clock:inst2|altpll:altpll_component" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/clock.v Line: 91
Info (12130): Elaborated megafunction instantiation "clock:inst2|altpll:altpll_component" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/clock.v Line: 91
Info (12133): Instantiated megafunction "clock:inst2|altpll:altpll_component" with the following parameter: File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/clock.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_altpll.v
    Info (12023): Found entity 1: clock_altpll File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/db/clock_altpll.v Line: 30
Info (12128): Elaborating entity "clock_altpll" for hierarchy "clock:inst2|altpll:altpll_component|clock_altpll:auto_generated" File: /home/jkt/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (13000): Registers with preset signals will power-up high File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 93
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "oled_demo:inst|ssd1306_8x64bit_driver_1_char_rom_address[5]~4" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 93
    Info (17048): Logic cell "oled_demo:inst|ssd1306_8x64bit_driver_1_char_rom_address[6]~6" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 93
    Info (17048): Logic cell "oled_demo:inst|ssd1306_8x64bit_driver_1_char_rom_address[4]~8" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 93
    Info (17048): Logic cell "oled_demo:inst|ssd1306_8x64bit_driver_1_char_rom_address[3]~10" File: /home/jkt/myGitProjects/myHDL_shenanigans/ssd1306_8x64bit_driver_demo_1/oled_demo.v Line: 93
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 1764 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1283 megabytes
    Info: Processing ended: Thu Oct 27 22:12:05 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:41


