
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006314  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000edc  080064c4  080064c4  000074c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a0  080073a0  00009074  2**0
                  CONTENTS
  4 .ARM          00000008  080073a0  080073a0  000083a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073a8  080073a8  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073a8  080073a8  000083a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073ac  080073ac  000083ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080073b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009074  2**0
                  CONTENTS
 10 .bss          000004b0  20000074  20000074  00009074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000524  20000524  00009074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ccbe  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000225a  00000000  00000000  00015d62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b48  00000000  00000000  00017fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008c6  00000000  00000000  00018b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023fa1  00000000  00000000  000193ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d581  00000000  00000000  0003d36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7ada  00000000  00000000  0004a8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001223ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032ec  00000000  00000000  00122410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001256fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080064ac 	.word	0x080064ac

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	080064ac 	.word	0x080064ac

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:

static uint8_t uart_rx_fifo[DMA_BUF_SIZE];
static dma_event_t dma_uart_rx = { 0, DMA_BUF_SIZE, 0, 0, 0 };

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;

	HAL_UART_Abort(&huart6);
 8000596:	4817      	ldr	r0, [pc, #92]	@ (80005f4 <fpc_hal_init+0x64>)
 8000598:	f004 f88e 	bl	80046b8 <HAL_UART_Abort>
	volatile uint32_t tmpreg = huart6.Instance->SR;
 800059c:	4b15      	ldr	r3, [pc, #84]	@ (80005f4 <fpc_hal_init+0x64>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	603b      	str	r3, [r7, #0]
	tmpreg = huart6.Instance->DR;
 80005a4:	4b13      	ldr	r3, [pc, #76]	@ (80005f4 <fpc_hal_init+0x64>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	603b      	str	r3, [r7, #0]
	(void)tmpreg;
 80005ac:	683b      	ldr	r3, [r7, #0]

	/* Clear IDLE Flag */
	__HAL_UART_CLEAR_FLAG(&huart6, UART_IT_IDLE);
 80005ae:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <fpc_hal_init+0x64>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4a11      	ldr	r2, [pc, #68]	@ (80005f8 <fpc_hal_init+0x68>)
 80005b4:	601a      	str	r2, [r3, #0]
	/* Enable UART IDLE interrupt */
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 80005b6:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <fpc_hal_init+0x64>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	68da      	ldr	r2, [r3, #12]
 80005bc:	4b0d      	ldr	r3, [pc, #52]	@ (80005f4 <fpc_hal_init+0x64>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	f042 0210 	orr.w	r2, r2, #16
 80005c4:	60da      	str	r2, [r3, #12]

	/* Start UART RX */
	status = HAL_UART_Receive_DMA(&huart6, uart_rx_fifo, DMA_BUF_SIZE);
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	490c      	ldr	r1, [pc, #48]	@ (80005fc <fpc_hal_init+0x6c>)
 80005ca:	480a      	ldr	r0, [pc, #40]	@ (80005f4 <fpc_hal_init+0x64>)
 80005cc:	f003 ffd0 	bl	8004570 <HAL_UART_Receive_DMA>
 80005d0:	4603      	mov	r3, r0
 80005d2:	71fb      	strb	r3, [r7, #7]

	if (status != HAL_OK) {
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d004      	beq.n	80005e4 <fpc_hal_init+0x54>
		fpc_sample_logf("DMA RX Start Failed! Status: %d\r\n", status);
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	4619      	mov	r1, r3
 80005de:	4808      	ldr	r0, [pc, #32]	@ (8000600 <fpc_hal_init+0x70>)
 80005e0:	f000 f854 	bl	800068c <fpc_sample_logf>
	}

	hal_set_if_config(HAL_IF_CONFIG_UART);
 80005e4:	2001      	movs	r0, #1
 80005e6:	f001 faa9 	bl	8001b3c <hal_set_if_config>
    return FPC_RESULT_OK;
 80005ea:	2300      	movs	r3, #0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000020c 	.word	0x2000020c
 80005f8:	efffffef 	.word	0xefffffef
 80005fc:	20000098 	.word	0x20000098
 8000600:	080064c4 	.word	0x080064c4

08000604 <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
 8000610:	603b      	str	r3, [r7, #0]
	int rc = uart_host_transmit(data, len, timeout, flush);
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	68f8      	ldr	r0, [r7, #12]
 800061a:	f000 f8fd 	bl	8000818 <uart_host_transmit>
 800061e:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d101      	bne.n	800062a <fpc_hal_tx+0x26>
 8000626:	2300      	movs	r3, #0
 8000628:	e000      	b.n	800062c <fpc_hal_tx+0x28>
 800062a:	230b      	movs	r3, #11
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0
 800063a:	60f8      	str	r0, [r7, #12]
 800063c:	60b9      	str	r1, [r7, #8]
 800063e:	607a      	str	r2, [r7, #4]
	int rc = uart_host_receive(data, len, timeout);
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	68b9      	ldr	r1, [r7, #8]
 8000644:	68f8      	ldr	r0, [r7, #12]
 8000646:	f000 f95d 	bl	8000904 <uart_host_receive>
 800064a:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d101      	bne.n	8000656 <fpc_hal_rx+0x22>
 8000652:	2300      	movs	r3, #0
 8000654:	e000      	b.n	8000658 <fpc_hal_rx+0x24>
 8000656:	230b      	movs	r3, #11
}
 8000658:	4618      	mov	r0, r3
 800065a:	3718      	adds	r7, #24
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
	// 2. On v√©rifie le compteur seulement si le DMA est actif
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) != dma_uart_rx.prev_cndtr) {
		return 1;
	}*/

	return rx_available ? 1 : 0;
 8000664:	4b03      	ldr	r3, [pc, #12]	@ (8000674 <fpc_hal_data_available+0x14>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2db      	uxtb	r3, r3
}
 800066a:	4618      	mov	r0, r3
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	20000094 	.word	0x20000094

08000678 <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
    __WFI();
 800067c:	bf30      	wfi
    return FPC_RESULT_OK;
 800067e:	2300      	movs	r3, #0
}
 8000680:	4618      	mov	r0, r3
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
	...

0800068c <fpc_sample_logf>:

void fpc_sample_logf(const char *format, ...)
{
 800068c:	b40f      	push	{r0, r1, r2, r3}
 800068e:	b580      	push	{r7, lr}
 8000690:	b0c2      	sub	sp, #264	@ 0x108
 8000692:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 8000694:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800069c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006a0:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 80006a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006aa:	f107 0008 	add.w	r0, r7, #8
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80006b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006b8:	f005 fb18 	bl	8005cec <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff fd95 	bl	80001f0 <strlen>
 80006c6:	4603      	mov	r3, r0
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	f107 0108 	add.w	r1, r7, #8
 80006ce:	2364      	movs	r3, #100	@ 0x64
 80006d0:	4805      	ldr	r0, [pc, #20]	@ (80006e8 <fpc_sample_logf+0x5c>)
 80006d2:	f003 fe46 	bl	8004362 <HAL_UART_Transmit>

	va_end(arglist);
}
 80006d6:	bf00      	nop
 80006d8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006dc:	46bd      	mov	sp, r7
 80006de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006e2:	b004      	add	sp, #16
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	200001c4 	.word	0x200001c4

080006ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart6.Instance) {
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	4b14      	ldr	r3, [pc, #80]	@ (800074c <HAL_UART_RxCpltCallback+0x60>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d120      	bne.n	8000742 <HAL_UART_RxCpltCallback+0x56>
		uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	81fb      	strh	r3, [r7, #14]

		/*
		 * Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and
		 * DMA Rx Complete Interrupt is generated, but there is no new character during timeout.
		 */
		if (dma_uart_rx.flag && curr_cndtr == DMA_BUF_SIZE) {
 800070a:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	b2db      	uxtb	r3, r3
 8000710:	2b00      	cmp	r3, #0
 8000712:	d006      	beq.n	8000722 <HAL_UART_RxCpltCallback+0x36>
 8000714:	89fb      	ldrh	r3, [r7, #14]
 8000716:	2b80      	cmp	r3, #128	@ 0x80
 8000718:	d103      	bne.n	8000722 <HAL_UART_RxCpltCallback+0x36>
			dma_uart_rx.flag = 0;
 800071a:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
			return;
 8000720:	e00f      	b.n	8000742 <HAL_UART_RxCpltCallback+0x56>
		}

		if (!dma_uart_rx.flag) {
 8000722:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	b2db      	uxtb	r3, r3
 8000728:	2b00      	cmp	r3, #0
 800072a:	d104      	bne.n	8000736 <HAL_UART_RxCpltCallback+0x4a>
			dma_uart_rx.rx_complete_count++;
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	3301      	adds	r3, #1
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 8000734:	6093      	str	r3, [r2, #8]
		}
		dma_uart_rx.flag = 0;
 8000736:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <HAL_UART_RxCpltCallback+0x64>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]

		rx_available = true;
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <HAL_UART_RxCpltCallback+0x68>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
	}
}
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	2000020c 	.word	0x2000020c
 8000750:	20000004 	.word	0x20000004
 8000754:	20000094 	.word	0x20000094

08000758 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <HAL_UART_RxHalfCpltCallback+0x30>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	429a      	cmp	r2, r3
 800076a:	d107      	bne.n	800077c <HAL_UART_RxHalfCpltCallback+0x24>
        rx_available = true;
 800076c:	4b07      	ldr	r3, [pc, #28]	@ (800078c <HAL_UART_RxHalfCpltCallback+0x34>)
 800076e:	2201      	movs	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
        dma_uart_rx.rx_half_count++;
 8000772:	4b07      	ldr	r3, [pc, #28]	@ (8000790 <HAL_UART_RxHalfCpltCallback+0x38>)
 8000774:	68db      	ldr	r3, [r3, #12]
 8000776:	3301      	adds	r3, #1
 8000778:	4a05      	ldr	r2, [pc, #20]	@ (8000790 <HAL_UART_RxHalfCpltCallback+0x38>)
 800077a:	60d3      	str	r3, [r2, #12]
    }
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	2000020c 	.word	0x2000020c
 800078c:	20000094 	.word	0x20000094
 8000790:	20000004 	.word	0x20000004

08000794 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <HAL_UART_TxCpltCallback+0x28>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d102      	bne.n	80007ae <HAL_UART_TxCpltCallback+0x1a>
        tx_done = true;
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <HAL_UART_TxCpltCallback+0x2c>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
    }
}
 80007ae:	bf00      	nop
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	2000020c 	.word	0x2000020c
 80007c0:	20000090 	.word	0x20000090

080007c4 <HAL_UART_TxHalfCpltCallback>:

void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart) {
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_UART_TxHalfCpltCallback+0x28>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d102      	bne.n	80007de <HAL_UART_TxHalfCpltCallback+0x1a>
        tx_half = true;
 80007d8:	4b05      	ldr	r3, [pc, #20]	@ (80007f0 <HAL_UART_TxHalfCpltCallback+0x2c>)
 80007da:	2201      	movs	r2, #1
 80007dc:	701a      	strb	r2, [r3, #0]
    }
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	2000020c 	.word	0x2000020c
 80007f0:	20000091 	.word	0x20000091

080007f4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <HAL_UART_ErrorCallback+0x20>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	429a      	cmp	r2, r3
 8000806:	d101      	bne.n	800080c <HAL_UART_ErrorCallback+0x18>
        //uart_error = true;
        uart_host_rx_data_clear();
 8000808:	f000 f940 	bl	8000a8c <uart_host_rx_data_clear>
    }
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	2000020c 	.word	0x2000020c

08000818 <uart_host_transmit>:

int uart_host_transmit(uint8_t *data, size_t size, uint32_t timeout, int flush)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
 8000824:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000826:	2301      	movs	r3, #1
 8000828:	75fb      	strb	r3, [r7, #23]
    uint32_t tickstart = HAL_GetTick();
 800082a:	f002 f909 	bl	8002a40 <HAL_GetTick>
 800082e:	6138      	str	r0, [r7, #16]

    tx_half = false;
 8000830:	4b2f      	ldr	r3, [pc, #188]	@ (80008f0 <uart_host_transmit+0xd8>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
    tx_done = false;
 8000836:	4b2f      	ldr	r3, [pc, #188]	@ (80008f4 <uart_host_transmit+0xdc>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
    uart_error = false;
 800083c:	4b2e      	ldr	r3, [pc, #184]	@ (80008f8 <uart_host_transmit+0xe0>)
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000848:	482c      	ldr	r0, [pc, #176]	@ (80008fc <uart_host_transmit+0xe4>)
 800084a:	f003 f80d 	bl	8003868 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 800084e:	2201      	movs	r2, #1
 8000850:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000854:	4829      	ldr	r0, [pc, #164]	@ (80008fc <uart_host_transmit+0xe4>)
 8000856:	f003 f807 	bl	8003868 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800085a:	2005      	movs	r0, #5
 800085c:	f002 f8fc 	bl	8002a58 <HAL_Delay>

    status = HAL_UART_Transmit_DMA(&huart6, data, (uint16_t)size);
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	b29b      	uxth	r3, r3
 8000864:	461a      	mov	r2, r3
 8000866:	68f9      	ldr	r1, [r7, #12]
 8000868:	4825      	ldr	r0, [pc, #148]	@ (8000900 <uart_host_transmit+0xe8>)
 800086a:	f003 fe05 	bl	8004478 <HAL_UART_Transmit_DMA>
 800086e:	4603      	mov	r3, r0
 8000870:	75fb      	strb	r3, [r7, #23]

    if (status != HAL_OK) {
 8000872:	7dfb      	ldrb	r3, [r7, #23]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d12e      	bne.n	80008d6 <uart_host_transmit+0xbe>
        goto exit;
    }

    while (!tx_done) {
 8000878:	e025      	b.n	80008c6 <uart_host_transmit+0xae>
        __WFI();
 800087a:	bf30      	wfi

        if (uart_error) {
 800087c:	4b1e      	ldr	r3, [pc, #120]	@ (80008f8 <uart_host_transmit+0xe0>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b00      	cmp	r3, #0
 8000884:	d002      	beq.n	800088c <uart_host_transmit+0x74>
            status = HAL_ERROR;
 8000886:	2301      	movs	r3, #1
 8000888:	75fb      	strb	r3, [r7, #23]
            goto exit;
 800088a:	e025      	b.n	80008d8 <uart_host_transmit+0xc0>
        }

        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d019      	beq.n	80008c6 <uart_host_transmit+0xae>
 8000892:	f002 f8d5 	bl	8002a40 <HAL_GetTick>
 8000896:	4602      	mov	r2, r0
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	1ad3      	subs	r3, r2, r3
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d211      	bcs.n	80008c6 <uart_host_transmit+0xae>
            if (tx_half) {
 80008a2:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <uart_host_transmit+0xd8>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d006      	beq.n	80008ba <uart_host_transmit+0xa2>
                tickstart = HAL_GetTick();
 80008ac:	f002 f8c8 	bl	8002a40 <HAL_GetTick>
 80008b0:	6138      	str	r0, [r7, #16]
                tx_half = false;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <uart_host_transmit+0xd8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
 80008b8:	e005      	b.n	80008c6 <uart_host_transmit+0xae>
            } else {
                HAL_UART_DMAStop(&huart6);
 80008ba:	4811      	ldr	r0, [pc, #68]	@ (8000900 <uart_host_transmit+0xe8>)
 80008bc:	f003 fe7d 	bl	80045ba <HAL_UART_DMAStop>
                status = HAL_TIMEOUT;
 80008c0:	2303      	movs	r3, #3
 80008c2:	75fb      	strb	r3, [r7, #23]
                goto exit;
 80008c4:	e008      	b.n	80008d8 <uart_host_transmit+0xc0>
    while (!tx_done) {
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <uart_host_transmit+0xdc>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	f083 0301 	eor.w	r3, r3, #1
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1d2      	bne.n	800087a <uart_host_transmit+0x62>
            }
        }
    }

exit:
 80008d4:	e000      	b.n	80008d8 <uart_host_transmit+0xc0>
        goto exit;
 80008d6:	bf00      	nop
    return (status == HAL_OK) ? 0 : -1;
 80008d8:	7dfb      	ldrb	r3, [r7, #23]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d101      	bne.n	80008e2 <uart_host_transmit+0xca>
 80008de:	2300      	movs	r3, #0
 80008e0:	e001      	b.n	80008e6 <uart_host_transmit+0xce>
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000091 	.word	0x20000091
 80008f4:	20000090 	.word	0x20000090
 80008f8:	20000092 	.word	0x20000092
 80008fc:	40020c00 	.word	0x40020c00
 8000900:	2000020c 	.word	0x2000020c

08000904 <uart_host_receive>:

int uart_host_receive(uint8_t *data, size_t size, uint32_t timeout)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
    int rc = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	@ 0x24
    //HAL_StatuypeDef status = HAL_OK;
    uint32_t tickstart = HAL_GetTick();
 8000914:	f002 f894 	bl	8002a40 <HAL_GetTick>
 8000918:	61f8      	str	r0, [r7, #28]

    error = false;
 800091a:	4b57      	ldr	r3, [pc, #348]	@ (8000a78 <uart_host_receive+0x174>)
 800091c:	2200      	movs	r2, #0
 800091e:	701a      	strb	r2, [r3, #0]

    /* If no size return OK */
    if (!size) {
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	2b00      	cmp	r3, #0
 8000924:	f000 8095 	beq.w	8000a52 <uart_host_receive+0x14e>
        goto exit;
    }

    if (huart6.RxState != HAL_UART_STATE_BUSY_RX) {
 8000928:	4b54      	ldr	r3, [pc, #336]	@ (8000a7c <uart_host_receive+0x178>)
 800092a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
        // Assert here
    }

    if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 800092e:	4b53      	ldr	r3, [pc, #332]	@ (8000a7c <uart_host_receive+0x178>)
 8000930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	4a52      	ldr	r2, [pc, #328]	@ (8000a80 <uart_host_receive+0x17c>)
 8000938:	8852      	ldrh	r2, [r2, #2]
 800093a:	4293      	cmp	r3, r2
 800093c:	f040 8084 	bne.w	8000a48 <uart_host_receive+0x144>
        __WFI();
 8000940:	bf30      	wfi
    }

    /* Check and read from RX FIFO */
    while (size) {
 8000942:	e081      	b.n	8000a48 <uart_host_receive+0x144>
        uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart6.hdmarx);
 8000944:	4b4d      	ldr	r3, [pc, #308]	@ (8000a7c <uart_host_receive+0x178>)
 8000946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	837b      	strh	r3, [r7, #26]

        if (curr_cndtr != dma_uart_rx.prev_cndtr) {
 800094e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a80 <uart_host_receive+0x17c>)
 8000950:	885b      	ldrh	r3, [r3, #2]
 8000952:	8b7a      	ldrh	r2, [r7, #26]
 8000954:	429a      	cmp	r2, r3
 8000956:	d05e      	beq.n	8000a16 <uart_host_receive+0x112>
            uint32_t cur_pos = DMA_BUF_SIZE - curr_cndtr;
 8000958:	8b7b      	ldrh	r3, [r7, #26]
 800095a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800095e:	617b      	str	r3, [r7, #20]
            uint32_t prev_pos;
            uint32_t length;

            /* Determine start position in DMA buffer based on previous CNDTR value */
            prev_pos = DMA_BUF_SIZE - dma_uart_rx.prev_cndtr;
 8000960:	4b47      	ldr	r3, [pc, #284]	@ (8000a80 <uart_host_receive+0x17c>)
 8000962:	885b      	ldrh	r3, [r3, #2]
 8000964:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000968:	613b      	str	r3, [r7, #16]
            if (prev_pos < cur_pos) {
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	429a      	cmp	r2, r3
 8000970:	d208      	bcs.n	8000984 <uart_host_receive+0x80>
                length = MIN(cur_pos - prev_pos, size);
 8000972:	697a      	ldr	r2, [r7, #20]
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	68ba      	ldr	r2, [r7, #8]
 800097a:	4293      	cmp	r3, r2
 800097c:	bf28      	it	cs
 800097e:	4613      	movcs	r3, r2
 8000980:	623b      	str	r3, [r7, #32]
 8000982:	e007      	b.n	8000994 <uart_host_receive+0x90>
            } else {
                /* Copy until end of buffer first */
                length = MIN(DMA_BUF_SIZE - prev_pos, size);
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	4293      	cmp	r3, r2
 800098e:	bf28      	it	cs
 8000990:	4613      	movcs	r3, r2
 8000992:	623b      	str	r3, [r7, #32]
            }
            memcpy(data, &uart_rx_fifo[prev_pos], length);
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	4a3b      	ldr	r2, [pc, #236]	@ (8000a84 <uart_host_receive+0x180>)
 8000998:	4413      	add	r3, r2
 800099a:	6a3a      	ldr	r2, [r7, #32]
 800099c:	4619      	mov	r1, r3
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f005 f9f6 	bl	8005d90 <memcpy>
            data += length;
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	6a3b      	ldr	r3, [r7, #32]
 80009a8:	4413      	add	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
            size -= length;
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	6a3b      	ldr	r3, [r7, #32]
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	60bb      	str	r3, [r7, #8]
            dma_uart_rx.prev_cndtr -= length;
 80009b4:	4b32      	ldr	r3, [pc, #200]	@ (8000a80 <uart_host_receive+0x17c>)
 80009b6:	885a      	ldrh	r2, [r3, #2]
 80009b8:	6a3b      	ldr	r3, [r7, #32]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	b29a      	uxth	r2, r3
 80009c0:	4b2f      	ldr	r3, [pc, #188]	@ (8000a80 <uart_host_receive+0x17c>)
 80009c2:	805a      	strh	r2, [r3, #2]
            if (dma_uart_rx.prev_cndtr == 0) {
 80009c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000a80 <uart_host_receive+0x17c>)
 80009c6:	885b      	ldrh	r3, [r3, #2]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d102      	bne.n	80009d2 <uart_host_receive+0xce>
                dma_uart_rx.prev_cndtr = DMA_BUF_SIZE;
 80009cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <uart_host_receive+0x17c>)
 80009ce:	2280      	movs	r2, #128	@ 0x80
 80009d0:	805a      	strh	r2, [r3, #2]
            }
            if (prev_pos > cur_pos) {
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d91a      	bls.n	8000a10 <uart_host_receive+0x10c>
                /* Copy from start of buffer */
                length = MIN(cur_pos, size);
 80009da:	68ba      	ldr	r2, [r7, #8]
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	4293      	cmp	r3, r2
 80009e0:	bf28      	it	cs
 80009e2:	4613      	movcs	r3, r2
 80009e4:	623b      	str	r3, [r7, #32]
                memcpy(data, uart_rx_fifo, length);
 80009e6:	6a3a      	ldr	r2, [r7, #32]
 80009e8:	4926      	ldr	r1, [pc, #152]	@ (8000a84 <uart_host_receive+0x180>)
 80009ea:	68f8      	ldr	r0, [r7, #12]
 80009ec:	f005 f9d0 	bl	8005d90 <memcpy>
                data += length;
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	6a3b      	ldr	r3, [r7, #32]
 80009f4:	4413      	add	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
                size -= length;
 80009f8:	68ba      	ldr	r2, [r7, #8]
 80009fa:	6a3b      	ldr	r3, [r7, #32]
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	60bb      	str	r3, [r7, #8]
                dma_uart_rx.prev_cndtr -= length;
 8000a00:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <uart_host_receive+0x17c>)
 8000a02:	885a      	ldrh	r2, [r3, #2]
 8000a04:	6a3b      	ldr	r3, [r7, #32]
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <uart_host_receive+0x17c>)
 8000a0e:	805a      	strh	r2, [r3, #2]
            }
            if (!size) {
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d01f      	beq.n	8000a56 <uart_host_receive+0x152>
                goto exit;
            }
        }

        __WFI();
 8000a16:	bf30      	wfi
        if (error) {
 8000a18:	4b17      	ldr	r3, [pc, #92]	@ (8000a78 <uart_host_receive+0x174>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <uart_host_receive+0x126>
            rc = -1;
 8000a22:	f04f 33ff 	mov.w	r3, #4294967295
 8000a26:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 8000a28:	e016      	b.n	8000a58 <uart_host_receive+0x154>
        }
        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00b      	beq.n	8000a48 <uart_host_receive+0x144>
 8000a30:	f002 f806 	bl	8002a40 <HAL_GetTick>
 8000a34:	4602      	mov	r2, r0
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d203      	bcs.n	8000a48 <uart_host_receive+0x144>
            rc = -1;
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
 8000a44:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 8000a46:	e007      	b.n	8000a58 <uart_host_receive+0x154>
    while (size) {
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	f47f af7a 	bne.w	8000944 <uart_host_receive+0x40>
        }
    }

exit:
 8000a50:	e002      	b.n	8000a58 <uart_host_receive+0x154>
        goto exit;
 8000a52:	bf00      	nop
 8000a54:	e000      	b.n	8000a58 <uart_host_receive+0x154>
                goto exit;
 8000a56:	bf00      	nop
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <uart_host_receive+0x178>)
 8000a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	4a07      	ldr	r2, [pc, #28]	@ (8000a80 <uart_host_receive+0x17c>)
 8000a62:	8852      	ldrh	r2, [r2, #2]
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d102      	bne.n	8000a6e <uart_host_receive+0x16a>
		rx_available = false;
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <uart_host_receive+0x184>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
    }
    return rc;
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3728      	adds	r7, #40	@ 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000093 	.word	0x20000093
 8000a7c:	2000020c 	.word	0x2000020c
 8000a80:	20000004 	.word	0x20000004
 8000a84:	20000098 	.word	0x20000098
 8000a88:	20000094 	.word	0x20000094

08000a8c <uart_host_rx_data_clear>:

void uart_host_rx_data_clear()
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a92:	e003      	b.n	8000a9c <uart_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <uart_host_rx_data_clear+0x2c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <uart_host_rx_data_clear+0x2c>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0320 	and.w	r3, r3, #32
 8000aa6:	2b20      	cmp	r3, #32
 8000aa8:	d0f4      	beq.n	8000a94 <uart_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8000aaa:	bf00      	nop
 8000aac:	bf00      	nop
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	2000020c 	.word	0x2000020c

08000abc <host_uart_irq_handler>:

void host_uart_irq_handler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
    /* UART IDLE Interrupt */
	if((__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE) != RESET) && (__HAL_UART_GET_IT_SOURCE(&huart6, UART_IT_IDLE) != RESET))
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0310 	and.w	r3, r3, #16
 8000acc:	2b10      	cmp	r3, #16
 8000ace:	d12d      	bne.n	8000b2c <host_uart_irq_handler+0x70>
 8000ad0:	4b18      	ldr	r3, [pc, #96]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	68db      	ldr	r3, [r3, #12]
 8000ad6:	f003 0310 	and.w	r3, r3, #16
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d026      	beq.n	8000b2c <host_uart_irq_handler+0x70>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	4b14      	ldr	r3, [pc, #80]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	687b      	ldr	r3, [r7, #4]

        if (ignore_first_idle_irq) {
 8000af4:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <host_uart_irq_handler+0x7c>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d003      	beq.n	8000b04 <host_uart_irq_handler+0x48>
            ignore_first_idle_irq = false;
 8000afc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <host_uart_irq_handler+0x7c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	701a      	strb	r2, [r3, #0]
            {
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
            }
        }
    }
}
 8000b02:	e013      	b.n	8000b2c <host_uart_irq_handler+0x70>
            dma_uart_rx.flag = 1;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <host_uart_irq_handler+0x80>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
            dma_uart_rx.idle_irq_count++;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <host_uart_irq_handler+0x80>)
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	4a0a      	ldr	r2, [pc, #40]	@ (8000b3c <host_uart_irq_handler+0x80>)
 8000b12:	6053      	str	r3, [r2, #4]
            if(huart6.hdmarx->XferCpltCallback != NULL)
 8000b14:	4b07      	ldr	r3, [pc, #28]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d006      	beq.n	8000b2c <host_uart_irq_handler+0x70>
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b24:	4a03      	ldr	r2, [pc, #12]	@ (8000b34 <host_uart_irq_handler+0x78>)
 8000b26:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000b28:	4610      	mov	r0, r2
 8000b2a:	4798      	blx	r3
}
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	2000020c 	.word	0x2000020c
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	20000004 	.word	0x20000004

08000b40 <get_id_type_str_>:
static fpc_cmd_callbacks_t cmd_callbacks;

/* Helper Functions */

char *get_id_type_str_(uint16_t id_type)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	80fb      	strh	r3, [r7, #6]
    switch (id_type) {
 8000b4a:	88fb      	ldrh	r3, [r7, #6]
 8000b4c:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d01a      	beq.n	8000b8a <get_id_type_str_+0x4a>
 8000b54:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	dc18      	bgt.n	8000b8e <get_id_type_str_+0x4e>
 8000b5c:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d010      	beq.n	8000b86 <get_id_type_str_+0x46>
 8000b64:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	dc10      	bgt.n	8000b8e <get_id_type_str_+0x4e>
 8000b6c:	f241 0212 	movw	r2, #4114	@ 0x1012
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d004      	beq.n	8000b7e <get_id_type_str_+0x3e>
 8000b74:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d002      	beq.n	8000b82 <get_id_type_str_+0x42>
 8000b7c:	e007      	b.n	8000b8e <get_id_type_str_+0x4e>
    case ID_TYPE_NONE: return "ID.None";
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <get_id_type_str_+0x5c>)
 8000b80:	e006      	b.n	8000b90 <get_id_type_str_+0x50>
    case ID_TYPE_ALL: return "ID.All";
 8000b82:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <get_id_type_str_+0x60>)
 8000b84:	e004      	b.n	8000b90 <get_id_type_str_+0x50>
    case ID_TYPE_SPECIFIED: return "ID.Specified";
 8000b86:	4b07      	ldr	r3, [pc, #28]	@ (8000ba4 <get_id_type_str_+0x64>)
 8000b88:	e002      	b.n	8000b90 <get_id_type_str_+0x50>
    case ID_TYPE_GENERATE_NEW: return "ID.Generate";
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <get_id_type_str_+0x68>)
 8000b8c:	e000      	b.n	8000b90 <get_id_type_str_+0x50>
    }
    return "ID.Unknown";
 8000b8e:	4b07      	ldr	r3, [pc, #28]	@ (8000bac <get_id_type_str_+0x6c>)
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	080064e8 	.word	0x080064e8
 8000ba0:	080064f0 	.word	0x080064f0
 8000ba4:	080064f8 	.word	0x080064f8
 8000ba8:	08006508 	.word	0x08006508
 8000bac:	08006514 	.word	0x08006514

08000bb0 <get_event_str_>:

char *get_event_str_(uint16_t evt)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	80fb      	strh	r3, [r7, #6]
    switch (evt) {
 8000bba:	88fb      	ldrh	r3, [r7, #6]
 8000bbc:	2b06      	cmp	r3, #6
 8000bbe:	d81d      	bhi.n	8000bfc <get_event_str_+0x4c>
 8000bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8000bc8 <get_event_str_+0x18>)
 8000bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc6:	bf00      	nop
 8000bc8:	08000be5 	.word	0x08000be5
 8000bcc:	08000be9 	.word	0x08000be9
 8000bd0:	08000bfd 	.word	0x08000bfd
 8000bd4:	08000bed 	.word	0x08000bed
 8000bd8:	08000bf1 	.word	0x08000bf1
 8000bdc:	08000bf5 	.word	0x08000bf5
 8000be0:	08000bf9 	.word	0x08000bf9
    case EVENT_NONE: return "Evt.None";
 8000be4:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <get_event_str_+0x5c>)
 8000be6:	e00a      	b.n	8000bfe <get_event_str_+0x4e>
    case EVENT_IDLE: return "Evt.Idle";
 8000be8:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <get_event_str_+0x60>)
 8000bea:	e008      	b.n	8000bfe <get_event_str_+0x4e>
    case EVENT_FINGER_DETECT: return "Evt.FingerDetect";
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <get_event_str_+0x64>)
 8000bee:	e006      	b.n	8000bfe <get_event_str_+0x4e>
    case EVENT_FINGER_LOST: return "Evt.FingerLost";
 8000bf0:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <get_event_str_+0x68>)
 8000bf2:	e004      	b.n	8000bfe <get_event_str_+0x4e>
    case EVENT_IMAGE_READY: return "Evt.ImageCaptured";
 8000bf4:	4b09      	ldr	r3, [pc, #36]	@ (8000c1c <get_event_str_+0x6c>)
 8000bf6:	e002      	b.n	8000bfe <get_event_str_+0x4e>
    case EVENT_CMD_FAILED: return "Evt.Failure";
 8000bf8:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <get_event_str_+0x70>)
 8000bfa:	e000      	b.n	8000bfe <get_event_str_+0x4e>
    }
    return "Evt.Unknown";
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <get_event_str_+0x74>)
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	08006520 	.word	0x08006520
 8000c10:	0800652c 	.word	0x0800652c
 8000c14:	08006538 	.word	0x08006538
 8000c18:	0800654c 	.word	0x0800654c
 8000c1c:	0800655c 	.word	0x0800655c
 8000c20:	08006570 	.word	0x08006570
 8000c24:	0800657c 	.word	0x0800657c

08000c28 <get_enroll_feedback_str_>:

char *get_enroll_feedback_str_(uint8_t feedback)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	3b01      	subs	r3, #1
 8000c36:	2b06      	cmp	r3, #6
 8000c38:	d81e      	bhi.n	8000c78 <get_enroll_feedback_str_+0x50>
 8000c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c40 <get_enroll_feedback_str_+0x18>)
 8000c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c40:	08000c5d 	.word	0x08000c5d
 8000c44:	08000c61 	.word	0x08000c61
 8000c48:	08000c65 	.word	0x08000c65
 8000c4c:	08000c69 	.word	0x08000c69
 8000c50:	08000c6d 	.word	0x08000c6d
 8000c54:	08000c71 	.word	0x08000c71
 8000c58:	08000c75 	.word	0x08000c75
    case ENROLL_FEEDBACK_DONE: return "Done";
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <get_enroll_feedback_str_+0x60>)
 8000c5e:	e00d      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 8000c60:	4b0a      	ldr	r3, [pc, #40]	@ (8000c8c <get_enroll_feedback_str_+0x64>)
 8000c62:	e00b      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 8000c64:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <get_enroll_feedback_str_+0x68>)
 8000c66:	e009      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 8000c68:	4b0a      	ldr	r3, [pc, #40]	@ (8000c94 <get_enroll_feedback_str_+0x6c>)
 8000c6a:	e007      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <get_enroll_feedback_str_+0x70>)
 8000c6e:	e005      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 8000c70:	4b0a      	ldr	r3, [pc, #40]	@ (8000c9c <get_enroll_feedback_str_+0x74>)
 8000c72:	e003      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 8000c74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <get_enroll_feedback_str_+0x78>)
 8000c76:	e001      	b.n	8000c7c <get_enroll_feedback_str_+0x54>
    default:
        break;
 8000c78:	bf00      	nop
    }
    return "Unknown";
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca4 <get_enroll_feedback_str_+0x7c>)
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	08006588 	.word	0x08006588
 8000c8c:	08006590 	.word	0x08006590
 8000c90:	0800659c 	.word	0x0800659c
 8000c94:	080065b0 	.word	0x080065b0
 8000c98:	080065c4 	.word	0x080065c4
 8000c9c:	080065d8 	.word	0x080065d8
 8000ca0:	080065e8 	.word	0x080065e8
 8000ca4:	080065fc 	.word	0x080065fc

08000ca8 <get_gesture_str_>:

char *get_gesture_str_(uint8_t gesture)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]
    switch (gesture) {
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b06      	cmp	r3, #6
 8000cb6:	d81f      	bhi.n	8000cf8 <get_gesture_str_+0x50>
 8000cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8000cc0 <get_gesture_str_+0x18>)
 8000cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbe:	bf00      	nop
 8000cc0:	08000cdd 	.word	0x08000cdd
 8000cc4:	08000ce1 	.word	0x08000ce1
 8000cc8:	08000ce5 	.word	0x08000ce5
 8000ccc:	08000ce9 	.word	0x08000ce9
 8000cd0:	08000ced 	.word	0x08000ced
 8000cd4:	08000cf1 	.word	0x08000cf1
 8000cd8:	08000cf5 	.word	0x08000cf5
    case CMD_NAV_EVENT_NONE: return "None";
 8000cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <get_gesture_str_+0x60>)
 8000cde:	e00d      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_UP: return "Gesture.Up";
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d0c <get_gesture_str_+0x64>)
 8000ce2:	e00b      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_DOWN: return "Gesture.Down";
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d10 <get_gesture_str_+0x68>)
 8000ce6:	e009      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_RIGHT: return "Gesture.Right";
 8000ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <get_gesture_str_+0x6c>)
 8000cea:	e007      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LEFT: return "Gesture.Left";
 8000cec:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <get_gesture_str_+0x70>)
 8000cee:	e005      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_PRESS: return "Gesture.Press";
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <get_gesture_str_+0x74>)
 8000cf2:	e003      	b.n	8000cfc <get_gesture_str_+0x54>
    case CMD_NAV_EVENT_LONG_PRESS: return "Gesture.LongPress";
 8000cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <get_gesture_str_+0x78>)
 8000cf6:	e001      	b.n	8000cfc <get_gesture_str_+0x54>
    default:
        break;
 8000cf8:	bf00      	nop
    }
    return "Unknown";
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <get_gesture_str_+0x7c>)
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	08006604 	.word	0x08006604
 8000d0c:	0800660c 	.word	0x0800660c
 8000d10:	08006618 	.word	0x08006618
 8000d14:	08006628 	.word	0x08006628
 8000d18:	08006638 	.word	0x08006638
 8000d1c:	08006648 	.word	0x08006648
 8000d20:	08006658 	.word	0x08006658
 8000d24:	080065fc 	.word	0x080065fc

08000d28 <get_gpio_state_str_>:

char *get_gpio_state_str_(uint8_t state)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d004      	beq.n	8000d42 <get_gpio_state_str_+0x1a>
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d004      	beq.n	8000d46 <get_gpio_state_str_+0x1e>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
    case GPIO_CONTROL_STATE_SET: return "State.Set";
    default:
        break;
 8000d3c:	bf00      	nop
    }
    return "Unknown";
 8000d3e:	4b05      	ldr	r3, [pc, #20]	@ (8000d54 <get_gpio_state_str_+0x2c>)
 8000d40:	e002      	b.n	8000d48 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_RESET: return "State.Reset";
 8000d42:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <get_gpio_state_str_+0x30>)
 8000d44:	e000      	b.n	8000d48 <get_gpio_state_str_+0x20>
    case GPIO_CONTROL_STATE_SET: return "State.Set";
 8000d46:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <get_gpio_state_str_+0x34>)
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	080065fc 	.word	0x080065fc
 8000d58:	0800666c 	.word	0x0800666c
 8000d5c:	08006678 	.word	0x08006678

08000d60 <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 8000d6e:	f107 030c 	add.w	r3, r7, #12
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d104      	bne.n	8000d88 <fpc_send_request+0x28>
        fpc_sample_logf("Invalid command");
 8000d7e:	4816      	ldr	r0, [pc, #88]	@ (8000dd8 <fpc_send_request+0x78>)
 8000d80:	f7ff fc84 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000d84:	230c      	movs	r3, #12
 8000d86:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000d88:	8afb      	ldrh	r3, [r7, #22]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d112      	bne.n	8000db4 <fpc_send_request+0x54>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 8000d8e:	2304      	movs	r3, #4
 8000d90:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d92:	2311      	movs	r3, #17
 8000d94:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 8000d96:	2310      	movs	r3, #16
 8000d98:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	2300      	movs	r3, #0
 8000da6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000daa:	2108      	movs	r1, #8
 8000dac:	f7ff fc2a 	bl	8000604 <fpc_hal_tx>
 8000db0:	4603      	mov	r3, r0
 8000db2:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000db4:	8afb      	ldrh	r3, [r7, #22]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d108      	bne.n	8000dcc <fpc_send_request+0x6c>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 8000dba:	2301      	movs	r3, #1
 8000dbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dc0:	6839      	ldr	r1, [r7, #0]
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff fc1e 	bl	8000604 <fpc_hal_tx>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000dcc:	8afb      	ldrh	r3, [r7, #22]
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	08006684 	.word	0x08006684

08000ddc <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 8000de6:	2341      	movs	r3, #65	@ 0x41
 8000de8:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000dea:	2311      	movs	r3, #17
 8000dec:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_VERSION	");
 8000dee:	4807      	ldr	r0, [pc, #28]	@ (8000e0c <fpc_cmd_version_request+0x30>)
 8000df0:	f7ff fc4c 	bl	800068c <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000df4:	463b      	mov	r3, r7
 8000df6:	2104      	movs	r1, #4
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff ffb1 	bl	8000d60 <fpc_send_request>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	80fb      	strh	r3, [r7, #6]

    return result;
 8000e02:	88fb      	ldrh	r3, [r7, #6]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	080066a4 	.word	0x080066a4

08000e10 <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00a      	beq.n	8000e3e <fpc_cmd_enroll_request+0x2e>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d004      	beq.n	8000e3e <fpc_cmd_enroll_request+0x2e>
        fpc_sample_logf("Enroll Request: Invalid parameter");
 8000e34:	4815      	ldr	r0, [pc, #84]	@ (8000e8c <fpc_cmd_enroll_request+0x7c>)
 8000e36:	f7ff fc29 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000e3a:	230c      	movs	r3, #12
 8000e3c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000e3e:	8afb      	ldrh	r3, [r7, #22]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d11d      	bne.n	8000e80 <fpc_cmd_enroll_request+0x70>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 8000e44:	2354      	movs	r3, #84	@ 0x54
 8000e46:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000e48:	2311      	movs	r3, #17
 8000e4a:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	885b      	ldrh	r3, [r3, #2]
 8000e56:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fe6f 	bl	8000b40 <get_id_type_str_>
 8000e62:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4809      	ldr	r0, [pc, #36]	@ (8000e90 <fpc_cmd_enroll_request+0x80>)
 8000e6c:	f7ff fc0e 	bl	800068c <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2108      	movs	r1, #8
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ff72 	bl	8000d60 <fpc_send_request>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000e80:	8afb      	ldrh	r3, [r7, #22]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3718      	adds	r7, #24
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	080066b8 	.word	0x080066b8
 8000e90:	080066dc 	.word	0x080066dc

08000e94 <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d00a      	beq.n	8000ec6 <fpc_cmd_identify_request+0x32>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d004      	beq.n	8000ec6 <fpc_cmd_identify_request+0x32>
        fpc_sample_logf("Identify: Invalid parameter");
 8000ebc:	4816      	ldr	r0, [pc, #88]	@ (8000f18 <fpc_cmd_identify_request+0x84>)
 8000ebe:	f7ff fbe5 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000ec6:	8afb      	ldrh	r3, [r7, #22]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d120      	bne.n	8000f0e <fpc_cmd_identify_request+0x7a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000ecc:	2355      	movs	r3, #85	@ 0x55
 8000ece:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000ed0:	2311      	movs	r3, #17
 8000ed2:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	885b      	ldrh	r3, [r3, #2]
 8000ede:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000ee0:	887b      	ldrh	r3, [r7, #2]
 8000ee2:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000ee4:	887c      	ldrh	r4, [r7, #2]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fe28 	bl	8000b40 <get_id_type_str_>
 8000ef0:	4602      	mov	r2, r0
            tag, get_id_type_str_(id->type), id->id);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
 8000ef6:	4621      	mov	r1, r4
 8000ef8:	4808      	ldr	r0, [pc, #32]	@ (8000f1c <fpc_cmd_identify_request+0x88>)
 8000efa:	f7ff fbc7 	bl	800068c <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	210a      	movs	r1, #10
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff2b 	bl	8000d60 <fpc_send_request>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000f0e:	8afb      	ldrh	r3, [r7, #22]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	371c      	adds	r7, #28
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	08006704 	.word	0x08006704
 8000f1c:	08006720 	.word	0x08006720

08000f20 <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000f26:	2300      	movs	r3, #0
 8000f28:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000f2a:	2352      	movs	r3, #82	@ 0x52
 8000f2c:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000f2e:	2311      	movs	r3, #17
 8000f30:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_ABORT");
 8000f32:	4807      	ldr	r0, [pc, #28]	@ (8000f50 <fpc_cmd_abort+0x30>)
 8000f34:	f7ff fbaa 	bl	800068c <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000f38:	463b      	mov	r3, r7
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff0f 	bl	8000d60 <fpc_send_request>
 8000f42:	4603      	mov	r3, r0
 8000f44:	80fb      	strh	r3, [r7, #6]

    return result;
 8000f46:	88fb      	ldrh	r3, [r7, #6]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	08006750 	.word	0x08006750

08000f54 <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000f5e:	2360      	movs	r3, #96	@ 0x60
 8000f60:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000f62:	2311      	movs	r3, #17
 8000f64:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf(">>> CMD_LIST_TEMPLATES");
 8000f66:	4807      	ldr	r0, [pc, #28]	@ (8000f84 <fpc_cmd_list_templates_request+0x30>)
 8000f68:	f7ff fb90 	bl	800068c <fpc_sample_logf>
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	2104      	movs	r1, #4
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fef5 	bl	8000d60 <fpc_send_request>
 8000f76:	4603      	mov	r3, r0
 8000f78:	80fb      	strh	r3, [r7, #6]

    return result;
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	08006760 	.word	0x08006760

08000f88 <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d00a      	beq.n	8000fb6 <fpc_cmd_delete_template_request+0x2e>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d004      	beq.n	8000fb6 <fpc_cmd_delete_template_request+0x2e>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
 8000fac:	4815      	ldr	r0, [pc, #84]	@ (8001004 <fpc_cmd_delete_template_request+0x7c>)
 8000fae:	f7ff fb6d 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8000fb2:	230c      	movs	r3, #12
 8000fb4:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000fb6:	8afb      	ldrh	r3, [r7, #22]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d11d      	bne.n	8000ff8 <fpc_cmd_delete_template_request+0x70>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000fbc:	2361      	movs	r3, #97	@ 0x61
 8000fbe:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000fc0:	2311      	movs	r3, #17
 8000fc2:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	885b      	ldrh	r3, [r3, #2]
 8000fce:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fdb3 	bl	8000b40 <get_id_type_str_>
 8000fda:	4601      	mov	r1, r0
            get_id_type_str_(id->type), id->id);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	885b      	ldrh	r3, [r3, #2]
        fpc_sample_logf(">>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4809      	ldr	r0, [pc, #36]	@ (8001008 <fpc_cmd_delete_template_request+0x80>)
 8000fe4:	f7ff fb52 	bl	800068c <fpc_sample_logf>

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2108      	movs	r1, #8
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff feb6 	bl	8000d60 <fpc_send_request>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000ff8:	8afb      	ldrh	r3, [r7, #22]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	08006778 	.word	0x08006778
 8001008:	08006798 	.word	0x08006798

0800100c <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001016:	2300      	movs	r3, #0
 8001018:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60bb      	str	r3, [r7, #8]

    if (!status) {
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d104      	bne.n	800102e <parse_cmd_status+0x22>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
 8001024:	4826      	ldr	r0, [pc, #152]	@ (80010c0 <parse_cmd_status+0xb4>)
 8001026:	f7ff fb31 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800102a:	230c      	movs	r3, #12
 800102c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800102e:	89fb      	ldrh	r3, [r7, #14]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d109      	bne.n	8001048 <parse_cmd_status+0x3c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	2b0c      	cmp	r3, #12
 8001038:	d006      	beq.n	8001048 <parse_cmd_status+0x3c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
 800103a:	220c      	movs	r2, #12
 800103c:	6839      	ldr	r1, [r7, #0]
 800103e:	4821      	ldr	r0, [pc, #132]	@ (80010c4 <parse_cmd_status+0xb8>)
 8001040:	f7ff fb24 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001044:	230c      	movs	r3, #12
 8001046:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001048:	89fb      	ldrh	r3, [r7, #14]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d117      	bne.n	800107e <parse_cmd_status+0x72>
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	889b      	ldrh	r3, [r3, #4]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fdac 	bl	8000bb0 <get_event_str_>
 8001058:	4601      	mov	r1, r0
            get_event_str_(status->event), status->event);
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_STATUS.event = %s (%04X)",
 800105e:	461a      	mov	r2, r3
 8001060:	4819      	ldr	r0, [pc, #100]	@ (80010c8 <parse_cmd_status+0xbc>)
 8001062:	f7ff fb13 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.state = %04X", status->state);
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	88db      	ldrh	r3, [r3, #6]
 800106a:	4619      	mov	r1, r3
 800106c:	4817      	ldr	r0, [pc, #92]	@ (80010cc <parse_cmd_status+0xc0>)
 800106e:	f7ff fb0d 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_STATUS.error = %d", status->app_fail_code);
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	891b      	ldrh	r3, [r3, #8]
 8001076:	4619      	mov	r1, r3
 8001078:	4815      	ldr	r0, [pc, #84]	@ (80010d0 <parse_cmd_status+0xc4>)
 800107a:	f7ff fb07 	bl	800068c <fpc_sample_logf>
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	891b      	ldrh	r3, [r3, #8]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d00a      	beq.n	800109c <parse_cmd_status+0x90>
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <parse_cmd_status+0xc8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d006      	beq.n	800109c <parse_cmd_status+0x90>
        cmd_callbacks.on_error(status->app_fail_code);
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <parse_cmd_status+0xc8>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	8912      	ldrh	r2, [r2, #8]
 8001096:	4610      	mov	r0, r2
 8001098:	4798      	blx	r3
 800109a:	e00b      	b.n	80010b4 <parse_cmd_status+0xa8>
    }
    else if (cmd_callbacks.on_status) {
 800109c:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <parse_cmd_status+0xc8>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d007      	beq.n	80010b4 <parse_cmd_status+0xa8>
        cmd_callbacks.on_status(status->event, status->state);
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <parse_cmd_status+0xc8>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	68ba      	ldr	r2, [r7, #8]
 80010aa:	8890      	ldrh	r0, [r2, #4]
 80010ac:	68ba      	ldr	r2, [r7, #8]
 80010ae:	88d2      	ldrh	r2, [r2, #6]
 80010b0:	4611      	mov	r1, r2
 80010b2:	4798      	blx	r3
    }

    return result;
 80010b4:	89fb      	ldrh	r3, [r7, #14]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	08006930 	.word	0x08006930
 80010c4:	08006950 	.word	0x08006950
 80010c8:	08006974 	.word	0x08006974
 80010cc:	08006994 	.word	0x08006994
 80010d0:	080069ac 	.word	0x080069ac
 80010d4:	20000118 	.word	0x20000118

080010d8 <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d104      	bne.n	80010fe <parse_cmd_version+0x26>
        fpc_sample_logf("CMD_VERSION: Invalid parameter");
 80010f4:	4824      	ldr	r0, [pc, #144]	@ (8001188 <parse_cmd_version+0xb0>)
 80010f6:	f7ff fac9 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80010fa:	230c      	movs	r3, #12
 80010fc:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 80010fe:	8afb      	ldrh	r3, [r7, #22]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d10e      	bne.n	8001122 <parse_cmd_version+0x4a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8001108:	3314      	adds	r3, #20
 800110a:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	429a      	cmp	r2, r3
 8001112:	d006      	beq.n	8001122 <parse_cmd_version+0x4a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)", size, full_size);
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	6839      	ldr	r1, [r7, #0]
 8001118:	481c      	ldr	r0, [pc, #112]	@ (800118c <parse_cmd_version+0xb4>)
 800111a:	f7ff fab7 	bl	800068c <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 800111e:	230c      	movs	r3, #12
 8001120:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001122:	8afb      	ldrh	r3, [r7, #22]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d120      	bne.n	800116a <parse_cmd_version+0x92>
        fpc_sample_logf("CMD_VERSION.fw_id = %d", ver->fw_id);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	7c1b      	ldrb	r3, [r3, #16]
 800112c:	4619      	mov	r1, r3
 800112e:	4818      	ldr	r0, [pc, #96]	@ (8001190 <parse_cmd_version+0xb8>)
 8001130:	f7ff faac 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.unique_id = %08X %08X %08X",
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	6859      	ldr	r1, [r3, #4]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	4814      	ldr	r0, [pc, #80]	@ (8001194 <parse_cmd_version+0xbc>)
 8001142:	f7ff faa3 	bl	800068c <fpc_sample_logf>
            ver->mcu_unique_id[0],
            ver->mcu_unique_id[1],
            ver->mcu_unique_id[2]);
        fpc_sample_logf("CMD_VERSION.fuse_level = %d", ver->fw_fuse_level);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	7c5b      	ldrb	r3, [r3, #17]
 800114a:	4619      	mov	r1, r3
 800114c:	4812      	ldr	r0, [pc, #72]	@ (8001198 <parse_cmd_version+0xc0>)
 800114e:	f7ff fa9d 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version_str_len = %d", ver->version_str_len);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	8a5b      	ldrh	r3, [r3, #18]
 8001156:	4619      	mov	r1, r3
 8001158:	4810      	ldr	r0, [pc, #64]	@ (800119c <parse_cmd_version+0xc4>)
 800115a:	f7ff fa97 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_VERSION.version = %s", ver->version_str);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3314      	adds	r3, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <parse_cmd_version+0xc8>)
 8001166:	f7ff fa91 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_version) {
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <parse_cmd_version+0xcc>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d005      	beq.n	800117e <parse_cmd_version+0xa6>
        cmd_callbacks.on_version(ver->version_str);
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <parse_cmd_version+0xcc>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	3214      	adds	r2, #20
 800117a:	4610      	mov	r0, r2
 800117c:	4798      	blx	r3
    }

    return result;
 800117e:	8afb      	ldrh	r3, [r7, #22]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	080069c4 	.word	0x080069c4
 800118c:	080069e4 	.word	0x080069e4
 8001190:	08006a08 	.word	0x08006a08
 8001194:	08006a20 	.word	0x08006a20
 8001198:	08006a48 	.word	0x08006a48
 800119c:	08006a64 	.word	0x08006a64
 80011a0:	08006a88 	.word	0x08006a88
 80011a4:	20000118 	.word	0x20000118

080011a8 <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80011b2:	2300      	movs	r3, #0
 80011b4:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	60bb      	str	r3, [r7, #8]

    if (!status) {
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d104      	bne.n	80011ca <parse_cmd_enroll_status+0x22>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
 80011c0:	481d      	ldr	r0, [pc, #116]	@ (8001238 <parse_cmd_enroll_status+0x90>)
 80011c2:	f7ff fa63 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80011c6:	230c      	movs	r3, #12
 80011c8:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80011ca:	89fb      	ldrh	r3, [r7, #14]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d109      	bne.n	80011e4 <parse_cmd_enroll_status+0x3c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2b08      	cmp	r3, #8
 80011d4:	d006      	beq.n	80011e4 <parse_cmd_enroll_status+0x3c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
 80011d6:	2208      	movs	r2, #8
 80011d8:	6839      	ldr	r1, [r7, #0]
 80011da:	4818      	ldr	r0, [pc, #96]	@ (800123c <parse_cmd_enroll_status+0x94>)
 80011dc:	f7ff fa56 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80011e0:	230c      	movs	r3, #12
 80011e2:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d115      	bne.n	8001216 <parse_cmd_enroll_status+0x6e>
        fpc_sample_logf("CMD_ENROLL.id = %d", status->id);
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	889b      	ldrh	r3, [r3, #4]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4813      	ldr	r0, [pc, #76]	@ (8001240 <parse_cmd_enroll_status+0x98>)
 80011f2:	f7ff fa4b 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	799b      	ldrb	r3, [r3, #6]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fd14 	bl	8000c28 <get_enroll_feedback_str_>
 8001200:	4603      	mov	r3, r0
 8001202:	4619      	mov	r1, r3
 8001204:	480f      	ldr	r0, [pc, #60]	@ (8001244 <parse_cmd_enroll_status+0x9c>)
 8001206:	f7ff fa41 	bl	800068c <fpc_sample_logf>
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	79db      	ldrb	r3, [r3, #7]
 800120e:	4619      	mov	r1, r3
 8001210:	480d      	ldr	r0, [pc, #52]	@ (8001248 <parse_cmd_enroll_status+0xa0>)
 8001212:	f7ff fa3b 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_enroll) {
 8001216:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <parse_cmd_enroll_status+0xa4>)
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d007      	beq.n	800122e <parse_cmd_enroll_status+0x86>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <parse_cmd_enroll_status+0xa4>)
 8001220:	68db      	ldr	r3, [r3, #12]
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	7990      	ldrb	r0, [r2, #6]
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	79d2      	ldrb	r2, [r2, #7]
 800122a:	4611      	mov	r1, r2
 800122c:	4798      	blx	r3
    }

    return result;
 800122e:	89fb      	ldrh	r3, [r7, #14]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	08006aa4 	.word	0x08006aa4
 800123c:	08006ac4 	.word	0x08006ac4
 8001240:	08006ae8 	.word	0x08006ae8
 8001244:	08006afc 	.word	0x08006afc
 8001248:	08006b18 	.word	0x08006b18
 800124c:	20000118 	.word	0x20000118

08001250 <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d104      	bne.n	8001272 <parse_cmd_identify+0x22>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
 8001268:	4829      	ldr	r0, [pc, #164]	@ (8001310 <parse_cmd_identify+0xc0>)
 800126a:	f7ff fa0f 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800126e:	230c      	movs	r3, #12
 8001270:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001272:	89fb      	ldrh	r3, [r7, #14]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d109      	bne.n	800128c <parse_cmd_identify+0x3c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b0c      	cmp	r3, #12
 800127c:	d006      	beq.n	800128c <parse_cmd_identify+0x3c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
 800127e:	220c      	movs	r2, #12
 8001280:	6839      	ldr	r1, [r7, #0]
 8001282:	4824      	ldr	r0, [pc, #144]	@ (8001314 <parse_cmd_identify+0xc4>)
 8001284:	f7ff fa02 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001288:	230c      	movs	r3, #12
 800128a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d124      	bne.n	80012dc <parse_cmd_identify+0x8c>
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 8001296:	f246 12ec 	movw	r2, #25068	@ 0x61ec
 800129a:	4293      	cmp	r3, r2
 800129c:	d101      	bne.n	80012a2 <parse_cmd_identify+0x52>
 800129e:	491e      	ldr	r1, [pc, #120]	@ (8001318 <parse_cmd_identify+0xc8>)
 80012a0:	e000      	b.n	80012a4 <parse_cmd_identify+0x54>
 80012a2:	491e      	ldr	r1, [pc, #120]	@ (800131c <parse_cmd_identify+0xcc>)
            (id_res->match == IDENTIFY_RESULT_MATCH) ? "MATCH" : "No Match", id_res->match);
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_IDENTIFY.result = %s (0x%04X)",
 80012a8:	461a      	mov	r2, r3
 80012aa:	481d      	ldr	r0, [pc, #116]	@ (8001320 <parse_cmd_identify+0xd0>)
 80012ac:	f7ff f9ee 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	88db      	ldrh	r3, [r3, #6]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fc43 	bl	8000b40 <get_id_type_str_>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4619      	mov	r1, r3
 80012be:	4819      	ldr	r0, [pc, #100]	@ (8001324 <parse_cmd_identify+0xd4>)
 80012c0:	f7ff f9e4 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	891b      	ldrh	r3, [r3, #8]
 80012c8:	4619      	mov	r1, r3
 80012ca:	4817      	ldr	r0, [pc, #92]	@ (8001328 <parse_cmd_identify+0xd8>)
 80012cc:	f7ff f9de 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	895b      	ldrh	r3, [r3, #10]
 80012d4:	4619      	mov	r1, r3
 80012d6:	4815      	ldr	r0, [pc, #84]	@ (800132c <parse_cmd_identify+0xdc>)
 80012d8:	f7ff f9d8 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_identify) {
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <parse_cmd_identify+0xe0>)
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00f      	beq.n	8001304 <parse_cmd_identify+0xb4>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 80012e4:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <parse_cmd_identify+0xe0>)
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	8892      	ldrh	r2, [r2, #4]
 80012ec:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 80012f0:	428a      	cmp	r2, r1
 80012f2:	bf0c      	ite	eq
 80012f4:	2201      	moveq	r2, #1
 80012f6:	2200      	movne	r2, #0
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	4610      	mov	r0, r2
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	8912      	ldrh	r2, [r2, #8]
 8001300:	4611      	mov	r1, r2
 8001302:	4798      	blx	r3
    }

    return result;
 8001304:	89fb      	ldrh	r3, [r7, #14]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	08006b3c 	.word	0x08006b3c
 8001314:	08006b5c 	.word	0x08006b5c
 8001318:	08006b84 	.word	0x08006b84
 800131c:	08006b8c 	.word	0x08006b8c
 8001320:	08006b98 	.word	0x08006b98
 8001324:	08006bbc 	.word	0x08006bbc
 8001328:	08006bd8 	.word	0x08006bd8
 800132c:	08006bf0 	.word	0x08006bf0
 8001330:	20000118 	.word	0x20000118

08001334 <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800133e:	2300      	movs	r3, #0
 8001340:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	60fb      	str	r3, [r7, #12]

    if (!list) {
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d104      	bne.n	800135a <parse_cmd_list_templates+0x26>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter");
 8001350:	4823      	ldr	r0, [pc, #140]	@ (80013e0 <parse_cmd_list_templates+0xac>)
 8001352:	f7ff f99b 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001356:	230c      	movs	r3, #12
 8001358:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 800135a:	8afb      	ldrh	r3, [r7, #22]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d10f      	bne.n	8001380 <parse_cmd_list_templates+0x4c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8001364:	3303      	adds	r3, #3
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 800136a:	683a      	ldr	r2, [r7, #0]
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	429a      	cmp	r2, r3
 8001370:	d006      	beq.n	8001380 <parse_cmd_list_templates+0x4c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)", size,
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	6839      	ldr	r1, [r7, #0]
 8001376:	481b      	ldr	r0, [pc, #108]	@ (80013e4 <parse_cmd_list_templates+0xb0>)
 8001378:	f7ff f988 	bl	800068c <fpc_sample_logf>
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 800137c:	230c      	movs	r3, #12
 800137e:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d119      	bne.n	80013ba <parse_cmd_list_templates+0x86>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
            list->number_of_templates);
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	889b      	ldrh	r3, [r3, #4]
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d",
 800138a:	4619      	mov	r1, r3
 800138c:	4816      	ldr	r0, [pc, #88]	@ (80013e8 <parse_cmd_list_templates+0xb4>)
 800138e:	f7ff f97d 	bl	800068c <fpc_sample_logf>

        for (i = 0; i < list->number_of_templates; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	82bb      	strh	r3, [r7, #20]
 8001396:	e00b      	b.n	80013b0 <parse_cmd_list_templates+0x7c>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d", list->template_id_list[i]);
 8001398:	8abb      	ldrh	r3, [r7, #20]
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	88db      	ldrh	r3, [r3, #6]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4811      	ldr	r0, [pc, #68]	@ (80013ec <parse_cmd_list_templates+0xb8>)
 80013a6:	f7ff f971 	bl	800068c <fpc_sample_logf>
        for (i = 0; i < list->number_of_templates; i++) {
 80013aa:	8abb      	ldrh	r3, [r7, #20]
 80013ac:	3301      	adds	r3, #1
 80013ae:	82bb      	strh	r3, [r7, #20]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	889b      	ldrh	r3, [r3, #4]
 80013b4:	8aba      	ldrh	r2, [r7, #20]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d3ee      	bcc.n	8001398 <parse_cmd_list_templates+0x64>
        }
    }

    if (cmd_callbacks.on_list_templates) {
 80013ba:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <parse_cmd_list_templates+0xbc>)
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d008      	beq.n	80013d4 <parse_cmd_list_templates+0xa0>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <parse_cmd_list_templates+0xbc>)
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	8892      	ldrh	r2, [r2, #4]
 80013ca:	4610      	mov	r0, r2
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	3206      	adds	r2, #6
 80013d0:	4611      	mov	r1, r2
 80013d2:	4798      	blx	r3
    }

    return result;
 80013d4:	8afb      	ldrh	r3, [r7, #22]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	08006c08 	.word	0x08006c08
 80013e4:	08006c30 	.word	0x08006c30
 80013e8:	08006c5c 	.word	0x08006c5c
 80013ec:	08006c80 	.word	0x08006c80
 80013f0:	20000118 	.word	0x20000118

080013f4 <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d104      	bne.n	8001416 <parse_cmd_navigation_event+0x22>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
 800140c:	4817      	ldr	r0, [pc, #92]	@ (800146c <parse_cmd_navigation_event+0x78>)
 800140e:	f7ff f93d 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 8001412:	230c      	movs	r3, #12
 8001414:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001416:	89fb      	ldrh	r3, [r7, #14]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d109      	bne.n	8001430 <parse_cmd_navigation_event+0x3c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	2b08      	cmp	r3, #8
 8001420:	d006      	beq.n	8001430 <parse_cmd_navigation_event+0x3c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
 8001422:	2208      	movs	r2, #8
 8001424:	6839      	ldr	r1, [r7, #0]
 8001426:	4812      	ldr	r0, [pc, #72]	@ (8001470 <parse_cmd_navigation_event+0x7c>)
 8001428:	f7ff f930 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 800142c:	230c      	movs	r3, #12
 800142e:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001430:	89fb      	ldrh	r3, [r7, #14]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10a      	bne.n	800144c <parse_cmd_navigation_event+0x58>
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	889b      	ldrh	r3, [r3, #4]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fc33 	bl	8000ca8 <get_gesture_str_>
 8001442:	4603      	mov	r3, r0
 8001444:	4619      	mov	r1, r3
 8001446:	480b      	ldr	r0, [pc, #44]	@ (8001474 <parse_cmd_navigation_event+0x80>)
 8001448:	f7ff f920 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_navigation) {
 800144c:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <parse_cmd_navigation_event+0x84>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d005      	beq.n	8001460 <parse_cmd_navigation_event+0x6c>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 8001454:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <parse_cmd_navigation_event+0x84>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	8892      	ldrh	r2, [r2, #4]
 800145c:	4610      	mov	r0, r2
 800145e:	4798      	blx	r3
    }

    return result;
 8001460:	89fb      	ldrh	r3, [r7, #14]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	08006c9c 	.word	0x08006c9c
 8001470:	08006cc0 	.word	0x08006cc0
 8001474:	08006ce8 	.word	0x08006ce8
 8001478:	20000118 	.word	0x20000118

0800147c <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001486:	2300      	movs	r3, #0
 8001488:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d104      	bne.n	800149e <parse_cmd_gpio_control+0x22>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
 8001494:	4816      	ldr	r0, [pc, #88]	@ (80014f0 <parse_cmd_gpio_control+0x74>)
 8001496:	f7ff f8f9 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800149a:	230c      	movs	r3, #12
 800149c:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800149e:	89fb      	ldrh	r3, [r7, #14]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d109      	bne.n	80014b8 <parse_cmd_gpio_control+0x3c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	2b06      	cmp	r3, #6
 80014a8:	d006      	beq.n	80014b8 <parse_cmd_gpio_control+0x3c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
 80014aa:	2206      	movs	r2, #6
 80014ac:	6839      	ldr	r1, [r7, #0]
 80014ae:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <parse_cmd_gpio_control+0x78>)
 80014b0:	f7ff f8ec 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80014b4:	230c      	movs	r3, #12
 80014b6:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80014b8:	89fb      	ldrh	r3, [r7, #14]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d109      	bne.n	80014d2 <parse_cmd_gpio_control+0x56>
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	791b      	ldrb	r3, [r3, #4]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fc30 	bl	8000d28 <get_gpio_state_str_>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4619      	mov	r1, r3
 80014cc:	480a      	ldr	r0, [pc, #40]	@ (80014f8 <parse_cmd_gpio_control+0x7c>)
 80014ce:	f7ff f8dd 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_gpio_control) {
 80014d2:	4b0a      	ldr	r3, [pc, #40]	@ (80014fc <parse_cmd_gpio_control+0x80>)
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <parse_cmd_gpio_control+0x6a>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 80014da:	4b08      	ldr	r3, [pc, #32]	@ (80014fc <parse_cmd_gpio_control+0x80>)
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	7912      	ldrb	r2, [r2, #4]
 80014e2:	4610      	mov	r0, r2
 80014e4:	4798      	blx	r3
    }

    return result;
 80014e6:	89fb      	ldrh	r3, [r7, #14]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	08006d04 	.word	0x08006d04
 80014f4:	08006d28 	.word	0x08006d28
 80014f8:	08006d54 	.word	0x08006d54
 80014fc:	20000118 	.word	0x20000118

08001500 <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d104      	bne.n	8001522 <parse_cmd_get_system_config+0x22>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
 8001518:	483c      	ldr	r0, [pc, #240]	@ (800160c <parse_cmd_get_system_config+0x10c>)
 800151a:	f7ff f8b7 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800151e:	230c      	movs	r3, #12
 8001520:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d109      	bne.n	800153c <parse_cmd_get_system_config+0x3c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	2b17      	cmp	r3, #23
 800152c:	d806      	bhi.n	800153c <parse_cmd_get_system_config+0x3c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
 800152e:	2218      	movs	r2, #24
 8001530:	6839      	ldr	r1, [r7, #0]
 8001532:	4837      	ldr	r0, [pc, #220]	@ (8001610 <parse_cmd_get_system_config+0x110>)
 8001534:	f7ff f8aa 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001538:	230c      	movs	r3, #12
 800153a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d155      	bne.n	80015ee <parse_cmd_get_system_config+0xee>
        fpc_sample_logf("%s Config:", cmd_cfg->config_type == 0 ? "Default" : "Custom");
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	889b      	ldrh	r3, [r3, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <parse_cmd_get_system_config+0x4e>
 800154a:	4b32      	ldr	r3, [pc, #200]	@ (8001614 <parse_cmd_get_system_config+0x114>)
 800154c:	e000      	b.n	8001550 <parse_cmd_get_system_config+0x50>
 800154e:	4b32      	ldr	r3, [pc, #200]	@ (8001618 <parse_cmd_get_system_config+0x118>)
 8001550:	4619      	mov	r1, r3
 8001552:	4832      	ldr	r0, [pc, #200]	@ (800161c <parse_cmd_get_system_config+0x11c>)
 8001554:	f7ff f89a 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.ver = %d", cmd_cfg->cfg.version);
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	891b      	ldrh	r3, [r3, #8]
 800155c:	4619      	mov	r1, r3
 800155e:	4830      	ldr	r0, [pc, #192]	@ (8001620 <parse_cmd_get_system_config+0x120>)
 8001560:	f7ff f894 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.sys_flags = %08X:", cmd_cfg->cfg.sys_flags);
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	4619      	mov	r1, r3
 800156a:	482e      	ldr	r0, [pc, #184]	@ (8001624 <parse_cmd_get_system_config+0x124>)
 800156c:	f7ff f88e 	bl	800068c <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_STATUS_EVT_AT_BOOT)
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <parse_cmd_get_system_config+0x82>
            fpc_sample_logf(" - CFG_SYS_FLAG_STATUS_EVT_AT_BOOT");
 800157c:	482a      	ldr	r0, [pc, #168]	@ (8001628 <parse_cmd_get_system_config+0x128>)
 800157e:	f7ff f885 	bl	800068c <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IN_STOP_MODE)
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f003 0310 	and.w	r3, r3, #16
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <parse_cmd_get_system_config+0x94>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IN_STOP_MODE");
 800158e:	4827      	ldr	r0, [pc, #156]	@ (800162c <parse_cmd_get_system_config+0x12c>)
 8001590:	f7ff f87c 	bl	800068c <fpc_sample_logf>
        if (cmd_cfg->cfg.sys_flags & CFG_SYS_FLAG_UART_IRQ_BEFORE_TX)
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f003 0320 	and.w	r3, r3, #32
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <parse_cmd_get_system_config+0xa6>
            fpc_sample_logf(" - CFG_SYS_FLAG_UART_IRQ_BEFORE_TX");
 80015a0:	4823      	ldr	r0, [pc, #140]	@ (8001630 <parse_cmd_get_system_config+0x130>)
 80015a2:	f7ff f873 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
            cmd_cfg->cfg.uart_delay_before_irq_ms);
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	7c1b      	ldrb	r3, [r3, #16]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_irq_dly = %d ms",
 80015aa:	4619      	mov	r1, r3
 80015ac:	4821      	ldr	r0, [pc, #132]	@ (8001634 <parse_cmd_get_system_config+0x134>)
 80015ae:	f7ff f86d 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
            cmd_cfg->cfg.uart_baudrate);
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	7c5b      	ldrb	r3, [r3, #17]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.uart_baudrate_idx = %d",
 80015b6:	4619      	mov	r1, r3
 80015b8:	481f      	ldr	r0, [pc, #124]	@ (8001638 <parse_cmd_get_system_config+0x138>)
 80015ba:	f7ff f867 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
            cmd_cfg->cfg.finger_scan_interval_ms);
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	895b      	ldrh	r3, [r3, #10]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.finger_scan_intv = %d ms",
 80015c2:	4619      	mov	r1, r3
 80015c4:	481d      	ldr	r0, [pc, #116]	@ (800163c <parse_cmd_get_system_config+0x13c>)
 80015c6:	f7ff f861 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
                 cmd_cfg->cfg.idfy_max_consecutive_fails);
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	7c9b      	ldrb	r3, [r3, #18]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_max_consecutive_fails = %d",
 80015ce:	4619      	mov	r1, r3
 80015d0:	481b      	ldr	r0, [pc, #108]	@ (8001640 <parse_cmd_get_system_config+0x140>)
 80015d2:	f7ff f85b 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
            cmd_cfg->cfg.idfy_lockout_time_s);
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	7cdb      	ldrb	r3, [r3, #19]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idfy_lockout_time_s = %d s",
 80015da:	4619      	mov	r1, r3
 80015dc:	4819      	ldr	r0, [pc, #100]	@ (8001644 <parse_cmd_get_system_config+0x144>)
 80015de:	f7ff f855 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	8a9b      	ldrh	r3, [r3, #20]
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
 80015e6:	4619      	mov	r1, r3
 80015e8:	4817      	ldr	r0, [pc, #92]	@ (8001648 <parse_cmd_get_system_config+0x148>)
 80015ea:	f7ff f84f 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_system_config_get) {
 80015ee:	4b17      	ldr	r3, [pc, #92]	@ (800164c <parse_cmd_get_system_config+0x14c>)
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <parse_cmd_get_system_config+0x102>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <parse_cmd_get_system_config+0x14c>)
 80015f8:	6a1b      	ldr	r3, [r3, #32]
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	3208      	adds	r2, #8
 80015fe:	4610      	mov	r0, r2
 8001600:	4798      	blx	r3
    }

    return result;
 8001602:	89fb      	ldrh	r3, [r7, #14]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	08006d70 	.word	0x08006d70
 8001610:	08006d9c 	.word	0x08006d9c
 8001614:	08006dcc 	.word	0x08006dcc
 8001618:	08006dd4 	.word	0x08006dd4
 800161c:	08006ddc 	.word	0x08006ddc
 8001620:	08006de8 	.word	0x08006de8
 8001624:	08006e08 	.word	0x08006e08
 8001628:	08006e30 	.word	0x08006e30
 800162c:	08006e54 	.word	0x08006e54
 8001630:	08006e78 	.word	0x08006e78
 8001634:	08006e9c 	.word	0x08006e9c
 8001638:	08006ec8 	.word	0x08006ec8
 800163c:	08006ef8 	.word	0x08006ef8
 8001640:	08006f28 	.word	0x08006f28
 8001644:	08006f60 	.word	0x08006f60
 8001648:	08006f94 	.word	0x08006f94
 800164c:	20000118 	.word	0x20000118

08001650 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d104      	bne.n	8001672 <parse_cmd_bist+0x22>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
 8001668:	4817      	ldr	r0, [pc, #92]	@ (80016c8 <parse_cmd_bist+0x78>)
 800166a:	f7ff f80f 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 800166e:	230c      	movs	r3, #12
 8001670:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001672:	89fb      	ldrh	r3, [r7, #14]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d109      	bne.n	800168c <parse_cmd_bist+0x3c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b07      	cmp	r3, #7
 800167c:	d806      	bhi.n	800168c <parse_cmd_bist+0x3c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
 800167e:	2206      	movs	r2, #6
 8001680:	6839      	ldr	r1, [r7, #0]
 8001682:	4812      	ldr	r0, [pc, #72]	@ (80016cc <parse_cmd_bist+0x7c>)
 8001684:	f7ff f802 	bl	800068c <fpc_sample_logf>
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001688:	230c      	movs	r3, #12
 800168a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10b      	bne.n	80016aa <parse_cmd_bist+0x5a>
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	889b      	ldrh	r3, [r3, #4]
 8001696:	4619      	mov	r1, r3
 8001698:	480d      	ldr	r0, [pc, #52]	@ (80016d0 <parse_cmd_bist+0x80>)
 800169a:	f7fe fff7 	bl	800068c <fpc_sample_logf>
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	88db      	ldrh	r3, [r3, #6]
 80016a2:	4619      	mov	r1, r3
 80016a4:	480b      	ldr	r0, [pc, #44]	@ (80016d4 <parse_cmd_bist+0x84>)
 80016a6:	f7fe fff1 	bl	800068c <fpc_sample_logf>
    }

    if (cmd_callbacks.on_bist_done) {
 80016aa:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <parse_cmd_bist+0x88>)
 80016ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d005      	beq.n	80016be <parse_cmd_bist+0x6e>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 80016b2:	4b09      	ldr	r3, [pc, #36]	@ (80016d8 <parse_cmd_bist+0x88>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	88d2      	ldrh	r2, [r2, #6]
 80016ba:	4610      	mov	r0, r2
 80016bc:	4798      	blx	r3
    }

    return result;
 80016be:	89fb      	ldrh	r3, [r7, #14]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	08006fcc 	.word	0x08006fcc
 80016cc:	08006fe8 	.word	0x08006fe8
 80016d0:	0800700c 	.word	0x0800700c
 80016d4:	08007030 	.word	0x08007030
 80016d8:	20000118 	.word	0x20000118

080016dc <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d104      	bne.n	80016fe <parse_cmd+0x22>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
 80016f4:	4864      	ldr	r0, [pc, #400]	@ (8001888 <parse_cmd+0x1ac>)
 80016f6:	f7fe ffc9 	bl	800068c <fpc_sample_logf>
        result = FPC_RESULT_INVALID_PARAM;
 80016fa:	230c      	movs	r3, #12
 80016fc:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10c      	bne.n	800171e <parse_cmd+0x42>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	885b      	ldrh	r3, [r3, #2]
 8001708:	2b13      	cmp	r3, #19
 800170a:	d008      	beq.n	800171e <parse_cmd+0x42>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001710:	2b12      	cmp	r3, #18
 8001712:	d004      	beq.n	800171e <parse_cmd+0x42>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
 8001714:	485d      	ldr	r0, [pc, #372]	@ (800188c <parse_cmd+0x1b0>)
 8001716:	f7fe ffb9 	bl	800068c <fpc_sample_logf>
            result = FPC_RESULT_INVALID_PARAM;
 800171a:	230c      	movs	r3, #12
 800171c:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800171e:	89fb      	ldrh	r3, [r7, #14]
 8001720:	2b00      	cmp	r3, #0
 8001722:	f040 80ab 	bne.w	800187c <parse_cmd+0x1a0>
        switch (cmd_hdr->cmd_id) {
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800172e:	f000 808f 	beq.w	8001850 <parse_cmd+0x174>
 8001732:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001736:	f300 809d 	bgt.w	8001874 <parse_cmd+0x198>
 800173a:	2b6a      	cmp	r3, #106	@ 0x6a
 800173c:	dc60      	bgt.n	8001800 <parse_cmd+0x124>
 800173e:	2b40      	cmp	r3, #64	@ 0x40
 8001740:	f2c0 8098 	blt.w	8001874 <parse_cmd+0x198>
 8001744:	3b40      	subs	r3, #64	@ 0x40
 8001746:	2b2a      	cmp	r3, #42	@ 0x2a
 8001748:	f200 8094 	bhi.w	8001874 <parse_cmd+0x198>
 800174c:	a201      	add	r2, pc, #4	@ (adr r2, 8001754 <parse_cmd+0x78>)
 800174e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001752:	bf00      	nop
 8001754:	08001809 	.word	0x08001809
 8001758:	08001815 	.word	0x08001815
 800175c:	08001875 	.word	0x08001875
 8001760:	08001875 	.word	0x08001875
 8001764:	08001869 	.word	0x08001869
 8001768:	08001875 	.word	0x08001875
 800176c:	08001875 	.word	0x08001875
 8001770:	08001875 	.word	0x08001875
 8001774:	08001875 	.word	0x08001875
 8001778:	08001875 	.word	0x08001875
 800177c:	08001875 	.word	0x08001875
 8001780:	08001875 	.word	0x08001875
 8001784:	08001875 	.word	0x08001875
 8001788:	08001875 	.word	0x08001875
 800178c:	08001875 	.word	0x08001875
 8001790:	08001875 	.word	0x08001875
 8001794:	08001875 	.word	0x08001875
 8001798:	08001875 	.word	0x08001875
 800179c:	08001875 	.word	0x08001875
 80017a0:	08001875 	.word	0x08001875
 80017a4:	08001821 	.word	0x08001821
 80017a8:	0800182d 	.word	0x0800182d
 80017ac:	08001875 	.word	0x08001875
 80017b0:	08001875 	.word	0x08001875
 80017b4:	08001875 	.word	0x08001875
 80017b8:	08001875 	.word	0x08001875
 80017bc:	08001875 	.word	0x08001875
 80017c0:	08001875 	.word	0x08001875
 80017c4:	08001875 	.word	0x08001875
 80017c8:	08001875 	.word	0x08001875
 80017cc:	08001875 	.word	0x08001875
 80017d0:	08001875 	.word	0x08001875
 80017d4:	08001839 	.word	0x08001839
 80017d8:	08001875 	.word	0x08001875
 80017dc:	08001875 	.word	0x08001875
 80017e0:	08001875 	.word	0x08001875
 80017e4:	08001875 	.word	0x08001875
 80017e8:	08001875 	.word	0x08001875
 80017ec:	08001875 	.word	0x08001875
 80017f0:	08001875 	.word	0x08001875
 80017f4:	08001875 	.word	0x08001875
 80017f8:	08001875 	.word	0x08001875
 80017fc:	0800185d 	.word	0x0800185d
 8001800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001804:	d01e      	beq.n	8001844 <parse_cmd+0x168>
 8001806:	e035      	b.n	8001874 <parse_cmd+0x198>
        case CMD_STATUS:
            return parse_cmd_status(cmd_hdr, size);
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	68b8      	ldr	r0, [r7, #8]
 800180c:	f7ff fbfe 	bl	800100c <parse_cmd_status>
 8001810:	4603      	mov	r3, r0
 8001812:	e034      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_VERSION:
            return parse_cmd_version(cmd_hdr, size);
 8001814:	6839      	ldr	r1, [r7, #0]
 8001816:	68b8      	ldr	r0, [r7, #8]
 8001818:	f7ff fc5e 	bl	80010d8 <parse_cmd_version>
 800181c:	4603      	mov	r3, r0
 800181e:	e02e      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_ENROLL:
            return parse_cmd_enroll_status(cmd_hdr, size);
 8001820:	6839      	ldr	r1, [r7, #0]
 8001822:	68b8      	ldr	r0, [r7, #8]
 8001824:	f7ff fcc0 	bl	80011a8 <parse_cmd_enroll_status>
 8001828:	4603      	mov	r3, r0
 800182a:	e028      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_IDENTIFY:
            return parse_cmd_identify(cmd_hdr, size);
 800182c:	6839      	ldr	r1, [r7, #0]
 800182e:	68b8      	ldr	r0, [r7, #8]
 8001830:	f7ff fd0e 	bl	8001250 <parse_cmd_identify>
 8001834:	4603      	mov	r3, r0
 8001836:	e022      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_LIST_TEMPLATES:
            return parse_cmd_list_templates(cmd_hdr, size);
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	68b8      	ldr	r0, [r7, #8]
 800183c:	f7ff fd7a 	bl	8001334 <parse_cmd_list_templates>
 8001840:	4603      	mov	r3, r0
 8001842:	e01c      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_NAVIGATION:
            return parse_cmd_navigation_event(cmd_hdr, size);
 8001844:	6839      	ldr	r1, [r7, #0]
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7ff fdd4 	bl	80013f4 <parse_cmd_navigation_event>
 800184c:	4603      	mov	r3, r0
 800184e:	e016      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_GPIO_CONTROL:
            return parse_cmd_gpio_control(cmd_hdr, size);
 8001850:	6839      	ldr	r1, [r7, #0]
 8001852:	68b8      	ldr	r0, [r7, #8]
 8001854:	f7ff fe12 	bl	800147c <parse_cmd_gpio_control>
 8001858:	4603      	mov	r3, r0
 800185a:	e010      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_GET_SYSTEM_CONFIG:
            return parse_cmd_get_system_config(cmd_hdr, size);
 800185c:	6839      	ldr	r1, [r7, #0]
 800185e:	68b8      	ldr	r0, [r7, #8]
 8001860:	f7ff fe4e 	bl	8001500 <parse_cmd_get_system_config>
 8001864:	4603      	mov	r3, r0
 8001866:	e00a      	b.n	800187e <parse_cmd+0x1a2>
            break;
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
 8001868:	6839      	ldr	r1, [r7, #0]
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f7ff fef0 	bl	8001650 <parse_cmd_bist>
 8001870:	4603      	mov	r3, r0
 8001872:	e004      	b.n	800187e <parse_cmd+0x1a2>
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
 8001874:	4806      	ldr	r0, [pc, #24]	@ (8001890 <parse_cmd+0x1b4>)
 8001876:	f7fe ff09 	bl	800068c <fpc_sample_logf>
            break;
 800187a:	bf00      	nop
        };
    }

    return result;
 800187c:	89fb      	ldrh	r3, [r7, #14]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	0800704c 	.word	0x0800704c
 800188c:	0800706c 	.word	0x0800706c
 8001890:	08007090 	.word	0x08007090

08001894 <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 800189e:	463b      	mov	r3, r7
 80018a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80018a4:	2108      	movs	r1, #8
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fec4 	bl	8000634 <fpc_hal_rx>
 80018ac:	4603      	mov	r3, r0
 80018ae:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 80018b0:	89fb      	ldrh	r3, [r7, #14]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d112      	bne.n	80018dc <fpc_host_sample_handle_rx_data+0x48>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80018b6:	883b      	ldrh	r3, [r7, #0]
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d10a      	bne.n	80018d2 <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d005      	beq.n	80018d2 <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80018c6:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80018c8:	2b12      	cmp	r3, #18
 80018ca:	d007      	beq.n	80018dc <fpc_host_sample_handle_rx_data+0x48>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 80018cc:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80018ce:	2b13      	cmp	r3, #19
 80018d0:	d004      	beq.n	80018dc <fpc_host_sample_handle_rx_data+0x48>
            fpc_sample_logf("Sanity check of rx data failed\r\n");
 80018d2:	481f      	ldr	r0, [pc, #124]	@ (8001950 <fpc_host_sample_handle_rx_data+0xbc>)
 80018d4:	f7fe feda 	bl	800068c <fpc_sample_logf>
            result = FPC_RESULT_IO_BAD_DATA;
 80018d8:	2321      	movs	r3, #33	@ 0x21
 80018da:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80018dc:	89fb      	ldrh	r3, [r7, #14]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10d      	bne.n	80018fe <fpc_host_sample_handle_rx_data+0x6a>
        frame_payload = malloc(frame_hdr.payload_size);
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 f917 	bl	8005b18 <malloc>
 80018ea:	4603      	mov	r3, r0
 80018ec:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d104      	bne.n	80018fe <fpc_host_sample_handle_rx_data+0x6a>
            fpc_sample_logf("Failed to malloc\n");
 80018f4:	4817      	ldr	r0, [pc, #92]	@ (8001954 <fpc_host_sample_handle_rx_data+0xc0>)
 80018f6:	f7fe fec9 	bl	800068c <fpc_sample_logf>
            result = FPC_RESULT_OUT_OF_MEMORY;
 80018fa:	230e      	movs	r3, #14
 80018fc:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80018fe:	89fb      	ldrh	r3, [r7, #14]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d108      	bne.n	8001916 <fpc_host_sample_handle_rx_data+0x82>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800190a:	4619      	mov	r1, r3
 800190c:	68b8      	ldr	r0, [r7, #8]
 800190e:	f7fe fe91 	bl	8000634 <fpc_hal_rx>
 8001912:	4603      	mov	r3, r0
 8001914:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001916:	89fb      	ldrh	r3, [r7, #14]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <fpc_host_sample_handle_rx_data+0x96>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 800191c:	88fb      	ldrh	r3, [r7, #6]
 800191e:	4619      	mov	r1, r3
 8001920:	68b8      	ldr	r0, [r7, #8]
 8001922:	f7ff fedb 	bl	80016dc <parse_cmd>
 8001926:	4603      	mov	r3, r0
 8001928:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d002      	beq.n	8001936 <fpc_host_sample_handle_rx_data+0xa2>
        free(frame_payload);
 8001930:	68b8      	ldr	r0, [r7, #8]
 8001932:	f004 f8f9 	bl	8005b28 <free>
    }

    if (result != FPC_RESULT_OK) {
 8001936:	89fb      	ldrh	r3, [r7, #14]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <fpc_host_sample_handle_rx_data+0xb2>
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
 800193c:	89fb      	ldrh	r3, [r7, #14]
 800193e:	4619      	mov	r1, r3
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <fpc_host_sample_handle_rx_data+0xc4>)
 8001942:	f7fe fea3 	bl	800068c <fpc_sample_logf>
    }

    return result;
 8001946:	89fb      	ldrh	r3, [r7, #14]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3710      	adds	r7, #16
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	080070b4 	.word	0x080070b4
 8001954:	080070d8 	.word	0x080070d8
 8001958:	080070ec 	.word	0x080070ec

0800195c <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 800195c:	b5b0      	push	{r4, r5, r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00b      	beq.n	8001982 <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 800196a:	4a0a      	ldr	r2, [pc, #40]	@ (8001994 <fpc_host_sample_init+0x38>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4614      	mov	r4, r2
 8001970:	461d      	mov	r5, r3
 8001972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800197e:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 8001982:	f7fe fe05 	bl	8000590 <fpc_hal_init>
 8001986:	4603      	mov	r3, r0
 8001988:	81fb      	strh	r3, [r7, #14]

    return result;
 800198a:	89fb      	ldrh	r3, [r7, #14]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bdb0      	pop	{r4, r5, r7, pc}
 8001994:	20000118 	.word	0x20000118

08001998 <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 800199e:	4b0d      	ldr	r3, [pc, #52]	@ (80019d4 <hal_check_button_pressed+0x3c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <hal_check_button_pressed+0x40>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	f083 0301 	eor.w	r3, r3, #1
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <hal_check_button_pressed+0x20>
		button_down_time = 0;
 80019b2:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <hal_check_button_pressed+0x3c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <hal_check_button_pressed+0x40>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <hal_check_button_pressed+0x2c>
 80019c0:	2300      	movs	r3, #0
 80019c2:	e000      	b.n	80019c6 <hal_check_button_pressed+0x2e>
 80019c4:	687b      	ldr	r3, [r7, #4]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000148 	.word	0x20000148
 80019d8:	2000014c 	.word	0x2000014c

080019dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019ec:	d11c      	bne.n	8001a28 <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 80019ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019f2:	4817      	ldr	r0, [pc, #92]	@ (8001a50 <HAL_GPIO_EXTI_Callback+0x74>)
 80019f4:	f001 ff20 	bl	8003838 <HAL_GPIO_ReadPin>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d10b      	bne.n	8001a16 <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 80019fe:	f001 f81f 	bl	8002a40 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	4b13      	ldr	r3, [pc, #76]	@ (8001a54 <HAL_GPIO_EXTI_Callback+0x78>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	4a13      	ldr	r2, [pc, #76]	@ (8001a58 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001a0c:	6013      	str	r3, [r2, #0]
            button_down = false;
 8001a0e:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <HAL_GPIO_EXTI_Callback+0x80>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 8001a14:	e017      	b.n	8001a46 <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 8001a16:	f001 f813 	bl	8002a40 <HAL_GetTick>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a54 <HAL_GPIO_EXTI_Callback+0x78>)
 8001a1e:	6013      	str	r3, [r2, #0]
            button_down = true;
 8001a20:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <HAL_GPIO_EXTI_Callback+0x80>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
}
 8001a26:	e00e      	b.n	8001a46 <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a2e:	d10a      	bne.n	8001a46 <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 8001a30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a34:	480a      	ldr	r0, [pc, #40]	@ (8001a60 <HAL_GPIO_EXTI_Callback+0x84>)
 8001a36:	f001 feff 	bl	8003838 <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d102      	bne.n	8001a46 <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <HAL_GPIO_EXTI_Callback+0x88>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40020800 	.word	0x40020800
 8001a54:	20000144 	.word	0x20000144
 8001a58:	20000148 	.word	0x20000148
 8001a5c:	2000014c 	.word	0x2000014c
 8001a60:	40021400 	.word	0x40021400
 8001a64:	20000140 	.word	0x20000140

08001a68 <hal_set_led_status>:
        button_down = true;
    }
}*/

void hal_set_led_status(hal_led_status_t status)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	d837      	bhi.n	8001aea <hal_set_led_status+0x82>
 8001a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a80 <hal_set_led_status+0x18>)
 8001a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a80:	08001a99 	.word	0x08001a99
 8001a84:	08001aa5 	.word	0x08001aa5
 8001a88:	08001abf 	.word	0x08001abf
 8001a8c:	08001aeb 	.word	0x08001aeb
 8001a90:	08001aeb 	.word	0x08001aeb
 8001a94:	08001add 	.word	0x08001add
	        case HAL_LED_STATUS_MATCH:    // Blue LED
	            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2180      	movs	r1, #128	@ 0x80
 8001a9c:	481b      	ldr	r0, [pc, #108]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001a9e:	f001 fee3 	bl	8003868 <HAL_GPIO_WritePin>
	            break;
 8001aa2:	e02e      	b.n	8001b02 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_NO_MATCH:
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001aa4:	2180      	movs	r1, #128	@ 0x80
 8001aa6:	4819      	ldr	r0, [pc, #100]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001aa8:	f001 fef7 	bl	800389a <HAL_GPIO_TogglePin>
	        	HAL_Delay(1000);
 8001aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ab0:	f000 ffd2 	bl	8002a58 <HAL_Delay>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001ab4:	2180      	movs	r1, #128	@ 0x80
 8001ab6:	4815      	ldr	r0, [pc, #84]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001ab8:	f001 feef 	bl	800389a <HAL_GPIO_TogglePin>
	        	break;
 8001abc:	e021      	b.n	8001b02 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_WAITTOUCH:
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001abe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ac2:	4812      	ldr	r0, [pc, #72]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001ac4:	f001 fee9 	bl	800389a <HAL_GPIO_TogglePin>
				HAL_Delay(1000);
 8001ac8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001acc:	f000 ffc4 	bl	8002a58 <HAL_Delay>
				HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001ad0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ad4:	480d      	ldr	r0, [pc, #52]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001ad6:	f001 fee0 	bl	800389a <HAL_GPIO_TogglePin>
				break;
 8001ada:	e012      	b.n	8001b02 <hal_set_led_status+0x9a>
	        case HAL_LED_STATUS_ERROR:    // Red LED
	            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8001adc:	2201      	movs	r2, #1
 8001ade:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ae2:	480a      	ldr	r0, [pc, #40]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001ae4:	f001 fec0 	bl	8003868 <HAL_GPIO_WritePin>
	            break;
 8001ae8:	e00b      	b.n	8001b02 <hal_set_led_status+0x9a>
	        default:
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2180      	movs	r1, #128	@ 0x80
 8001aee:	4807      	ldr	r0, [pc, #28]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001af0:	f001 feba 	bl	8003868 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001afa:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <hal_set_led_status+0xa4>)
 8001afc:	f001 feb4 	bl	8003868 <HAL_GPIO_WritePin>
	    }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40020400 	.word	0x40020400

08001b10 <hal_reset_device>:

void hal_reset_device(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b1a:	4807      	ldr	r0, [pc, #28]	@ (8001b38 <hal_reset_device+0x28>)
 8001b1c:	f001 fea4 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b20:	200a      	movs	r0, #10
 8001b22:	f000 ff99 	bl	8002a58 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 8001b26:	2201      	movs	r2, #1
 8001b28:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b2c:	4802      	ldr	r0, [pc, #8]	@ (8001b38 <hal_reset_device+0x28>)
 8001b2e:	f001 fe9b 	bl	8003868 <HAL_GPIO_WritePin>
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000

08001b3c <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d10c      	bne.n	8001b66 <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b52:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <hal_set_if_config+0x4c>)
 8001b54:	f001 fe88 	bl	8003868 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b5e:	480b      	ldr	r0, [pc, #44]	@ (8001b8c <hal_set_if_config+0x50>)
 8001b60:	f001 fe82 	bl	8003868 <HAL_GPIO_WritePin>
			break;
 8001b64:	e00c      	b.n	8001b80 <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b6c:	4806      	ldr	r0, [pc, #24]	@ (8001b88 <hal_set_if_config+0x4c>)
 8001b6e:	f001 fe7b 	bl	8003868 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b78:	4804      	ldr	r0, [pc, #16]	@ (8001b8c <hal_set_if_config+0x50>)
 8001b7a:	f001 fe75 	bl	8003868 <HAL_GPIO_WritePin>
			break;
 8001b7e:	bf00      	nop
	}
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40021400 	.word	0x40021400
 8001b8c:	40021000 	.word	0x40021000

08001b90 <process_state>:
    .on_identify = on_identify,
    .on_list_templates = on_list_templates
};

static void process_state(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 8001b96:	4b78      	ldr	r3, [pc, #480]	@ (8001d78 <process_state+0x1e8>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 8001b9c:	4b76      	ldr	r3, [pc, #472]	@ (8001d78 <process_state+0x1e8>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	f200 80c8 	bhi.w	8001d36 <process_state+0x1a6>
 8001ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8001bac <process_state+0x1c>)
 8001ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bac:	08001bc9 	.word	0x08001bc9
 8001bb0:	08001bdd 	.word	0x08001bdd
 8001bb4:	08001bf1 	.word	0x08001bf1
 8001bb8:	08001c57 	.word	0x08001c57
 8001bbc:	08001cb9 	.word	0x08001cb9
 8001bc0:	08001ce3 	.word	0x08001ce3
 8001bc4:	08001d0d 	.word	0x08001d0d
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 8001bc8:	4b6c      	ldr	r3, [pc, #432]	@ (8001d7c <process_state+0x1ec>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80b4 	beq.w	8001d3a <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 8001bd6:	f7ff f901 	bl	8000ddc <fpc_cmd_version_request>
            }
            break;
 8001bda:	e0ae      	b.n	8001d3a <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 8001bdc:	4b68      	ldr	r3, [pc, #416]	@ (8001d80 <process_state+0x1f0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f000 80ac 	beq.w	8001d3e <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 8001be6:	2302      	movs	r3, #2
 8001be8:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 8001bea:	f7ff f9b3 	bl	8000f54 <fpc_cmd_list_templates_request>
            }
            break;
 8001bee:	e0a6      	b.n	8001d3e <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 8001bf0:	4b64      	ldr	r3, [pc, #400]	@ (8001d84 <process_state+0x1f4>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 80a4 	beq.w	8001d42 <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 8001bfa:	4b63      	ldr	r3, [pc, #396]	@ (8001d88 <process_state+0x1f8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	dc18      	bgt.n	8001c34 <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001c02:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001c06:	833b      	strh	r3, [r7, #24]
 8001c08:	2300      	movs	r3, #0
 8001c0a:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 8001c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8001d88 <process_state+0x1f8>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f1c3 0302 	rsb	r3, r3, #2
 8001c14:	4a5d      	ldr	r2, [pc, #372]	@ (8001d8c <process_state+0x1fc>)
 8001c16:	6013      	str	r3, [r2, #0]
                    fpc_sample_logf("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 8001c18:	4b5c      	ldr	r3, [pc, #368]	@ (8001d8c <process_state+0x1fc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	485c      	ldr	r0, [pc, #368]	@ (8001d90 <process_state+0x200>)
 8001c20:	f7fe fd34 	bl	800068c <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_ENROLL;
 8001c24:	2303      	movs	r3, #3
 8001c26:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 8001c28:	f107 0318 	add.w	r3, r7, #24
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff f8ef 	bl	8000e10 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 8001c32:	e086      	b.n	8001d42 <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001c34:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001c38:	82bb      	strh	r3, [r7, #20]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	82fb      	strh	r3, [r7, #22]
                    fpc_sample_logf("\nStarting identify\r\n");
 8001c3e:	4855      	ldr	r0, [pc, #340]	@ (8001d94 <process_state+0x204>)
 8001c40:	f7fe fd24 	bl	800068c <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 8001c44:	2304      	movs	r3, #4
 8001c46:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff f920 	bl	8000e94 <fpc_cmd_identify_request>
            break;
 8001c54:	e075      	b.n	8001d42 <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 8001c56:	4b50      	ldr	r3, [pc, #320]	@ (8001d98 <process_state+0x208>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d171      	bne.n	8001d46 <process_state+0x1b6>
            	fpc_sample_logf("\nEnroll one finger done.\r\n");
 8001c62:	484e      	ldr	r0, [pc, #312]	@ (8001d9c <process_state+0x20c>)
 8001c64:	f7fe fd12 	bl	800068c <fpc_sample_logf>
                n_fingers_to_enroll--;
 8001c68:	4b48      	ldr	r3, [pc, #288]	@ (8001d8c <process_state+0x1fc>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	4a47      	ldr	r2, [pc, #284]	@ (8001d8c <process_state+0x1fc>)
 8001c70:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 8001c72:	4b46      	ldr	r3, [pc, #280]	@ (8001d8c <process_state+0x1fc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	dd0d      	ble.n	8001c96 <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001c7a:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001c7e:	823b      	strh	r3, [r7, #16]
 8001c80:	2300      	movs	r3, #0
 8001c82:	827b      	strh	r3, [r7, #18]
                    fpc_sample_logf("\nStarting enroll\r\n");
 8001c84:	4846      	ldr	r0, [pc, #280]	@ (8001da0 <process_state+0x210>)
 8001c86:	f7fe fd01 	bl	800068c <fpc_sample_logf>
                    fpc_cmd_enroll_request(&id_type);
 8001c8a:	f107 0310 	add.w	r3, r7, #16
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff f8be 	bl	8000e10 <fpc_cmd_enroll_request>
                    fpc_sample_logf("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 8001c94:	e057      	b.n	8001d46 <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001c96:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001c9a:	81bb      	strh	r3, [r7, #12]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	81fb      	strh	r3, [r7, #14]
                    fpc_sample_logf("\nStarting identify\r\n");
 8001ca0:	483c      	ldr	r0, [pc, #240]	@ (8001d94 <process_state+0x204>)
 8001ca2:	f7fe fcf3 	bl	800068c <fpc_sample_logf>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 8001caa:	f107 030c 	add.w	r3, r7, #12
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff f8ef 	bl	8000e94 <fpc_cmd_identify_request>
            break;
 8001cb6:	e046      	b.n	8001d46 <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 8001cb8:	4b37      	ldr	r3, [pc, #220]	@ (8001d98 <process_state+0x208>)
 8001cba:	881b      	ldrh	r3, [r3, #0]
 8001cbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d142      	bne.n	8001d4a <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001cc4:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001cc8:	813b      	strh	r3, [r7, #8]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 8001cce:	2064      	movs	r0, #100	@ 0x64
 8001cd0:	f000 fec2 	bl	8002a58 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 8001cd4:	f107 0308 	add.w	r3, r7, #8
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff f8da 	bl	8000e94 <fpc_cmd_identify_request>
            }
            break;
 8001ce0:	e033      	b.n	8001d4a <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 8001ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d98 <process_state+0x208>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d12f      	bne.n	8001d4e <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001cee:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001cf2:	80bb      	strh	r3, [r7, #4]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	80fb      	strh	r3, [r7, #6]
                fpc_sample_logf("\nDeleting templates.\r\n");
 8001cf8:	482a      	ldr	r0, [pc, #168]	@ (8001da4 <process_state+0x214>)
 8001cfa:	f7fe fcc7 	bl	800068c <fpc_sample_logf>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 8001cfe:	2306      	movs	r3, #6
 8001d00:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff f93f 	bl	8000f88 <fpc_cmd_delete_template_request>
            }
            break;
 8001d0a:	e020      	b.n	8001d4e <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001d0c:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001d10:	803b      	strh	r3, [r7, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 8001d16:	4b1d      	ldr	r3, [pc, #116]	@ (8001d8c <process_state+0x1fc>)
 8001d18:	2202      	movs	r2, #2
 8001d1a:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 8001d1c:	2003      	movs	r0, #3
 8001d1e:	f7ff fea3 	bl	8001a68 <hal_set_led_status>
            fpc_sample_logf("\nStarting enroll.\r\n");
 8001d22:	4821      	ldr	r0, [pc, #132]	@ (8001da8 <process_state+0x218>)
 8001d24:	f7fe fcb2 	bl	800068c <fpc_sample_logf>
            next_state = APP_STATE_WAIT_ENROLL;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff f86e 	bl	8000e10 <fpc_cmd_enroll_request>
            break;
 8001d34:	e00c      	b.n	8001d50 <process_state+0x1c0>
        }
        default:
            break;
 8001d36:	bf00      	nop
 8001d38:	e00a      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d3a:	bf00      	nop
 8001d3c:	e008      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d3e:	bf00      	nop
 8001d40:	e006      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d42:	bf00      	nop
 8001d44:	e004      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d46:	bf00      	nop
 8001d48:	e002      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d4a:	bf00      	nop
 8001d4c:	e000      	b.n	8001d50 <process_state+0x1c0>
            break;
 8001d4e:	bf00      	nop
    }

    if (next_state != app_state) {
 8001d50:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <process_state+0x1e8>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	7ffa      	ldrb	r2, [r7, #31]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d00a      	beq.n	8001d70 <process_state+0x1e0>
    	fpc_sample_logf("State transition %d -> %d\r\n", app_state, next_state);
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <process_state+0x1e8>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	7ffb      	ldrb	r3, [r7, #31]
 8001d62:	461a      	mov	r2, r3
 8001d64:	4811      	ldr	r0, [pc, #68]	@ (8001dac <process_state+0x21c>)
 8001d66:	f7fe fc91 	bl	800068c <fpc_sample_logf>
        app_state = next_state;
 8001d6a:	4a03      	ldr	r2, [pc, #12]	@ (8001d78 <process_state+0x1e8>)
 8001d6c:	7ffb      	ldrb	r3, [r7, #31]
 8001d6e:	7013      	strb	r3, [r2, #0]
    }
}
 8001d70:	bf00      	nop
 8001d72:	3720      	adds	r7, #32
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000154 	.word	0x20000154
 8001d7c:	20000158 	.word	0x20000158
 8001d80:	2000015c 	.word	0x2000015c
 8001d84:	20000160 	.word	0x20000160
 8001d88:	20000168 	.word	0x20000168
 8001d8c:	20000014 	.word	0x20000014
 8001d90:	08007158 	.word	0x08007158
 8001d94:	08007178 	.word	0x08007178
 8001d98:	20000164 	.word	0x20000164
 8001d9c:	08007190 	.word	0x08007190
 8001da0:	080071ac 	.word	0x080071ac
 8001da4:	080071c0 	.word	0x080071c0
 8001da8:	080071d8 	.word	0x080071d8
 8001dac:	080071ec 	.word	0x080071ec

08001db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 8001db6:	4823      	ldr	r0, [pc, #140]	@ (8001e44 <main+0x94>)
 8001db8:	f7ff fdd0 	bl	800195c <fpc_host_sample_init>

  HAL_Init();
 8001dbc:	f000 fdda 	bl	8002974 <HAL_Init>
  SystemClock_Config();
 8001dc0:	f000 f8e8 	bl	8001f94 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc4:	f000 fa20 	bl	8002208 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dc8:	f000 f9d8 	bl	800217c <MX_DMA_Init>
  MX_SPI1_Init();
 8001dcc:	f000 f94c 	bl	8002068 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001dd0:	f000 f980 	bl	80020d4 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001dd4:	f000 f9a8 	bl	8002128 <MX_USART6_UART_Init>

  fpc_hal_init();
 8001dd8:	f7fe fbda 	bl	8000590 <fpc_hal_init>
  hal_reset_device();
 8001ddc:	f7ff fe98 	bl	8001b10 <hal_reset_device>
  fpc_sample_logf("\nFPC2532 example app (UART)\r\n\n");
 8001de0:	4819      	ldr	r0, [pc, #100]	@ (8001e48 <main+0x98>)
 8001de2:	f7fe fc53 	bl	800068c <fpc_sample_logf>
  HAL_Delay(200);
 8001de6:	20c8      	movs	r0, #200	@ 0xc8
 8001de8:	f000 fe36 	bl	8002a58 <HAL_Delay>

  // Run through supported commands
  while (1)
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 8001dec:	f7fe fc44 	bl	8000678 <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 8001df0:	f7ff fdd2 	bl	8001998 <hal_check_button_pressed>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2bc8      	cmp	r3, #200	@ 0xc8
 8001df8:	d907      	bls.n	8001e0a <main+0x5a>
		fpc_sample_logf("\nButton pressed\r\n");
 8001dfa:	4814      	ldr	r0, [pc, #80]	@ (8001e4c <main+0x9c>)
 8001dfc:	f7fe fc46 	bl	800068c <fpc_sample_logf>
		app_state = APP_STATE_WAIT_ABORT;
 8001e00:	4b13      	ldr	r3, [pc, #76]	@ (8001e50 <main+0xa0>)
 8001e02:	2205      	movs	r2, #5
 8001e04:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 8001e06:	f7ff f88b 	bl	8000f20 <fpc_cmd_abort>
	__HAL_UART_CLEAR_OREFLAG(&huart6);

	// 2. On force le bit DMAR (bit 6) et DMAT (bit 7)
	huart6.Instance->CR3 |= (USART_CR3_DMAR | USART_CR3_DMAT);*/

	if (fpc_hal_data_available()) {
 8001e0a:	f7fe fc29 	bl	8000660 <fpc_hal_data_available>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0eb      	beq.n	8001dec <main+0x3c>
		result = fpc_host_sample_handle_rx_data();
 8001e14:	f7ff fd3e 	bl	8001894 <fpc_host_sample_handle_rx_data>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00c      	beq.n	8001e3c <main+0x8c>
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d009      	beq.n	8001e3c <main+0x8c>
			fpc_sample_logf("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4809      	ldr	r0, [pc, #36]	@ (8001e54 <main+0xa4>)
 8001e2e:	f7fe fc2d 	bl	800068c <fpc_sample_logf>
			HAL_Delay(100);
 8001e32:	2064      	movs	r0, #100	@ 0x64
 8001e34:	f000 fe10 	bl	8002a58 <HAL_Delay>
			uart_host_rx_data_clear();
 8001e38:	f7fe fe28 	bl	8000a8c <uart_host_rx_data_clear>
		}
		process_state();
 8001e3c:	f7ff fea8 	bl	8001b90 <process_state>
	fpc_hal_wfi();
 8001e40:	e7d4      	b.n	8001dec <main+0x3c>
 8001e42:	bf00      	nop
 8001e44:	08007324 	.word	0x08007324
 8001e48:	08007208 	.word	0x08007208
 8001e4c:	08007228 	.word	0x08007228
 8001e50:	20000154 	.word	0x20000154
 8001e54:	0800723c 	.word	0x0800723c

08001e58 <on_error>:
  }
}

/* Command callbacks */
void on_error(uint16_t error)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 8001e62:	2006      	movs	r0, #6
 8001e64:	f7ff fe00 	bl	8001a68 <hal_set_led_status>
	fpc_sample_logf("Got error %d.\r\n", error);
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4804      	ldr	r0, [pc, #16]	@ (8001e80 <on_error+0x28>)
 8001e6e:	f7fe fc0d 	bl	800068c <fpc_sample_logf>
	quit = 1;
 8001e72:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <on_error+0x2c>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	601a      	str	r2, [r3, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	08007278 	.word	0x08007278
 8001e84:	20000150 	.word	0x20000150

08001e88 <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	460a      	mov	r2, r1
 8001e92:	80fb      	strh	r3, [r7, #6]
 8001e94:	4613      	mov	r3, r2
 8001e96:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 8001e98:	88bb      	ldrh	r3, [r7, #4]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d002      	beq.n	8001ea8 <on_status+0x20>
		device_ready = 1;
 8001ea2:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <on_status+0x34>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 8001ea8:	4a05      	ldr	r2, [pc, #20]	@ (8001ec0 <on_status+0x38>)
 8001eaa:	88bb      	ldrh	r3, [r7, #4]
 8001eac:	8013      	strh	r3, [r2, #0]
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	20000158 	.word	0x20000158
 8001ec0:	20000164 	.word	0x20000164

08001ec4 <on_version>:

void on_version(char* version)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	fpc_sample_logf("Got version: %s\r\n", version);
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4805      	ldr	r0, [pc, #20]	@ (8001ee4 <on_version+0x20>)
 8001ed0:	f7fe fbdc 	bl	800068c <fpc_sample_logf>
	version_read = 1;
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <on_version+0x24>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	08007288 	.word	0x08007288
 8001ee8:	2000015c 	.word	0x2000015c

08001eec <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	460a      	mov	r2, r1
 8001ef6:	71fb      	strb	r3, [r7, #7]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	fpc_sample_logf("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001efc:	79bc      	ldrb	r4, [r7, #6]
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fe91 	bl	8000c28 <get_enroll_feedback_str_>
 8001f06:	4602      	mov	r2, r0
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4621      	mov	r1, r4
 8001f0c:	4803      	ldr	r0, [pc, #12]	@ (8001f1c <on_enroll+0x30>)
 8001f0e:	f7fe fbbd 	bl	800068c <fpc_sample_logf>
			get_enroll_feedback_str_(feedback), feedback);
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd90      	pop	{r4, r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	0800729c 	.word	0x0800729c

08001f20 <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d008      	beq.n	8001f44 <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 8001f32:	2001      	movs	r0, #1
 8001f34:	f7ff fd98 	bl	8001a68 <hal_set_led_status>
		fpc_sample_logf("Identify match on id %d\r\n", id);
 8001f38:	887b      	ldrh	r3, [r7, #2]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4806      	ldr	r0, [pc, #24]	@ (8001f58 <on_identify+0x38>)
 8001f3e:	f7fe fba5 	bl	800068c <fpc_sample_logf>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    fpc_sample_logf("Identify no match\r\n");
    }
}
 8001f42:	e005      	b.n	8001f50 <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 8001f44:	2002      	movs	r0, #2
 8001f46:	f7ff fd8f 	bl	8001a68 <hal_set_led_status>
	    fpc_sample_logf("Identify no match\r\n");
 8001f4a:	4804      	ldr	r0, [pc, #16]	@ (8001f5c <on_identify+0x3c>)
 8001f4c:	f7fe fb9e 	bl	800068c <fpc_sample_logf>
}
 8001f50:	bf00      	nop
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	080072d0 	.word	0x080072d0
 8001f5c:	080072ec 	.word	0x080072ec

08001f60 <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
    fpc_sample_logf("Found %d template(s) on device\r\n", num_templates);
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <on_list_templates+0x28>)
 8001f6e:	f7fe fb8d 	bl	800068c <fpc_sample_logf>

    list_templates_done = 1;
 8001f72:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <on_list_templates+0x2c>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 8001f78:	4a05      	ldr	r2, [pc, #20]	@ (8001f90 <on_list_templates+0x30>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6013      	str	r3, [r2, #0]
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	08007300 	.word	0x08007300
 8001f8c:	20000160 	.word	0x20000160
 8001f90:	20000168 	.word	0x20000168

08001f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b094      	sub	sp, #80	@ 0x50
 8001f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	2230      	movs	r2, #48	@ 0x30
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 feb0 	bl	8005d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa8:	f107 030c 	add.w	r3, r7, #12
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	4b28      	ldr	r3, [pc, #160]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	4a27      	ldr	r2, [pc, #156]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc8:	4b25      	ldr	r3, [pc, #148]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	607b      	str	r3, [r7, #4]
 8001fd8:	4b22      	ldr	r3, [pc, #136]	@ (8002064 <SystemClock_Config+0xd0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001fe0:	4a20      	ldr	r2, [pc, #128]	@ (8002064 <SystemClock_Config+0xd0>)
 8001fe2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b1e      	ldr	r3, [pc, #120]	@ (8002064 <SystemClock_Config+0xd0>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ffc:	2310      	movs	r3, #16
 8001ffe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002000:	2302      	movs	r3, #2
 8002002:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002004:	2300      	movs	r3, #0
 8002006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002008:	2308      	movs	r3, #8
 800200a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800200c:	2360      	movs	r3, #96	@ 0x60
 800200e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002010:	2302      	movs	r3, #2
 8002012:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002014:	2304      	movs	r3, #4
 8002016:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002018:	f107 0320 	add.w	r3, r7, #32
 800201c:	4618      	mov	r0, r3
 800201e:	f001 fc6f 	bl	8003900 <HAL_RCC_OscConfig>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002028:	f000 f9e4 	bl	80023f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800202c:	230f      	movs	r3, #15
 800202e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002030:	2302      	movs	r3, #2
 8002032:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800203c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002042:	f107 030c 	add.w	r3, r7, #12
 8002046:	2101      	movs	r1, #1
 8002048:	4618      	mov	r0, r3
 800204a:	f001 fed1 	bl	8003df0 <HAL_RCC_ClockConfig>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002054:	f000 f9ce 	bl	80023f4 <Error_Handler>
  }
}
 8002058:	bf00      	nop
 800205a:	3750      	adds	r7, #80	@ 0x50
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40023800 	.word	0x40023800
 8002064:	40007000 	.word	0x40007000

08002068 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800206c:	4b17      	ldr	r3, [pc, #92]	@ (80020cc <MX_SPI1_Init+0x64>)
 800206e:	4a18      	ldr	r2, [pc, #96]	@ (80020d0 <MX_SPI1_Init+0x68>)
 8002070:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002072:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <MX_SPI1_Init+0x64>)
 8002074:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002078:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800207a:	4b14      	ldr	r3, [pc, #80]	@ (80020cc <MX_SPI1_Init+0x64>)
 800207c:	2200      	movs	r2, #0
 800207e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <MX_SPI1_Init+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002086:	4b11      	ldr	r3, [pc, #68]	@ (80020cc <MX_SPI1_Init+0x64>)
 8002088:	2200      	movs	r2, #0
 800208a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800208c:	4b0f      	ldr	r3, [pc, #60]	@ (80020cc <MX_SPI1_Init+0x64>)
 800208e:	2200      	movs	r2, #0
 8002090:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002092:	4b0e      	ldr	r3, [pc, #56]	@ (80020cc <MX_SPI1_Init+0x64>)
 8002094:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002098:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800209a:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <MX_SPI1_Init+0x64>)
 800209c:	2200      	movs	r2, #0
 800209e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020a0:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <MX_SPI1_Init+0x64>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020a6:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <MX_SPI1_Init+0x64>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020ac:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <MX_SPI1_Init+0x64>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <MX_SPI1_Init+0x64>)
 80020b4:	220a      	movs	r2, #10
 80020b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020b8:	4804      	ldr	r0, [pc, #16]	@ (80020cc <MX_SPI1_Init+0x64>)
 80020ba:	f002 f879 	bl	80041b0 <HAL_SPI_Init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020c4:	f000 f996 	bl	80023f4 <Error_Handler>
  }
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	2000016c 	.word	0x2000016c
 80020d0:	40013000 	.word	0x40013000

080020d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 80020d8:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020da:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <MX_USART3_UART_Init+0x50>)
 80020dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020f8:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 80020fa:	220c      	movs	r2, #12
 80020fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fe:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800210a:	4805      	ldr	r0, [pc, #20]	@ (8002120 <MX_USART3_UART_Init+0x4c>)
 800210c:	f002 f8d9 	bl	80042c2 <HAL_UART_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002116:	f000 f96d 	bl	80023f4 <Error_Handler>
  }
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200001c4 	.word	0x200001c4
 8002124:	40004800 	.word	0x40004800

08002128 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <MX_USART6_UART_Init+0x50>)
 8002130:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 8002134:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002138:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800213a:	4b0e      	ldr	r3, [pc, #56]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 8002142:	2200      	movs	r2, #0
 8002144:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002146:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 8002148:	2200      	movs	r2, #0
 800214a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800214c:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 800214e:	220c      	movs	r2, #12
 8002150:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002152:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 8002154:	2200      	movs	r2, #0
 8002156:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 800215a:	2200      	movs	r2, #0
 800215c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800215e:	4805      	ldr	r0, [pc, #20]	@ (8002174 <MX_USART6_UART_Init+0x4c>)
 8002160:	f002 f8af 	bl	80042c2 <HAL_UART_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800216a:	f000 f943 	bl	80023f4 <Error_Handler>
  }
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000020c 	.word	0x2000020c
 8002178:	40011400 	.word	0x40011400

0800217c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	4b1f      	ldr	r3, [pc, #124]	@ (8002204 <MX_DMA_Init+0x88>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	4a1e      	ldr	r2, [pc, #120]	@ (8002204 <MX_DMA_Init+0x88>)
 800218c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002190:	6313      	str	r3, [r2, #48]	@ 0x30
 8002192:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <MX_DMA_Init+0x88>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800219a:	607b      	str	r3, [r7, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]
 80021a2:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <MX_DMA_Init+0x88>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a17      	ldr	r2, [pc, #92]	@ (8002204 <MX_DMA_Init+0x88>)
 80021a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <MX_DMA_Init+0x88>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2102      	movs	r1, #2
 80021be:	200c      	movs	r0, #12
 80021c0:	f000 fd49 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80021c4:	200c      	movs	r0, #12
 80021c6:	f000 fd62 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 3, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2103      	movs	r1, #3
 80021ce:	200e      	movs	r0, #14
 80021d0:	f000 fd41 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80021d4:	200e      	movs	r0, #14
 80021d6:	f000 fd5a 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 4, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2104      	movs	r1, #4
 80021de:	2039      	movs	r0, #57	@ 0x39
 80021e0:	f000 fd39 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80021e4:	2039      	movs	r0, #57	@ 0x39
 80021e6:	f000 fd52 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2105      	movs	r1, #5
 80021ee:	2045      	movs	r0, #69	@ 0x45
 80021f0:	f000 fd31 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80021f4:	2045      	movs	r0, #69	@ 0x45
 80021f6:	f000 fd4a 	bl	8002c8e <HAL_NVIC_EnableIRQ>

}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800

08002208 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08c      	sub	sp, #48	@ 0x30
 800220c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220e:	f107 031c 	add.w	r3, r7, #28
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	60da      	str	r2, [r3, #12]
 800221c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	61bb      	str	r3, [r7, #24]
 8002222:	4b6e      	ldr	r3, [pc, #440]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	4a6d      	ldr	r2, [pc, #436]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002228:	f043 0304 	orr.w	r3, r3, #4
 800222c:	6313      	str	r3, [r2, #48]	@ 0x30
 800222e:	4b6b      	ldr	r3, [pc, #428]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	61bb      	str	r3, [r7, #24]
 8002238:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	4b67      	ldr	r3, [pc, #412]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	4a66      	ldr	r2, [pc, #408]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	6313      	str	r3, [r2, #48]	@ 0x30
 800224a:	4b64      	ldr	r3, [pc, #400]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	4b60      	ldr	r3, [pc, #384]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4a5f      	ldr	r2, [pc, #380]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002260:	f043 0320 	orr.w	r3, r3, #32
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4b5d      	ldr	r3, [pc, #372]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 0320 	and.w	r3, r3, #32
 800226e:	613b      	str	r3, [r7, #16]
 8002270:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	4b59      	ldr	r3, [pc, #356]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	4a58      	ldr	r2, [pc, #352]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 800227c:	f043 0310 	orr.w	r3, r3, #16
 8002280:	6313      	str	r3, [r2, #48]	@ 0x30
 8002282:	4b56      	ldr	r3, [pc, #344]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	4b52      	ldr	r3, [pc, #328]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	4a51      	ldr	r2, [pc, #324]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	6313      	str	r3, [r2, #48]	@ 0x30
 800229e:	4b4f      	ldr	r3, [pc, #316]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	60bb      	str	r3, [r7, #8]
 80022a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022aa:	2300      	movs	r3, #0
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	4b4b      	ldr	r3, [pc, #300]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	4a4a      	ldr	r2, [pc, #296]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022b4:	f043 0308 	orr.w	r3, r3, #8
 80022b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ba:	4b48      	ldr	r3, [pc, #288]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	607b      	str	r3, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	603b      	str	r3, [r7, #0]
 80022ca:	4b44      	ldr	r3, [pc, #272]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	4a43      	ldr	r2, [pc, #268]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d6:	4b41      	ldr	r3, [pc, #260]	@ (80023dc <MX_GPIO_Init+0x1d4>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022de:	603b      	str	r3, [r7, #0]
 80022e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 80022e2:	2201      	movs	r2, #1
 80022e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022e8:	483d      	ldr	r0, [pc, #244]	@ (80023e0 <MX_GPIO_Init+0x1d8>)
 80022ea:	f001 fabd 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 80022ee:	2200      	movs	r2, #0
 80022f0:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 80022f4:	483b      	ldr	r0, [pc, #236]	@ (80023e4 <MX_GPIO_Init+0x1dc>)
 80022f6:	f001 fab7 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80022fa:	2200      	movs	r2, #0
 80022fc:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8002300:	4839      	ldr	r0, [pc, #228]	@ (80023e8 <MX_GPIO_Init+0x1e0>)
 8002302:	f001 fab1 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8002306:	2201      	movs	r2, #1
 8002308:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800230c:	4837      	ldr	r0, [pc, #220]	@ (80023ec <MX_GPIO_Init+0x1e4>)
 800230e:	f001 faab 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8002312:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002316:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002318:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800231c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002322:	f107 031c 	add.w	r3, r7, #28
 8002326:	4619      	mov	r1, r3
 8002328:	4831      	ldr	r0, [pc, #196]	@ (80023f0 <MX_GPIO_Init+0x1e8>)
 800232a:	f001 f8d9 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 800232e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002332:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002334:	2301      	movs	r3, #1
 8002336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2300      	movs	r3, #0
 800233e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8002340:	f107 031c 	add.w	r3, r7, #28
 8002344:	4619      	mov	r1, r3
 8002346:	4826      	ldr	r0, [pc, #152]	@ (80023e0 <MX_GPIO_Init+0x1d8>)
 8002348:	f001 f8ca 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 800234c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002350:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002352:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	4619      	mov	r1, r3
 8002362:	481f      	ldr	r0, [pc, #124]	@ (80023e0 <MX_GPIO_Init+0x1d8>)
 8002364:	f001 f8bc 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8002368:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800236c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236e:	2301      	movs	r3, #1
 8002370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	2300      	movs	r3, #0
 8002378:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800237a:	f107 031c 	add.w	r3, r7, #28
 800237e:	4619      	mov	r1, r3
 8002380:	4818      	ldr	r0, [pc, #96]	@ (80023e4 <MX_GPIO_Init+0x1dc>)
 8002382:	f001 f8ad 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 8002386:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800238a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800238c:	2301      	movs	r3, #1
 800238e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4619      	mov	r1, r3
 800239e:	4812      	ldr	r0, [pc, #72]	@ (80023e8 <MX_GPIO_Init+0x1e0>)
 80023a0:	f001 f89e 	bl	80034e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 80023a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023aa:	2301      	movs	r3, #1
 80023ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b2:	2300      	movs	r3, #0
 80023b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 80023b6:	f107 031c 	add.w	r3, r7, #28
 80023ba:	4619      	mov	r1, r3
 80023bc:	480b      	ldr	r0, [pc, #44]	@ (80023ec <MX_GPIO_Init+0x1e4>)
 80023be:	f001 f88f 	bl	80034e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2101      	movs	r1, #1
 80023c6:	2028      	movs	r0, #40	@ 0x28
 80023c8:	f000 fc45 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023cc:	2028      	movs	r0, #40	@ 0x28
 80023ce:	f000 fc5e 	bl	8002c8e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023d2:	bf00      	nop
 80023d4:	3730      	adds	r7, #48	@ 0x30
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40021400 	.word	0x40021400
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40020400 	.word	0x40020400
 80023ec:	40020c00 	.word	0x40020c00
 80023f0:	40020800 	.word	0x40020800

080023f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023f8:	b672      	cpsid	i
}
 80023fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <Error_Handler+0x8>

08002400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	607b      	str	r3, [r7, #4]
 800240a:	4b10      	ldr	r3, [pc, #64]	@ (800244c <HAL_MspInit+0x4c>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240e:	4a0f      	ldr	r2, [pc, #60]	@ (800244c <HAL_MspInit+0x4c>)
 8002410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002414:	6453      	str	r3, [r2, #68]	@ 0x44
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <HAL_MspInit+0x4c>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	603b      	str	r3, [r7, #0]
 8002426:	4b09      	ldr	r3, [pc, #36]	@ (800244c <HAL_MspInit+0x4c>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	4a08      	ldr	r2, [pc, #32]	@ (800244c <HAL_MspInit+0x4c>)
 800242c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002430:	6413      	str	r3, [r2, #64]	@ 0x40
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_MspInit+0x4c>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800243e:	bf00      	nop
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800

08002450 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a19      	ldr	r2, [pc, #100]	@ (80024d4 <HAL_SPI_MspInit+0x84>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d12b      	bne.n	80024ca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	4b18      	ldr	r3, [pc, #96]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	4a17      	ldr	r2, [pc, #92]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 800247c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002480:	6453      	str	r3, [r2, #68]	@ 0x44
 8002482:	4b15      	ldr	r3, [pc, #84]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a10      	ldr	r2, [pc, #64]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b0e      	ldr	r3, [pc, #56]	@ (80024d8 <HAL_SPI_MspInit+0x88>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80024aa:	23e0      	movs	r3, #224	@ 0xe0
 80024ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ae:	2302      	movs	r3, #2
 80024b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b6:	2303      	movs	r3, #3
 80024b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024ba:	2305      	movs	r3, #5
 80024bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	f107 0314 	add.w	r3, r7, #20
 80024c2:	4619      	mov	r1, r3
 80024c4:	4805      	ldr	r0, [pc, #20]	@ (80024dc <HAL_SPI_MspInit+0x8c>)
 80024c6:	f001 f80b 	bl	80034e0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80024ca:	bf00      	nop
 80024cc:	3728      	adds	r7, #40	@ 0x28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40013000 	.word	0x40013000
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020000 	.word	0x40020000

080024e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08c      	sub	sp, #48	@ 0x30
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a9a      	ldr	r2, [pc, #616]	@ (8002768 <HAL_UART_MspInit+0x288>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	f040 8094 	bne.w	800262c <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002504:	2300      	movs	r3, #0
 8002506:	61bb      	str	r3, [r7, #24]
 8002508:	4b98      	ldr	r3, [pc, #608]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800250a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250c:	4a97      	ldr	r2, [pc, #604]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800250e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002512:	6413      	str	r3, [r2, #64]	@ 0x40
 8002514:	4b95      	ldr	r3, [pc, #596]	@ (800276c <HAL_UART_MspInit+0x28c>)
 8002516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002518:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800251c:	61bb      	str	r3, [r7, #24]
 800251e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
 8002524:	4b91      	ldr	r3, [pc, #580]	@ (800276c <HAL_UART_MspInit+0x28c>)
 8002526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002528:	4a90      	ldr	r2, [pc, #576]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800252a:	f043 0308 	orr.w	r3, r3, #8
 800252e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002530:	4b8e      	ldr	r3, [pc, #568]	@ (800276c <HAL_UART_MspInit+0x28c>)
 8002532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800253c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800254a:	2303      	movs	r3, #3
 800254c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800254e:	2307      	movs	r3, #7
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	4619      	mov	r1, r3
 8002558:	4885      	ldr	r0, [pc, #532]	@ (8002770 <HAL_UART_MspInit+0x290>)
 800255a:	f000 ffc1 	bl	80034e0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800255e:	4b85      	ldr	r3, [pc, #532]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002560:	4a85      	ldr	r2, [pc, #532]	@ (8002778 <HAL_UART_MspInit+0x298>)
 8002562:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002564:	4b83      	ldr	r3, [pc, #524]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002566:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800256a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800256c:	4b81      	ldr	r3, [pc, #516]	@ (8002774 <HAL_UART_MspInit+0x294>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002572:	4b80      	ldr	r3, [pc, #512]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002574:	2200      	movs	r2, #0
 8002576:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002578:	4b7e      	ldr	r3, [pc, #504]	@ (8002774 <HAL_UART_MspInit+0x294>)
 800257a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800257e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002580:	4b7c      	ldr	r3, [pc, #496]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002582:	2200      	movs	r2, #0
 8002584:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002586:	4b7b      	ldr	r3, [pc, #492]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002588:	2200      	movs	r2, #0
 800258a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800258c:	4b79      	ldr	r3, [pc, #484]	@ (8002774 <HAL_UART_MspInit+0x294>)
 800258e:	2200      	movs	r2, #0
 8002590:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002592:	4b78      	ldr	r3, [pc, #480]	@ (8002774 <HAL_UART_MspInit+0x294>)
 8002594:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002598:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800259a:	4b76      	ldr	r3, [pc, #472]	@ (8002774 <HAL_UART_MspInit+0x294>)
 800259c:	2200      	movs	r2, #0
 800259e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80025a0:	4874      	ldr	r0, [pc, #464]	@ (8002774 <HAL_UART_MspInit+0x294>)
 80025a2:	f000 fb8f 	bl	8002cc4 <HAL_DMA_Init>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80025ac:	f7ff ff22 	bl	80023f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a70      	ldr	r2, [pc, #448]	@ (8002774 <HAL_UART_MspInit+0x294>)
 80025b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025b6:	4a6f      	ldr	r2, [pc, #444]	@ (8002774 <HAL_UART_MspInit+0x294>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80025bc:	4b6f      	ldr	r3, [pc, #444]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025be:	4a70      	ldr	r2, [pc, #448]	@ (8002780 <HAL_UART_MspInit+0x2a0>)
 80025c0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80025c2:	4b6e      	ldr	r3, [pc, #440]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025c4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025ca:	4b6c      	ldr	r3, [pc, #432]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025cc:	2240      	movs	r2, #64	@ 0x40
 80025ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025d0:	4b6a      	ldr	r3, [pc, #424]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025d6:	4b69      	ldr	r3, [pc, #420]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025dc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025de:	4b67      	ldr	r3, [pc, #412]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025e4:	4b65      	ldr	r3, [pc, #404]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80025ea:	4b64      	ldr	r3, [pc, #400]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80025f0:	4b62      	ldr	r3, [pc, #392]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025f6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025f8:	4b60      	ldr	r3, [pc, #384]	@ (800277c <HAL_UART_MspInit+0x29c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80025fe:	485f      	ldr	r0, [pc, #380]	@ (800277c <HAL_UART_MspInit+0x29c>)
 8002600:	f000 fb60 	bl	8002cc4 <HAL_DMA_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800260a:	f7ff fef3 	bl	80023f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a5a      	ldr	r2, [pc, #360]	@ (800277c <HAL_UART_MspInit+0x29c>)
 8002612:	639a      	str	r2, [r3, #56]	@ 0x38
 8002614:	4a59      	ldr	r2, [pc, #356]	@ (800277c <HAL_UART_MspInit+0x29c>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800261a:	2200      	movs	r2, #0
 800261c:	2100      	movs	r1, #0
 800261e:	2027      	movs	r0, #39	@ 0x27
 8002620:	f000 fb19 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002624:	2027      	movs	r0, #39	@ 0x27
 8002626:	f000 fb32 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800262a:	e099      	b.n	8002760 <HAL_UART_MspInit+0x280>
  else if(huart->Instance==USART6)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a54      	ldr	r2, [pc, #336]	@ (8002784 <HAL_UART_MspInit+0x2a4>)
 8002632:	4293      	cmp	r3, r2
 8002634:	f040 8094 	bne.w	8002760 <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002638:	2300      	movs	r3, #0
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	4b4b      	ldr	r3, [pc, #300]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800263e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002640:	4a4a      	ldr	r2, [pc, #296]	@ (800276c <HAL_UART_MspInit+0x28c>)
 8002642:	f043 0320 	orr.w	r3, r3, #32
 8002646:	6453      	str	r3, [r2, #68]	@ 0x44
 8002648:	4b48      	ldr	r3, [pc, #288]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800264a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264c:	f003 0320 	and.w	r3, r3, #32
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	4b44      	ldr	r3, [pc, #272]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800265a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265c:	4a43      	ldr	r2, [pc, #268]	@ (800276c <HAL_UART_MspInit+0x28c>)
 800265e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002662:	6313      	str	r3, [r2, #48]	@ 0x30
 8002664:	4b41      	ldr	r3, [pc, #260]	@ (800276c <HAL_UART_MspInit+0x28c>)
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002670:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002682:	2308      	movs	r3, #8
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4619      	mov	r1, r3
 800268c:	483e      	ldr	r0, [pc, #248]	@ (8002788 <HAL_UART_MspInit+0x2a8>)
 800268e:	f000 ff27 	bl	80034e0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002692:	4b3e      	ldr	r3, [pc, #248]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 8002694:	4a3e      	ldr	r2, [pc, #248]	@ (8002790 <HAL_UART_MspInit+0x2b0>)
 8002696:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002698:	4b3c      	ldr	r3, [pc, #240]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 800269a:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800269e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a0:	4b3a      	ldr	r3, [pc, #232]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a6:	4b39      	ldr	r3, [pc, #228]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026ac:	4b37      	ldr	r3, [pc, #220]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026b4:	4b35      	ldr	r3, [pc, #212]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026ba:	4b34      	ldr	r3, [pc, #208]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026bc:	2200      	movs	r2, #0
 80026be:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80026c0:	4b32      	ldr	r3, [pc, #200]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80026c6:	4b31      	ldr	r3, [pc, #196]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026cc:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026ce:	4b2f      	ldr	r3, [pc, #188]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80026d4:	482d      	ldr	r0, [pc, #180]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026d6:	f000 faf5 	bl	8002cc4 <HAL_DMA_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_UART_MspInit+0x204>
      Error_Handler();
 80026e0:	f7ff fe88 	bl	80023f4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a29      	ldr	r2, [pc, #164]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026ea:	4a28      	ldr	r2, [pc, #160]	@ (800278c <HAL_UART_MspInit+0x2ac>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80026f0:	4b28      	ldr	r3, [pc, #160]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 80026f2:	4a29      	ldr	r2, [pc, #164]	@ (8002798 <HAL_UART_MspInit+0x2b8>)
 80026f4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80026f6:	4b27      	ldr	r3, [pc, #156]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 80026f8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80026fc:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026fe:	4b25      	ldr	r3, [pc, #148]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002700:	2240      	movs	r2, #64	@ 0x40
 8002702:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002704:	4b23      	ldr	r3, [pc, #140]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 800270c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002710:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002712:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002714:	2200      	movs	r2, #0
 8002716:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002718:	4b1e      	ldr	r3, [pc, #120]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 800271a:	2200      	movs	r2, #0
 800271c:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 800271e:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002720:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002724:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002726:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002728:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800272c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800272e:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002730:	2200      	movs	r2, #0
 8002732:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002734:	4817      	ldr	r0, [pc, #92]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002736:	f000 fac5 	bl	8002cc4 <HAL_DMA_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_UART_MspInit+0x264>
      Error_Handler();
 8002740:	f7ff fe58 	bl	80023f4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a13      	ldr	r2, [pc, #76]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 8002748:	639a      	str	r2, [r3, #56]	@ 0x38
 800274a:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <HAL_UART_MspInit+0x2b4>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002750:	2200      	movs	r2, #0
 8002752:	2100      	movs	r1, #0
 8002754:	2047      	movs	r0, #71	@ 0x47
 8002756:	f000 fa7e 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800275a:	2047      	movs	r0, #71	@ 0x47
 800275c:	f000 fa97 	bl	8002c8e <HAL_NVIC_EnableIRQ>
}
 8002760:	bf00      	nop
 8002762:	3730      	adds	r7, #48	@ 0x30
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40004800 	.word	0x40004800
 800276c:	40023800 	.word	0x40023800
 8002770:	40020c00 	.word	0x40020c00
 8002774:	20000254 	.word	0x20000254
 8002778:	40026028 	.word	0x40026028
 800277c:	200002b4 	.word	0x200002b4
 8002780:	40026058 	.word	0x40026058
 8002784:	40011400 	.word	0x40011400
 8002788:	40021800 	.word	0x40021800
 800278c:	20000314 	.word	0x20000314
 8002790:	40026428 	.word	0x40026428
 8002794:	20000374 	.word	0x20000374
 8002798:	400264a0 	.word	0x400264a0

0800279c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <NMI_Handler+0x4>

080027a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027a8:	bf00      	nop
 80027aa:	e7fd      	b.n	80027a8 <HardFault_Handler+0x4>

080027ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <MemManage_Handler+0x4>

080027b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027b8:	bf00      	nop
 80027ba:	e7fd      	b.n	80027b8 <BusFault_Handler+0x4>

080027bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <UsageFault_Handler+0x4>

080027c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr

080027d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027f2:	f000 f911 	bl	8002a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002800:	4802      	ldr	r0, [pc, #8]	@ (800280c <DMA1_Stream1_IRQHandler+0x10>)
 8002802:	f000 fbf7 	bl	8002ff4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000254 	.word	0x20000254

08002810 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002814:	4802      	ldr	r0, [pc, #8]	@ (8002820 <DMA1_Stream3_IRQHandler+0x10>)
 8002816:	f000 fbed 	bl	8002ff4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	200002b4 	.word	0x200002b4

08002824 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002828:	4802      	ldr	r0, [pc, #8]	@ (8002834 <USART3_IRQHandler+0x10>)
 800282a:	f002 f831 	bl	8004890 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800282e:	bf00      	nop
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	200001c4 	.word	0x200001c4

08002838 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 800283c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002840:	f001 f846 	bl	80038d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 8002844:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002848:	f001 f842 	bl	80038d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}

08002850 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002854:	4802      	ldr	r0, [pc, #8]	@ (8002860 <DMA2_Stream1_IRQHandler+0x10>)
 8002856:	f000 fbcd 	bl	8002ff4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000314 	.word	0x20000314

08002864 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002868:	4802      	ldr	r0, [pc, #8]	@ (8002874 <DMA2_Stream6_IRQHandler+0x10>)
 800286a:	f000 fbc3 	bl	8002ff4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000374 	.word	0x20000374

08002878 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  extern void host_uart_irq_handler(void);
  host_uart_irq_handler();
 800287c:	f7fe f91e 	bl	8000abc <host_uart_irq_handler>
  HAL_UART_IRQHandler(&huart6);
 8002880:	4802      	ldr	r0, [pc, #8]	@ (800288c <USART6_IRQHandler+0x14>)
 8002882:	f002 f805 	bl	8004890 <HAL_UART_IRQHandler>
}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	2000020c 	.word	0x2000020c

08002890 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002898:	4a14      	ldr	r2, [pc, #80]	@ (80028ec <_sbrk+0x5c>)
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <_sbrk+0x60>)
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028a4:	4b13      	ldr	r3, [pc, #76]	@ (80028f4 <_sbrk+0x64>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d102      	bne.n	80028b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <_sbrk+0x64>)
 80028ae:	4a12      	ldr	r2, [pc, #72]	@ (80028f8 <_sbrk+0x68>)
 80028b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <_sbrk+0x64>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d207      	bcs.n	80028d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c0:	f003 fa3a 	bl	8005d38 <__errno>
 80028c4:	4603      	mov	r3, r0
 80028c6:	220c      	movs	r2, #12
 80028c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
 80028ce:	e009      	b.n	80028e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d0:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <_sbrk+0x64>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028d6:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <_sbrk+0x64>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <_sbrk+0x64>)
 80028e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028e2:	68fb      	ldr	r3, [r7, #12]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20030000 	.word	0x20030000
 80028f0:	00000400 	.word	0x00000400
 80028f4:	200003d4 	.word	0x200003d4
 80028f8:	20000528 	.word	0x20000528

080028fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <SystemInit+0x20>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002906:	4a05      	ldr	r2, [pc, #20]	@ (800291c <SystemInit+0x20>)
 8002908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800290c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002958 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002924:	f7ff ffea 	bl	80028fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002928:	480c      	ldr	r0, [pc, #48]	@ (800295c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800292a:	490d      	ldr	r1, [pc, #52]	@ (8002960 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800292c:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002930:	e002      	b.n	8002938 <LoopCopyDataInit>

08002932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002936:	3304      	adds	r3, #4

08002938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800293a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800293c:	d3f9      	bcc.n	8002932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002940:	4c0a      	ldr	r4, [pc, #40]	@ (800296c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002944:	e001      	b.n	800294a <LoopFillZerobss>

08002946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002948:	3204      	adds	r2, #4

0800294a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800294a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800294c:	d3fb      	bcc.n	8002946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800294e:	f003 f9f9 	bl	8005d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002952:	f7ff fa2d 	bl	8001db0 <main>
  bx  lr    
 8002956:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002958:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800295c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002960:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002964:	080073b0 	.word	0x080073b0
  ldr r2, =_sbss
 8002968:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800296c:	20000524 	.word	0x20000524

08002970 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC_IRQHandler>
	...

08002974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002978:	4b0e      	ldr	r3, [pc, #56]	@ (80029b4 <HAL_Init+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <HAL_Init+0x40>)
 800297e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002982:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002984:	4b0b      	ldr	r3, [pc, #44]	@ (80029b4 <HAL_Init+0x40>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	@ (80029b4 <HAL_Init+0x40>)
 800298a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800298e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002990:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <HAL_Init+0x40>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a07      	ldr	r2, [pc, #28]	@ (80029b4 <HAL_Init+0x40>)
 8002996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800299c:	2003      	movs	r0, #3
 800299e:	f000 f94f 	bl	8002c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a2:	200f      	movs	r0, #15
 80029a4:	f000 f808 	bl	80029b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a8:	f7ff fd2a 	bl	8002400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40023c00 	.word	0x40023c00

080029b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c0:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_InitTick+0x54>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b12      	ldr	r3, [pc, #72]	@ (8002a10 <HAL_InitTick+0x58>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f967 	bl	8002caa <HAL_SYSTICK_Config>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00e      	b.n	8002a04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b0f      	cmp	r3, #15
 80029ea:	d80a      	bhi.n	8002a02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ec:	2200      	movs	r2, #0
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295
 80029f4:	f000 f92f 	bl	8002c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f8:	4a06      	ldr	r2, [pc, #24]	@ (8002a14 <HAL_InitTick+0x5c>)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e000      	b.n	8002a04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000018 	.word	0x20000018
 8002a10:	20000020 	.word	0x20000020
 8002a14:	2000001c 	.word	0x2000001c

08002a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <HAL_IncTick+0x20>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <HAL_IncTick+0x24>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a04      	ldr	r2, [pc, #16]	@ (8002a3c <HAL_IncTick+0x24>)
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000020 	.word	0x20000020
 8002a3c:	200003d8 	.word	0x200003d8

08002a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return uwTick;
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <HAL_GetTick+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	200003d8 	.word	0x200003d8

08002a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a60:	f7ff ffee 	bl	8002a40 <HAL_GetTick>
 8002a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d005      	beq.n	8002a7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a72:	4b0a      	ldr	r3, [pc, #40]	@ (8002a9c <HAL_Delay+0x44>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a7e:	bf00      	nop
 8002a80:	f7ff ffde 	bl	8002a40 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d8f7      	bhi.n	8002a80 <HAL_Delay+0x28>
  {
  }
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000020 	.word	0x20000020

08002aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad2:	4a04      	ldr	r2, [pc, #16]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	60d3      	str	r3, [r2, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	@ (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	db0a      	blt.n	8002b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	490c      	ldr	r1, [pc, #48]	@ (8002b8c <__NVIC_SetPriority+0x4c>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	0112      	lsls	r2, r2, #4
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	440b      	add	r3, r1
 8002b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b68:	e00a      	b.n	8002b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4908      	ldr	r1, [pc, #32]	@ (8002b90 <__NVIC_SetPriority+0x50>)
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	3b04      	subs	r3, #4
 8002b78:	0112      	lsls	r2, r2, #4
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	761a      	strb	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b089      	sub	sp, #36	@ 0x24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f1c3 0307 	rsb	r3, r3, #7
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf28      	it	cs
 8002bb2:	2304      	movcs	r3, #4
 8002bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3304      	adds	r3, #4
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d902      	bls.n	8002bc4 <NVIC_EncodePriority+0x30>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3b03      	subs	r3, #3
 8002bc2:	e000      	b.n	8002bc6 <NVIC_EncodePriority+0x32>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43d9      	mvns	r1, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bec:	4313      	orrs	r3, r2
         );
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3724      	adds	r7, #36	@ 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c0c:	d301      	bcc.n	8002c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00f      	b.n	8002c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <SysTick_Config+0x40>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c1a:	210f      	movs	r1, #15
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	f7ff ff8e 	bl	8002b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <SysTick_Config+0x40>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2a:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <SysTick_Config+0x40>)
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	e000e010 	.word	0xe000e010

08002c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff29 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c68:	f7ff ff3e 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	6978      	ldr	r0, [r7, #20]
 8002c74:	f7ff ff8e 	bl	8002b94 <NVIC_EncodePriority>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	4611      	mov	r1, r2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff5d 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c86:	bf00      	nop
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff31 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ffa2 	bl	8002bfc <SysTick_Config>
 8002cb8:	4603      	mov	r3, r0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cd0:	f7ff feb6 	bl	8002a40 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e099      	b.n	8002e14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f022 0201 	bic.w	r2, r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d00:	e00f      	b.n	8002d22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d02:	f7ff fe9d 	bl	8002a40 <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	d908      	bls.n	8002d22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2220      	movs	r2, #32
 8002d14:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2203      	movs	r2, #3
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e078      	b.n	8002e14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1e8      	bne.n	8002d02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	4b38      	ldr	r3, [pc, #224]	@ (8002e1c <HAL_DMA_Init+0x158>)
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d107      	bne.n	8002d8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	4313      	orrs	r3, r2
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f023 0307 	bic.w	r3, r3, #7
 8002da2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	d117      	bne.n	8002de6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00e      	beq.n	8002de6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 fb0d 	bl	80033e8 <DMA_CheckFifoParam>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d008      	beq.n	8002de6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2240      	movs	r2, #64	@ 0x40
 8002dd8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002de2:	2301      	movs	r3, #1
 8002de4:	e016      	b.n	8002e14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 fac4 	bl	800337c <DMA_CalcBaseAndBitshift>
 8002df4:	4603      	mov	r3, r0
 8002df6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfc:	223f      	movs	r2, #63	@ 0x3f
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	f010803f 	.word	0xf010803f

08002e20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_DMA_Start_IT+0x26>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e040      	b.n	8002ec8 <HAL_DMA_Start_IT+0xa8>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d12f      	bne.n	8002eba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	68b9      	ldr	r1, [r7, #8]
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 fa56 	bl	8003320 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e78:	223f      	movs	r2, #63	@ 0x3f
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0216 	orr.w	r2, r2, #22
 8002e8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d007      	beq.n	8002ea8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0208 	orr.w	r2, r2, #8
 8002ea6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	e005      	b.n	8002ec6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002edc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ede:	f7ff fdaf 	bl	8002a40 <HAL_GetTick>
 8002ee2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d008      	beq.n	8002f02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2280      	movs	r2, #128	@ 0x80
 8002ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e052      	b.n	8002fa8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0216 	bic.w	r2, r2, #22
 8002f10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d103      	bne.n	8002f32 <HAL_DMA_Abort+0x62>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d007      	beq.n	8002f42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0208 	bic.w	r2, r2, #8
 8002f40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0201 	bic.w	r2, r2, #1
 8002f50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f52:	e013      	b.n	8002f7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f54:	f7ff fd74 	bl	8002a40 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d90c      	bls.n	8002f7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2220      	movs	r2, #32
 8002f66:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e015      	b.n	8002fa8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1e4      	bne.n	8002f54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	223f      	movs	r2, #63	@ 0x3f
 8002f90:	409a      	lsls	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d004      	beq.n	8002fce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2280      	movs	r2, #128	@ 0x80
 8002fc8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e00c      	b.n	8002fe8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2205      	movs	r2, #5
 8002fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0201 	bic.w	r2, r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003000:	4b8e      	ldr	r3, [pc, #568]	@ (800323c <HAL_DMA_IRQHandler+0x248>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a8e      	ldr	r2, [pc, #568]	@ (8003240 <HAL_DMA_IRQHandler+0x24c>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0a9b      	lsrs	r3, r3, #10
 800300c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003012:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301e:	2208      	movs	r2, #8
 8003020:	409a      	lsls	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d01a      	beq.n	8003060 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d013      	beq.n	8003060 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0204 	bic.w	r2, r2, #4
 8003046:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304c:	2208      	movs	r2, #8
 800304e:	409a      	lsls	r2, r3
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003058:	f043 0201 	orr.w	r2, r3, #1
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2201      	movs	r2, #1
 8003066:	409a      	lsls	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4013      	ands	r3, r2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d012      	beq.n	8003096 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800307a:	2b00      	cmp	r3, #0
 800307c:	d00b      	beq.n	8003096 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003082:	2201      	movs	r2, #1
 8003084:	409a      	lsls	r2, r3
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308e:	f043 0202 	orr.w	r2, r3, #2
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309a:	2204      	movs	r2, #4
 800309c:	409a      	lsls	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d012      	beq.n	80030cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00b      	beq.n	80030cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b8:	2204      	movs	r2, #4
 80030ba:	409a      	lsls	r2, r3
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c4:	f043 0204 	orr.w	r2, r3, #4
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	2210      	movs	r2, #16
 80030d2:	409a      	lsls	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d043      	beq.n	8003164 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d03c      	beq.n	8003164 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ee:	2210      	movs	r2, #16
 80030f0:	409a      	lsls	r2, r3
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d018      	beq.n	8003136 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d108      	bne.n	8003124 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	2b00      	cmp	r3, #0
 8003118:	d024      	beq.n	8003164 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	4798      	blx	r3
 8003122:	e01f      	b.n	8003164 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01b      	beq.n	8003164 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	4798      	blx	r3
 8003134:	e016      	b.n	8003164 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003140:	2b00      	cmp	r3, #0
 8003142:	d107      	bne.n	8003154 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0208 	bic.w	r2, r2, #8
 8003152:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003168:	2220      	movs	r2, #32
 800316a:	409a      	lsls	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	4013      	ands	r3, r2
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 808f 	beq.w	8003294 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0310 	and.w	r3, r3, #16
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 8087 	beq.w	8003294 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318a:	2220      	movs	r2, #32
 800318c:	409a      	lsls	r2, r3
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b05      	cmp	r3, #5
 800319c:	d136      	bne.n	800320c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0216 	bic.w	r2, r2, #22
 80031ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d103      	bne.n	80031ce <HAL_DMA_IRQHandler+0x1da>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0208 	bic.w	r2, r2, #8
 80031dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e2:	223f      	movs	r2, #63	@ 0x3f
 80031e4:	409a      	lsls	r2, r3
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d07e      	beq.n	8003300 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
        }
        return;
 800320a:	e079      	b.n	8003300 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d01d      	beq.n	8003256 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10d      	bne.n	8003244 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800322c:	2b00      	cmp	r3, #0
 800322e:	d031      	beq.n	8003294 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	4798      	blx	r3
 8003238:	e02c      	b.n	8003294 <HAL_DMA_IRQHandler+0x2a0>
 800323a:	bf00      	nop
 800323c:	20000018 	.word	0x20000018
 8003240:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	2b00      	cmp	r3, #0
 800324a:	d023      	beq.n	8003294 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	4798      	blx	r3
 8003254:	e01e      	b.n	8003294 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10f      	bne.n	8003284 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0210 	bic.w	r2, r2, #16
 8003272:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d003      	beq.n	8003294 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003298:	2b00      	cmp	r3, #0
 800329a:	d032      	beq.n	8003302 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d022      	beq.n	80032ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2205      	movs	r2, #5
 80032ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0201 	bic.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60bb      	str	r3, [r7, #8]
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d307      	bcc.n	80032dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1f2      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x2cc>
 80032da:	e000      	b.n	80032de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	4798      	blx	r3
 80032fe:	e000      	b.n	8003302 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003300:	bf00      	nop
    }
  }
}
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003314:	4618      	mov	r0, r3
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800333c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	2b40      	cmp	r3, #64	@ 0x40
 800334c:	d108      	bne.n	8003360 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800335e:	e007      	b.n	8003370 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	60da      	str	r2, [r3, #12]
}
 8003370:	bf00      	nop
 8003372:	3714      	adds	r7, #20
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	3b10      	subs	r3, #16
 800338c:	4a14      	ldr	r2, [pc, #80]	@ (80033e0 <DMA_CalcBaseAndBitshift+0x64>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003396:	4a13      	ldr	r2, [pc, #76]	@ (80033e4 <DMA_CalcBaseAndBitshift+0x68>)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4413      	add	r3, r2
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	d909      	bls.n	80033be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033b2:	f023 0303 	bic.w	r3, r3, #3
 80033b6:	1d1a      	adds	r2, r3, #4
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80033bc:	e007      	b.n	80033ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033c6:	f023 0303 	bic.w	r3, r3, #3
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	aaaaaaab 	.word	0xaaaaaaab
 80033e4:	08007364 	.word	0x08007364

080033e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033f0:	2300      	movs	r3, #0
 80033f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d11f      	bne.n	8003442 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	2b03      	cmp	r3, #3
 8003406:	d856      	bhi.n	80034b6 <DMA_CheckFifoParam+0xce>
 8003408:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <DMA_CheckFifoParam+0x28>)
 800340a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340e:	bf00      	nop
 8003410:	08003421 	.word	0x08003421
 8003414:	08003433 	.word	0x08003433
 8003418:	08003421 	.word	0x08003421
 800341c:	080034b7 	.word	0x080034b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003424:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d046      	beq.n	80034ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003430:	e043      	b.n	80034ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003436:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800343a:	d140      	bne.n	80034be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003440:	e03d      	b.n	80034be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800344a:	d121      	bne.n	8003490 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b03      	cmp	r3, #3
 8003450:	d837      	bhi.n	80034c2 <DMA_CheckFifoParam+0xda>
 8003452:	a201      	add	r2, pc, #4	@ (adr r2, 8003458 <DMA_CheckFifoParam+0x70>)
 8003454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003458:	08003469 	.word	0x08003469
 800345c:	0800346f 	.word	0x0800346f
 8003460:	08003469 	.word	0x08003469
 8003464:	08003481 	.word	0x08003481
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	73fb      	strb	r3, [r7, #15]
      break;
 800346c:	e030      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003472:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d025      	beq.n	80034c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800347e:	e022      	b.n	80034c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003488:	d11f      	bne.n	80034ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800348e:	e01c      	b.n	80034ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d903      	bls.n	800349e <DMA_CheckFifoParam+0xb6>
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b03      	cmp	r3, #3
 800349a:	d003      	beq.n	80034a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800349c:	e018      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
      break;
 80034a2:	e015      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00e      	beq.n	80034ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
      break;
 80034b4:	e00b      	b.n	80034ce <DMA_CheckFifoParam+0xe6>
      break;
 80034b6:	bf00      	nop
 80034b8:	e00a      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;
 80034ba:	bf00      	nop
 80034bc:	e008      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;
 80034be:	bf00      	nop
 80034c0:	e006      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;
 80034c2:	bf00      	nop
 80034c4:	e004      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;
 80034c6:	bf00      	nop
 80034c8:	e002      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80034ca:	bf00      	nop
 80034cc:	e000      	b.n	80034d0 <DMA_CheckFifoParam+0xe8>
      break;
 80034ce:	bf00      	nop
    }
  } 
  
  return status; 
 80034d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3714      	adds	r7, #20
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop

080034e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b089      	sub	sp, #36	@ 0x24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f6:	2300      	movs	r3, #0
 80034f8:	61fb      	str	r3, [r7, #28]
 80034fa:	e177      	b.n	80037ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	429a      	cmp	r2, r3
 8003516:	f040 8166 	bne.w	80037e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d005      	beq.n	8003532 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800352e:	2b02      	cmp	r3, #2
 8003530:	d130      	bne.n	8003594 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	2203      	movs	r2, #3
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003568:	2201      	movs	r2, #1
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 0201 	and.w	r2, r3, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	2b03      	cmp	r3, #3
 800359e:	d017      	beq.n	80035d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	2203      	movs	r2, #3
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d123      	bne.n	8003624 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	08da      	lsrs	r2, r3, #3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3208      	adds	r2, #8
 80035e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	220f      	movs	r2, #15
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4013      	ands	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4313      	orrs	r3, r2
 8003614:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	08da      	lsrs	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3208      	adds	r2, #8
 800361e:	69b9      	ldr	r1, [r7, #24]
 8003620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0203 	and.w	r2, r3, #3
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80c0 	beq.w	80037e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	4b66      	ldr	r3, [pc, #408]	@ (8003804 <HAL_GPIO_Init+0x324>)
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	4a65      	ldr	r2, [pc, #404]	@ (8003804 <HAL_GPIO_Init+0x324>)
 8003670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003674:	6453      	str	r3, [r2, #68]	@ 0x44
 8003676:	4b63      	ldr	r3, [pc, #396]	@ (8003804 <HAL_GPIO_Init+0x324>)
 8003678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003682:	4a61      	ldr	r2, [pc, #388]	@ (8003808 <HAL_GPIO_Init+0x328>)
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	089b      	lsrs	r3, r3, #2
 8003688:	3302      	adds	r3, #2
 800368a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	220f      	movs	r2, #15
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	43db      	mvns	r3, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a58      	ldr	r2, [pc, #352]	@ (800380c <HAL_GPIO_Init+0x32c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d037      	beq.n	800371e <HAL_GPIO_Init+0x23e>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a57      	ldr	r2, [pc, #348]	@ (8003810 <HAL_GPIO_Init+0x330>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d031      	beq.n	800371a <HAL_GPIO_Init+0x23a>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a56      	ldr	r2, [pc, #344]	@ (8003814 <HAL_GPIO_Init+0x334>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d02b      	beq.n	8003716 <HAL_GPIO_Init+0x236>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a55      	ldr	r2, [pc, #340]	@ (8003818 <HAL_GPIO_Init+0x338>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d025      	beq.n	8003712 <HAL_GPIO_Init+0x232>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a54      	ldr	r2, [pc, #336]	@ (800381c <HAL_GPIO_Init+0x33c>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d01f      	beq.n	800370e <HAL_GPIO_Init+0x22e>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a53      	ldr	r2, [pc, #332]	@ (8003820 <HAL_GPIO_Init+0x340>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d019      	beq.n	800370a <HAL_GPIO_Init+0x22a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a52      	ldr	r2, [pc, #328]	@ (8003824 <HAL_GPIO_Init+0x344>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d013      	beq.n	8003706 <HAL_GPIO_Init+0x226>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a51      	ldr	r2, [pc, #324]	@ (8003828 <HAL_GPIO_Init+0x348>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00d      	beq.n	8003702 <HAL_GPIO_Init+0x222>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a50      	ldr	r2, [pc, #320]	@ (800382c <HAL_GPIO_Init+0x34c>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d007      	beq.n	80036fe <HAL_GPIO_Init+0x21e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4f      	ldr	r2, [pc, #316]	@ (8003830 <HAL_GPIO_Init+0x350>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d101      	bne.n	80036fa <HAL_GPIO_Init+0x21a>
 80036f6:	2309      	movs	r3, #9
 80036f8:	e012      	b.n	8003720 <HAL_GPIO_Init+0x240>
 80036fa:	230a      	movs	r3, #10
 80036fc:	e010      	b.n	8003720 <HAL_GPIO_Init+0x240>
 80036fe:	2308      	movs	r3, #8
 8003700:	e00e      	b.n	8003720 <HAL_GPIO_Init+0x240>
 8003702:	2307      	movs	r3, #7
 8003704:	e00c      	b.n	8003720 <HAL_GPIO_Init+0x240>
 8003706:	2306      	movs	r3, #6
 8003708:	e00a      	b.n	8003720 <HAL_GPIO_Init+0x240>
 800370a:	2305      	movs	r3, #5
 800370c:	e008      	b.n	8003720 <HAL_GPIO_Init+0x240>
 800370e:	2304      	movs	r3, #4
 8003710:	e006      	b.n	8003720 <HAL_GPIO_Init+0x240>
 8003712:	2303      	movs	r3, #3
 8003714:	e004      	b.n	8003720 <HAL_GPIO_Init+0x240>
 8003716:	2302      	movs	r3, #2
 8003718:	e002      	b.n	8003720 <HAL_GPIO_Init+0x240>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <HAL_GPIO_Init+0x240>
 800371e:	2300      	movs	r3, #0
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	f002 0203 	and.w	r2, r2, #3
 8003726:	0092      	lsls	r2, r2, #2
 8003728:	4093      	lsls	r3, r2
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4313      	orrs	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003730:	4935      	ldr	r1, [pc, #212]	@ (8003808 <HAL_GPIO_Init+0x328>)
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	089b      	lsrs	r3, r3, #2
 8003736:	3302      	adds	r3, #2
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800373e:	4b3d      	ldr	r3, [pc, #244]	@ (8003834 <HAL_GPIO_Init+0x354>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	43db      	mvns	r3, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4013      	ands	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003762:	4a34      	ldr	r2, [pc, #208]	@ (8003834 <HAL_GPIO_Init+0x354>)
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003768:	4b32      	ldr	r3, [pc, #200]	@ (8003834 <HAL_GPIO_Init+0x354>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800378c:	4a29      	ldr	r2, [pc, #164]	@ (8003834 <HAL_GPIO_Init+0x354>)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003792:	4b28      	ldr	r3, [pc, #160]	@ (8003834 <HAL_GPIO_Init+0x354>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	43db      	mvns	r3, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4013      	ands	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003834 <HAL_GPIO_Init+0x354>)
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003834 <HAL_GPIO_Init+0x354>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4013      	ands	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037e0:	4a14      	ldr	r2, [pc, #80]	@ (8003834 <HAL_GPIO_Init+0x354>)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	3301      	adds	r3, #1
 80037ea:	61fb      	str	r3, [r7, #28]
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	2b0f      	cmp	r3, #15
 80037f0:	f67f ae84 	bls.w	80034fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037f4:	bf00      	nop
 80037f6:	bf00      	nop
 80037f8:	3724      	adds	r7, #36	@ 0x24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40023800 	.word	0x40023800
 8003808:	40013800 	.word	0x40013800
 800380c:	40020000 	.word	0x40020000
 8003810:	40020400 	.word	0x40020400
 8003814:	40020800 	.word	0x40020800
 8003818:	40020c00 	.word	0x40020c00
 800381c:	40021000 	.word	0x40021000
 8003820:	40021400 	.word	0x40021400
 8003824:	40021800 	.word	0x40021800
 8003828:	40021c00 	.word	0x40021c00
 800382c:	40022000 	.word	0x40022000
 8003830:	40022400 	.word	0x40022400
 8003834:	40013c00 	.word	0x40013c00

08003838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	460b      	mov	r3, r1
 8003842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	887b      	ldrh	r3, [r7, #2]
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d002      	beq.n	8003856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
 8003854:	e001      	b.n	800385a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003856:	2300      	movs	r3, #0
 8003858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800385a:	7bfb      	ldrb	r3, [r7, #15]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3714      	adds	r7, #20
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	807b      	strh	r3, [r7, #2]
 8003874:	4613      	mov	r3, r2
 8003876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003878:	787b      	ldrb	r3, [r7, #1]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800387e:	887a      	ldrh	r2, [r7, #2]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003884:	e003      	b.n	800388e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003886:	887b      	ldrh	r3, [r7, #2]
 8003888:	041a      	lsls	r2, r3, #16
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	619a      	str	r2, [r3, #24]
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800389a:	b480      	push	{r7}
 800389c:	b085      	sub	sp, #20
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
 80038a2:	460b      	mov	r3, r1
 80038a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038ac:	887a      	ldrh	r2, [r7, #2]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	4013      	ands	r3, r2
 80038b2:	041a      	lsls	r2, r3, #16
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	43d9      	mvns	r1, r3
 80038b8:	887b      	ldrh	r3, [r7, #2]
 80038ba:	400b      	ands	r3, r1
 80038bc:	431a      	orrs	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	619a      	str	r2, [r3, #24]
}
 80038c2:	bf00      	nop
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
	...

080038d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038da:	4b08      	ldr	r3, [pc, #32]	@ (80038fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	4013      	ands	r3, r2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d006      	beq.n	80038f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038e6:	4a05      	ldr	r2, [pc, #20]	@ (80038fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038e8:	88fb      	ldrh	r3, [r7, #6]
 80038ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038ec:	88fb      	ldrh	r3, [r7, #6]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe f874 	bl	80019dc <HAL_GPIO_EXTI_Callback>
  }
}
 80038f4:	bf00      	nop
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40013c00 	.word	0x40013c00

08003900 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e267      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	d075      	beq.n	8003a0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800391e:	4b88      	ldr	r3, [pc, #544]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b04      	cmp	r3, #4
 8003928:	d00c      	beq.n	8003944 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800392a:	4b85      	ldr	r3, [pc, #532]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003932:	2b08      	cmp	r3, #8
 8003934:	d112      	bne.n	800395c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003936:	4b82      	ldr	r3, [pc, #520]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800393e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003942:	d10b      	bne.n	800395c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003944:	4b7e      	ldr	r3, [pc, #504]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d05b      	beq.n	8003a08 <HAL_RCC_OscConfig+0x108>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d157      	bne.n	8003a08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e242      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003964:	d106      	bne.n	8003974 <HAL_RCC_OscConfig+0x74>
 8003966:	4b76      	ldr	r3, [pc, #472]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a75      	ldr	r2, [pc, #468]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	e01d      	b.n	80039b0 <HAL_RCC_OscConfig+0xb0>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800397c:	d10c      	bne.n	8003998 <HAL_RCC_OscConfig+0x98>
 800397e:	4b70      	ldr	r3, [pc, #448]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a6f      	ldr	r2, [pc, #444]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b6d      	ldr	r3, [pc, #436]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a6c      	ldr	r2, [pc, #432]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e00b      	b.n	80039b0 <HAL_RCC_OscConfig+0xb0>
 8003998:	4b69      	ldr	r3, [pc, #420]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a68      	ldr	r2, [pc, #416]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 800399e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039a2:	6013      	str	r3, [r2, #0]
 80039a4:	4b66      	ldr	r3, [pc, #408]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a65      	ldr	r2, [pc, #404]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 80039aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d013      	beq.n	80039e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b8:	f7ff f842 	bl	8002a40 <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c0:	f7ff f83e 	bl	8002a40 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b64      	cmp	r3, #100	@ 0x64
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e207      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0xc0>
 80039de:	e014      	b.n	8003a0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7ff f82e 	bl	8002a40 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7ff f82a 	bl	8002a40 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	@ 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e1f3      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039fa:	4b51      	ldr	r3, [pc, #324]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0xe8>
 8003a06:	e000      	b.n	8003a0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d063      	beq.n	8003ade <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a16:	4b4a      	ldr	r3, [pc, #296]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00b      	beq.n	8003a3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a22:	4b47      	ldr	r3, [pc, #284]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d11c      	bne.n	8003a68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a2e:	4b44      	ldr	r3, [pc, #272]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d116      	bne.n	8003a68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a3a:	4b41      	ldr	r3, [pc, #260]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d005      	beq.n	8003a52 <HAL_RCC_OscConfig+0x152>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d001      	beq.n	8003a52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e1c7      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a52:	4b3b      	ldr	r3, [pc, #236]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	4937      	ldr	r1, [pc, #220]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a66:	e03a      	b.n	8003ade <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d020      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a70:	4b34      	ldr	r3, [pc, #208]	@ (8003b44 <HAL_RCC_OscConfig+0x244>)
 8003a72:	2201      	movs	r2, #1
 8003a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a76:	f7fe ffe3 	bl	8002a40 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a7e:	f7fe ffdf 	bl	8002a40 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e1a8      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a90:	4b2b      	ldr	r3, [pc, #172]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0f0      	beq.n	8003a7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a9c:	4b28      	ldr	r3, [pc, #160]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	4925      	ldr	r1, [pc, #148]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	600b      	str	r3, [r1, #0]
 8003ab0:	e015      	b.n	8003ade <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ab2:	4b24      	ldr	r3, [pc, #144]	@ (8003b44 <HAL_RCC_OscConfig+0x244>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe ffc2 	bl	8002a40 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac0:	f7fe ffbe 	bl	8002a40 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e187      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d036      	beq.n	8003b58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d016      	beq.n	8003b20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af2:	4b15      	ldr	r3, [pc, #84]	@ (8003b48 <HAL_RCC_OscConfig+0x248>)
 8003af4:	2201      	movs	r2, #1
 8003af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af8:	f7fe ffa2 	bl	8002a40 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b00:	f7fe ff9e 	bl	8002a40 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e167      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <HAL_RCC_OscConfig+0x240>)
 8003b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0f0      	beq.n	8003b00 <HAL_RCC_OscConfig+0x200>
 8003b1e:	e01b      	b.n	8003b58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b20:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <HAL_RCC_OscConfig+0x248>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b26:	f7fe ff8b 	bl	8002a40 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b2c:	e00e      	b.n	8003b4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b2e:	f7fe ff87 	bl	8002a40 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d907      	bls.n	8003b4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e150      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
 8003b40:	40023800 	.word	0x40023800
 8003b44:	42470000 	.word	0x42470000
 8003b48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b4c:	4b88      	ldr	r3, [pc, #544]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1ea      	bne.n	8003b2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 8097 	beq.w	8003c94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b66:	2300      	movs	r3, #0
 8003b68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6a:	4b81      	ldr	r3, [pc, #516]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10f      	bne.n	8003b96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b86:	4b7a      	ldr	r3, [pc, #488]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b92:	2301      	movs	r3, #1
 8003b94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b96:	4b77      	ldr	r3, [pc, #476]	@ (8003d74 <HAL_RCC_OscConfig+0x474>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d118      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba2:	4b74      	ldr	r3, [pc, #464]	@ (8003d74 <HAL_RCC_OscConfig+0x474>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a73      	ldr	r2, [pc, #460]	@ (8003d74 <HAL_RCC_OscConfig+0x474>)
 8003ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bae:	f7fe ff47 	bl	8002a40 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb6:	f7fe ff43 	bl	8002a40 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e10c      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc8:	4b6a      	ldr	r3, [pc, #424]	@ (8003d74 <HAL_RCC_OscConfig+0x474>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d106      	bne.n	8003bea <HAL_RCC_OscConfig+0x2ea>
 8003bdc:	4b64      	ldr	r3, [pc, #400]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be0:	4a63      	ldr	r2, [pc, #396]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be8:	e01c      	b.n	8003c24 <HAL_RCC_OscConfig+0x324>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b05      	cmp	r3, #5
 8003bf0:	d10c      	bne.n	8003c0c <HAL_RCC_OscConfig+0x30c>
 8003bf2:	4b5f      	ldr	r3, [pc, #380]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf6:	4a5e      	ldr	r2, [pc, #376]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	f043 0304 	orr.w	r3, r3, #4
 8003bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c02:	4a5b      	ldr	r2, [pc, #364]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c0a:	e00b      	b.n	8003c24 <HAL_RCC_OscConfig+0x324>
 8003c0c:	4b58      	ldr	r3, [pc, #352]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c10:	4a57      	ldr	r2, [pc, #348]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c12:	f023 0301 	bic.w	r3, r3, #1
 8003c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c18:	4b55      	ldr	r3, [pc, #340]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1c:	4a54      	ldr	r2, [pc, #336]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c1e:	f023 0304 	bic.w	r3, r3, #4
 8003c22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d015      	beq.n	8003c58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2c:	f7fe ff08 	bl	8002a40 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c32:	e00a      	b.n	8003c4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c34:	f7fe ff04 	bl	8002a40 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e0cb      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c4a:	4b49      	ldr	r3, [pc, #292]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0ee      	beq.n	8003c34 <HAL_RCC_OscConfig+0x334>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c58:	f7fe fef2 	bl	8002a40 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c5e:	e00a      	b.n	8003c76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c60:	f7fe feee 	bl	8002a40 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e0b5      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c76:	4b3e      	ldr	r3, [pc, #248]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1ee      	bne.n	8003c60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c82:	7dfb      	ldrb	r3, [r7, #23]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d105      	bne.n	8003c94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c88:	4b39      	ldr	r3, [pc, #228]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8c:	4a38      	ldr	r2, [pc, #224]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80a1 	beq.w	8003de0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c9e:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d05c      	beq.n	8003d64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d141      	bne.n	8003d36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb2:	4b31      	ldr	r3, [pc, #196]	@ (8003d78 <HAL_RCC_OscConfig+0x478>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb8:	f7fe fec2 	bl	8002a40 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc0:	f7fe febe 	bl	8002a40 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e087      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cd2:	4b27      	ldr	r3, [pc, #156]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	69da      	ldr	r2, [r3, #28]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	019b      	lsls	r3, r3, #6
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf4:	085b      	lsrs	r3, r3, #1
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	041b      	lsls	r3, r3, #16
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	061b      	lsls	r3, r3, #24
 8003d02:	491b      	ldr	r1, [pc, #108]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d08:	4b1b      	ldr	r3, [pc, #108]	@ (8003d78 <HAL_RCC_OscConfig+0x478>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0e:	f7fe fe97 	bl	8002a40 <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d16:	f7fe fe93 	bl	8002a40 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e05c      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d28:	4b11      	ldr	r3, [pc, #68]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x416>
 8003d34:	e054      	b.n	8003de0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d36:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_RCC_OscConfig+0x478>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3c:	f7fe fe80 	bl	8002a40 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fe fe7c 	bl	8002a40 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e045      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d56:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <HAL_RCC_OscConfig+0x470>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1f0      	bne.n	8003d44 <HAL_RCC_OscConfig+0x444>
 8003d62:	e03d      	b.n	8003de0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e038      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40007000 	.word	0x40007000
 8003d78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dec <HAL_RCC_OscConfig+0x4ec>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d028      	beq.n	8003ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d121      	bne.n	8003ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d11a      	bne.n	8003ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003dac:	4013      	ands	r3, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003db2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d111      	bne.n	8003ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	085b      	lsrs	r3, r3, #1
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d107      	bne.n	8003ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3718      	adds	r7, #24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	40023800 	.word	0x40023800

08003df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e0cc      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e04:	4b68      	ldr	r3, [pc, #416]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 030f 	and.w	r3, r3, #15
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d90c      	bls.n	8003e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e12:	4b65      	ldr	r3, [pc, #404]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1a:	4b63      	ldr	r3, [pc, #396]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d001      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0b8      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d020      	beq.n	8003e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0304 	and.w	r3, r3, #4
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e44:	4b59      	ldr	r3, [pc, #356]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	4a58      	ldr	r2, [pc, #352]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0308 	and.w	r3, r3, #8
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d005      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e5c:	4b53      	ldr	r3, [pc, #332]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	4a52      	ldr	r2, [pc, #328]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e68:	4b50      	ldr	r3, [pc, #320]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	494d      	ldr	r1, [pc, #308]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d044      	beq.n	8003f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d107      	bne.n	8003e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8e:	4b47      	ldr	r3, [pc, #284]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d119      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e07f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d003      	beq.n	8003eae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eaa:	2b03      	cmp	r3, #3
 8003eac:	d107      	bne.n	8003ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eae:	4b3f      	ldr	r3, [pc, #252]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d109      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e06f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e067      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ece:	4b37      	ldr	r3, [pc, #220]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f023 0203 	bic.w	r2, r3, #3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	4934      	ldr	r1, [pc, #208]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ee0:	f7fe fdae 	bl	8002a40 <HAL_GetTick>
 8003ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee6:	e00a      	b.n	8003efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee8:	f7fe fdaa 	bl	8002a40 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e04f      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	4b2b      	ldr	r3, [pc, #172]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 020c 	and.w	r2, r3, #12
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d1eb      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f10:	4b25      	ldr	r3, [pc, #148]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	683a      	ldr	r2, [r7, #0]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d20c      	bcs.n	8003f38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	4b22      	ldr	r3, [pc, #136]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f26:	4b20      	ldr	r3, [pc, #128]	@ (8003fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d001      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e032      	b.n	8003f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f44:	4b19      	ldr	r3, [pc, #100]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4916      	ldr	r1, [pc, #88]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0308 	and.w	r3, r3, #8
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f62:	4b12      	ldr	r3, [pc, #72]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	490e      	ldr	r1, [pc, #56]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f76:	f000 f821 	bl	8003fbc <HAL_RCC_GetSysClockFreq>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003fac <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	f003 030f 	and.w	r3, r3, #15
 8003f86:	490a      	ldr	r1, [pc, #40]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f88:	5ccb      	ldrb	r3, [r1, r3]
 8003f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f8e:	4a09      	ldr	r2, [pc, #36]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f92:	4b09      	ldr	r3, [pc, #36]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fd0e 	bl	80029b8 <HAL_InitTick>

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40023c00 	.word	0x40023c00
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	0800734c 	.word	0x0800734c
 8003fb4:	20000018 	.word	0x20000018
 8003fb8:	2000001c 	.word	0x2000001c

08003fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fc0:	b090      	sub	sp, #64	@ 0x40
 8003fc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fd4:	4b59      	ldr	r3, [pc, #356]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 030c 	and.w	r3, r3, #12
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d00d      	beq.n	8003ffc <HAL_RCC_GetSysClockFreq+0x40>
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	f200 80a1 	bhi.w	8004128 <HAL_RCC_GetSysClockFreq+0x16c>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x34>
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d003      	beq.n	8003ff6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fee:	e09b      	b.n	8004128 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ff0:	4b53      	ldr	r3, [pc, #332]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ff4:	e09b      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ff6:	4b53      	ldr	r3, [pc, #332]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ffa:	e098      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ffc:	4b4f      	ldr	r3, [pc, #316]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004004:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004006:	4b4d      	ldr	r3, [pc, #308]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d028      	beq.n	8004064 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004012:	4b4a      	ldr	r3, [pc, #296]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	099b      	lsrs	r3, r3, #6
 8004018:	2200      	movs	r2, #0
 800401a:	623b      	str	r3, [r7, #32]
 800401c:	627a      	str	r2, [r7, #36]	@ 0x24
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004024:	2100      	movs	r1, #0
 8004026:	4b47      	ldr	r3, [pc, #284]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x188>)
 8004028:	fb03 f201 	mul.w	r2, r3, r1
 800402c:	2300      	movs	r3, #0
 800402e:	fb00 f303 	mul.w	r3, r0, r3
 8004032:	4413      	add	r3, r2
 8004034:	4a43      	ldr	r2, [pc, #268]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x188>)
 8004036:	fba0 1202 	umull	r1, r2, r0, r2
 800403a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800403c:	460a      	mov	r2, r1
 800403e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004040:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004042:	4413      	add	r3, r2
 8004044:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004048:	2200      	movs	r2, #0
 800404a:	61bb      	str	r3, [r7, #24]
 800404c:	61fa      	str	r2, [r7, #28]
 800404e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004052:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004056:	f7fc f923 	bl	80002a0 <__aeabi_uldivmod>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	4613      	mov	r3, r2
 8004060:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004062:	e053      	b.n	800410c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004064:	4b35      	ldr	r3, [pc, #212]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	099b      	lsrs	r3, r3, #6
 800406a:	2200      	movs	r2, #0
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	617a      	str	r2, [r7, #20]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004076:	f04f 0b00 	mov.w	fp, #0
 800407a:	4652      	mov	r2, sl
 800407c:	465b      	mov	r3, fp
 800407e:	f04f 0000 	mov.w	r0, #0
 8004082:	f04f 0100 	mov.w	r1, #0
 8004086:	0159      	lsls	r1, r3, #5
 8004088:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800408c:	0150      	lsls	r0, r2, #5
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	ebb2 080a 	subs.w	r8, r2, sl
 8004096:	eb63 090b 	sbc.w	r9, r3, fp
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	f04f 0300 	mov.w	r3, #0
 80040a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80040a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80040aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80040ae:	ebb2 0408 	subs.w	r4, r2, r8
 80040b2:	eb63 0509 	sbc.w	r5, r3, r9
 80040b6:	f04f 0200 	mov.w	r2, #0
 80040ba:	f04f 0300 	mov.w	r3, #0
 80040be:	00eb      	lsls	r3, r5, #3
 80040c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040c4:	00e2      	lsls	r2, r4, #3
 80040c6:	4614      	mov	r4, r2
 80040c8:	461d      	mov	r5, r3
 80040ca:	eb14 030a 	adds.w	r3, r4, sl
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	eb45 030b 	adc.w	r3, r5, fp
 80040d4:	607b      	str	r3, [r7, #4]
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040e2:	4629      	mov	r1, r5
 80040e4:	028b      	lsls	r3, r1, #10
 80040e6:	4621      	mov	r1, r4
 80040e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040ec:	4621      	mov	r1, r4
 80040ee:	028a      	lsls	r2, r1, #10
 80040f0:	4610      	mov	r0, r2
 80040f2:	4619      	mov	r1, r3
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	2200      	movs	r2, #0
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	60fa      	str	r2, [r7, #12]
 80040fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004100:	f7fc f8ce 	bl	80002a0 <__aeabi_uldivmod>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	4613      	mov	r3, r2
 800410a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800410c:	4b0b      	ldr	r3, [pc, #44]	@ (800413c <HAL_RCC_GetSysClockFreq+0x180>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	0c1b      	lsrs	r3, r3, #16
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	3301      	adds	r3, #1
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800411c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800411e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004120:	fbb2 f3f3 	udiv	r3, r2, r3
 8004124:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004126:	e002      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004128:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x184>)
 800412a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800412c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800412e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004130:	4618      	mov	r0, r3
 8004132:	3740      	adds	r7, #64	@ 0x40
 8004134:	46bd      	mov	sp, r7
 8004136:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	00f42400 	.word	0x00f42400
 8004144:	017d7840 	.word	0x017d7840

08004148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800414c:	4b03      	ldr	r3, [pc, #12]	@ (800415c <HAL_RCC_GetHCLKFreq+0x14>)
 800414e:	681b      	ldr	r3, [r3, #0]
}
 8004150:	4618      	mov	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	20000018 	.word	0x20000018

08004160 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004164:	f7ff fff0 	bl	8004148 <HAL_RCC_GetHCLKFreq>
 8004168:	4602      	mov	r2, r0
 800416a:	4b05      	ldr	r3, [pc, #20]	@ (8004180 <HAL_RCC_GetPCLK1Freq+0x20>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	0a9b      	lsrs	r3, r3, #10
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	4903      	ldr	r1, [pc, #12]	@ (8004184 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004176:	5ccb      	ldrb	r3, [r1, r3]
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40023800 	.word	0x40023800
 8004184:	0800735c 	.word	0x0800735c

08004188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800418c:	f7ff ffdc 	bl	8004148 <HAL_RCC_GetHCLKFreq>
 8004190:	4602      	mov	r2, r0
 8004192:	4b05      	ldr	r3, [pc, #20]	@ (80041a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	0b5b      	lsrs	r3, r3, #13
 8004198:	f003 0307 	and.w	r3, r3, #7
 800419c:	4903      	ldr	r1, [pc, #12]	@ (80041ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800419e:	5ccb      	ldrb	r3, [r1, r3]
 80041a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40023800 	.word	0x40023800
 80041ac:	0800735c 	.word	0x0800735c

080041b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e07b      	b.n	80042ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d108      	bne.n	80041dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041d2:	d009      	beq.n	80041e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	61da      	str	r2, [r3, #28]
 80041da:	e005      	b.n	80041e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d106      	bne.n	8004208 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fe f924 	bl	8002450 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	431a      	orrs	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426c:	ea42 0103 	orr.w	r1, r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004274:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	0c1b      	lsrs	r3, r3, #16
 8004286:	f003 0104 	and.w	r1, r3, #4
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428e:	f003 0210 	and.w	r2, r3, #16
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	69da      	ldr	r2, [r3, #28]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e042      	b.n	800435a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7fe f8f9 	bl	80024e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2224      	movs	r2, #36	@ 0x24
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004304:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f001 f992 	bl	8005630 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	691a      	ldr	r2, [r3, #16]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800431a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800432a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800433a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2200      	movs	r2, #0
 8004340:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2220      	movs	r2, #32
 800434e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b08a      	sub	sp, #40	@ 0x28
 8004366:	af02      	add	r7, sp, #8
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	603b      	str	r3, [r7, #0]
 800436e:	4613      	mov	r3, r2
 8004370:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b20      	cmp	r3, #32
 8004380:	d175      	bne.n	800446e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_UART_Transmit+0x2c>
 8004388:	88fb      	ldrh	r3, [r7, #6]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e06e      	b.n	8004470 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2221      	movs	r2, #33	@ 0x21
 800439c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043a0:	f7fe fb4e 	bl	8002a40 <HAL_GetTick>
 80043a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	88fa      	ldrh	r2, [r7, #6]
 80043aa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	88fa      	ldrh	r2, [r7, #6]
 80043b0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ba:	d108      	bne.n	80043ce <HAL_UART_Transmit+0x6c>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d104      	bne.n	80043ce <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043c4:	2300      	movs	r3, #0
 80043c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	61bb      	str	r3, [r7, #24]
 80043cc:	e003      	b.n	80043d6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043d2:	2300      	movs	r3, #0
 80043d4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043d6:	e02e      	b.n	8004436 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2200      	movs	r2, #0
 80043e0:	2180      	movs	r1, #128	@ 0x80
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 fe63 	bl	80050ae <UART_WaitOnFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d005      	beq.n	80043fa <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e03a      	b.n	8004470 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10b      	bne.n	8004418 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	881b      	ldrh	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800440e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	3302      	adds	r3, #2
 8004414:	61bb      	str	r3, [r7, #24]
 8004416:	e007      	b.n	8004428 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	781a      	ldrb	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	3301      	adds	r3, #1
 8004426:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800443a:	b29b      	uxth	r3, r3
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1cb      	bne.n	80043d8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	2200      	movs	r2, #0
 8004448:	2140      	movs	r1, #64	@ 0x40
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 fe2f 	bl	80050ae <UART_WaitOnFlagUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d005      	beq.n	8004462 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e006      	b.n	8004470 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800446a:	2300      	movs	r3, #0
 800446c:	e000      	b.n	8004470 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800446e:	2302      	movs	r3, #2
  }
}
 8004470:	4618      	mov	r0, r3
 8004472:	3720      	adds	r7, #32
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08c      	sub	sp, #48	@ 0x30
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	4613      	mov	r3, r2
 8004484:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b20      	cmp	r3, #32
 8004490:	d162      	bne.n	8004558 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d002      	beq.n	800449e <HAL_UART_Transmit_DMA+0x26>
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e05b      	b.n	800455a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	88fa      	ldrh	r2, [r7, #6]
 80044ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	88fa      	ldrh	r2, [r7, #6]
 80044b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2221      	movs	r2, #33	@ 0x21
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c6:	4a27      	ldr	r2, [pc, #156]	@ (8004564 <HAL_UART_Transmit_DMA+0xec>)
 80044c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ce:	4a26      	ldr	r2, [pc, #152]	@ (8004568 <HAL_UART_Transmit_DMA+0xf0>)
 80044d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d6:	4a25      	ldr	r2, [pc, #148]	@ (800456c <HAL_UART_Transmit_DMA+0xf4>)
 80044d8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044de:	2200      	movs	r2, #0
 80044e0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80044e2:	f107 0308 	add.w	r3, r7, #8
 80044e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80044ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ee:	6819      	ldr	r1, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	3304      	adds	r3, #4
 80044f6:	461a      	mov	r2, r3
 80044f8:	88fb      	ldrh	r3, [r7, #6]
 80044fa:	f7fe fc91 	bl	8002e20 <HAL_DMA_Start_IT>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2210      	movs	r2, #16
 8004508:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2220      	movs	r2, #32
 800450e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e021      	b.n	800455a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800451e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3314      	adds	r3, #20
 8004526:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	e853 3f00 	ldrex	r3, [r3]
 800452e:	617b      	str	r3, [r7, #20]
   return(result);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004536:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3314      	adds	r3, #20
 800453e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004540:	627a      	str	r2, [r7, #36]	@ 0x24
 8004542:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004544:	6a39      	ldr	r1, [r7, #32]
 8004546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004548:	e841 2300 	strex	r3, r2, [r1]
 800454c:	61fb      	str	r3, [r7, #28]
   return(result);
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e5      	bne.n	8004520 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	e000      	b.n	800455a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004558:	2302      	movs	r3, #2
  }
}
 800455a:	4618      	mov	r0, r3
 800455c:	3730      	adds	r7, #48	@ 0x30
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	08004dfd 	.word	0x08004dfd
 8004568:	08004e97 	.word	0x08004e97
 800456c:	0800501b 	.word	0x0800501b

08004570 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b20      	cmp	r3, #32
 8004588:	d112      	bne.n	80045b0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d002      	beq.n	8004596 <HAL_UART_Receive_DMA+0x26>
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e00b      	b.n	80045b2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80045a0:	88fb      	ldrh	r3, [r7, #6]
 80045a2:	461a      	mov	r2, r3
 80045a4:	68b9      	ldr	r1, [r7, #8]
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 fdda 	bl	8005160 <UART_Start_Receive_DMA>
 80045ac:	4603      	mov	r3, r0
 80045ae:	e000      	b.n	80045b2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b090      	sub	sp, #64	@ 0x40
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d0:	2b80      	cmp	r3, #128	@ 0x80
 80045d2:	bf0c      	ite	eq
 80045d4:	2301      	moveq	r3, #1
 80045d6:	2300      	movne	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b21      	cmp	r3, #33	@ 0x21
 80045e6:	d128      	bne.n	800463a <HAL_UART_DMAStop+0x80>
 80045e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d025      	beq.n	800463a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3314      	adds	r3, #20
 80045f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f8:	e853 3f00 	ldrex	r3, [r3]
 80045fc:	623b      	str	r3, [r7, #32]
   return(result);
 80045fe:	6a3b      	ldr	r3, [r7, #32]
 8004600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004604:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3314      	adds	r3, #20
 800460c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800460e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004612:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800461c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1e5      	bne.n	80045ee <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004626:	2b00      	cmp	r3, #0
 8004628:	d004      	beq.n	8004634 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462e:	4618      	mov	r0, r3
 8004630:	f7fe fc4e 	bl	8002ed0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fe39 	bl	80052ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b40      	cmp	r3, #64	@ 0x40
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b22      	cmp	r3, #34	@ 0x22
 800465a:	d128      	bne.n	80046ae <HAL_UART_DMAStop+0xf4>
 800465c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465e:	2b00      	cmp	r3, #0
 8004660:	d025      	beq.n	80046ae <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	3314      	adds	r3, #20
 8004668:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	e853 3f00 	ldrex	r3, [r3]
 8004670:	60fb      	str	r3, [r7, #12]
   return(result);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004678:	637b      	str	r3, [r7, #52]	@ 0x34
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	3314      	adds	r3, #20
 8004680:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004682:	61fa      	str	r2, [r7, #28]
 8004684:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004686:	69b9      	ldr	r1, [r7, #24]
 8004688:	69fa      	ldr	r2, [r7, #28]
 800468a:	e841 2300 	strex	r3, r2, [r1]
 800468e:	617b      	str	r3, [r7, #20]
   return(result);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1e5      	bne.n	8004662 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469a:	2b00      	cmp	r3, #0
 800469c:	d004      	beq.n	80046a8 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fc14 	bl	8002ed0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 fe27 	bl	80052fc <UART_EndRxTransfer>
  }

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3740      	adds	r7, #64	@ 0x40
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b0a0      	sub	sp, #128	@ 0x80
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	330c      	adds	r3, #12
 80046c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ca:	e853 3f00 	ldrex	r3, [r3]
 80046ce:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80046d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046d2:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80046d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	330c      	adds	r3, #12
 80046de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80046e0:	66ba      	str	r2, [r7, #104]	@ 0x68
 80046e2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80046e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80046e8:	e841 2300 	strex	r3, r2, [r1]
 80046ec:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80046ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1e5      	bne.n	80046c0 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3314      	adds	r3, #20
 80046fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004706:	f023 0301 	bic.w	r3, r3, #1
 800470a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	3314      	adds	r3, #20
 8004712:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004714:	657a      	str	r2, [r7, #84]	@ 0x54
 8004716:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004718:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800471a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800471c:	e841 2300 	strex	r3, r2, [r1]
 8004720:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1e5      	bne.n	80046f4 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472c:	2b01      	cmp	r3, #1
 800472e:	d119      	bne.n	8004764 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	330c      	adds	r3, #12
 8004736:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004742:	f023 0310 	bic.w	r3, r3, #16
 8004746:	677b      	str	r3, [r7, #116]	@ 0x74
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	330c      	adds	r3, #12
 800474e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004750:	643a      	str	r2, [r7, #64]	@ 0x40
 8004752:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004754:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004756:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004758:	e841 2300 	strex	r3, r2, [r1]
 800475c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800475e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1e5      	bne.n	8004730 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476e:	2b80      	cmp	r3, #128	@ 0x80
 8004770:	d136      	bne.n	80047e0 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	3314      	adds	r3, #20
 8004778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477a:	6a3b      	ldr	r3, [r7, #32]
 800477c:	e853 3f00 	ldrex	r3, [r3]
 8004780:	61fb      	str	r3, [r7, #28]
   return(result);
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004788:	673b      	str	r3, [r7, #112]	@ 0x70
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3314      	adds	r3, #20
 8004790:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004794:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004796:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800479a:	e841 2300 	strex	r3, r2, [r1]
 800479e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1e5      	bne.n	8004772 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d018      	beq.n	80047e0 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b2:	2200      	movs	r2, #0
 80047b4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fe fb88 	bl	8002ed0 <HAL_DMA_Abort>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00c      	beq.n	80047e0 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7fe fd9c 	bl	8003308 <HAL_DMA_GetError>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b20      	cmp	r3, #32
 80047d4:	d104      	bne.n	80047e0 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2210      	movs	r2, #16
 80047da:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e052      	b.n	8004886 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ea:	2b40      	cmp	r3, #64	@ 0x40
 80047ec:	d136      	bne.n	800485c <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3314      	adds	r3, #20
 80047f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004804:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3314      	adds	r3, #20
 800480c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800480e:	61ba      	str	r2, [r7, #24]
 8004810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6979      	ldr	r1, [r7, #20]
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	613b      	str	r3, [r7, #16]
   return(result);
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e5      	bne.n	80047ee <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004826:	2b00      	cmp	r3, #0
 8004828:	d018      	beq.n	800485c <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482e:	2200      	movs	r2, #0
 8004830:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe fb4a 	bl	8002ed0 <HAL_DMA_Abort>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fd5e 	bl	8003308 <HAL_DMA_GetError>
 800484c:	4603      	mov	r3, r0
 800484e:	2b20      	cmp	r3, #32
 8004850:	d104      	bne.n	800485c <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2210      	movs	r2, #16
 8004856:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e014      	b.n	8004886 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2220      	movs	r2, #32
 800487a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3780      	adds	r7, #128	@ 0x80
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b0ba      	sub	sp, #232	@ 0xe8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80048bc:	2300      	movs	r3, #0
 80048be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80048ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10f      	bne.n	80048f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048da:	f003 0320 	and.w	r3, r3, #32
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <HAL_UART_IRQHandler+0x66>
 80048e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fde0 	bl	80054b4 <UART_Receive_IT>
      return;
 80048f4:	e273      	b.n	8004dde <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 80de 	beq.w	8004abc <HAL_UART_IRQHandler+0x22c>
 8004900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b00      	cmp	r3, #0
 800490a:	d106      	bne.n	800491a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800490c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004910:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80d1 	beq.w	8004abc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800491a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00b      	beq.n	800493e <HAL_UART_IRQHandler+0xae>
 8004926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800492a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800492e:	2b00      	cmp	r3, #0
 8004930:	d005      	beq.n	800493e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800493e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004942:	f003 0304 	and.w	r3, r3, #4
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00b      	beq.n	8004962 <HAL_UART_IRQHandler+0xd2>
 800494a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d005      	beq.n	8004962 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495a:	f043 0202 	orr.w	r2, r3, #2
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00b      	beq.n	8004986 <HAL_UART_IRQHandler+0xf6>
 800496e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	f043 0204 	orr.w	r2, r3, #4
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d011      	beq.n	80049b6 <HAL_UART_IRQHandler+0x126>
 8004992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004996:	f003 0320 	and.w	r3, r3, #32
 800499a:	2b00      	cmp	r3, #0
 800499c:	d105      	bne.n	80049aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800499e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ae:	f043 0208 	orr.w	r2, r3, #8
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 820a 	beq.w	8004dd4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d008      	beq.n	80049de <HAL_UART_IRQHandler+0x14e>
 80049cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 fd6b 	bl	80054b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e8:	2b40      	cmp	r3, #64	@ 0x40
 80049ea:	bf0c      	ite	eq
 80049ec:	2301      	moveq	r3, #1
 80049ee:	2300      	movne	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d103      	bne.n	8004a0a <HAL_UART_IRQHandler+0x17a>
 8004a02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d04f      	beq.n	8004aaa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 fc76 	bl	80052fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1a:	2b40      	cmp	r3, #64	@ 0x40
 8004a1c:	d141      	bne.n	8004aa2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	3314      	adds	r3, #20
 8004a24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a2c:	e853 3f00 	ldrex	r3, [r3]
 8004a30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3314      	adds	r3, #20
 8004a46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a4a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a5a:	e841 2300 	strex	r3, r2, [r1]
 8004a5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d1d9      	bne.n	8004a1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d013      	beq.n	8004a9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a76:	4a8a      	ldr	r2, [pc, #552]	@ (8004ca0 <HAL_UART_IRQHandler+0x410>)
 8004a78:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7fe fa96 	bl	8002fb0 <HAL_DMA_Abort_IT>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d016      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a94:	4610      	mov	r0, r2
 8004a96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a98:	e00e      	b.n	8004ab8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fb feaa 	bl	80007f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa0:	e00a      	b.n	8004ab8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fb fea6 	bl	80007f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa8:	e006      	b.n	8004ab8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fb fea2 	bl	80007f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004ab6:	e18d      	b.n	8004dd4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab8:	bf00      	nop
    return;
 8004aba:	e18b      	b.n	8004dd4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	f040 8167 	bne.w	8004d94 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aca:	f003 0310 	and.w	r3, r3, #16
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f000 8160 	beq.w	8004d94 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ad8:	f003 0310 	and.w	r3, r3, #16
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8159 	beq.w	8004d94 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	60bb      	str	r3, [r7, #8]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	60bb      	str	r3, [r7, #8]
 8004af6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b02:	2b40      	cmp	r3, #64	@ 0x40
 8004b04:	f040 80ce 	bne.w	8004ca4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 80a9 	beq.w	8004c70 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b26:	429a      	cmp	r2, r3
 8004b28:	f080 80a2 	bcs.w	8004c70 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b32:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b3e:	f000 8088 	beq.w	8004c52 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	330c      	adds	r3, #12
 8004b48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b50:	e853 3f00 	ldrex	r3, [r3]
 8004b54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	330c      	adds	r3, #12
 8004b6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b76:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b7e:	e841 2300 	strex	r3, r2, [r1]
 8004b82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1d9      	bne.n	8004b42 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3314      	adds	r3, #20
 8004b94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b98:	e853 3f00 	ldrex	r3, [r3]
 8004b9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ba0:	f023 0301 	bic.w	r3, r3, #1
 8004ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3314      	adds	r3, #20
 8004bae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bb2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004bb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004bba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bbe:	e841 2300 	strex	r3, r2, [r1]
 8004bc2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004bc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1e1      	bne.n	8004b8e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	3314      	adds	r3, #20
 8004bd0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bd4:	e853 3f00 	ldrex	r3, [r3]
 8004bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004be0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3314      	adds	r3, #20
 8004bea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bf0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bf4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bf6:	e841 2300 	strex	r3, r2, [r1]
 8004bfa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1e3      	bne.n	8004bca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2220      	movs	r2, #32
 8004c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	330c      	adds	r3, #12
 8004c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c1a:	e853 3f00 	ldrex	r3, [r3]
 8004c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c22:	f023 0310 	bic.w	r3, r3, #16
 8004c26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	330c      	adds	r3, #12
 8004c30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c34:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c36:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e3      	bne.n	8004c10 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7fe f93f 	bl	8002ed0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2202      	movs	r2, #2
 8004c56:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	4619      	mov	r1, r3
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f8bb 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c6e:	e0b3      	b.n	8004dd8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	f040 80ad 	bne.w	8004dd8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c88:	f040 80a6 	bne.w	8004dd8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c96:	4619      	mov	r1, r3
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f8a3 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
      return;
 8004c9e:	e09b      	b.n	8004dd8 <HAL_UART_IRQHandler+0x548>
 8004ca0:	080053c3 	.word	0x080053c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 808e 	beq.w	8004ddc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004cc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 8089 	beq.w	8004ddc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	330c      	adds	r3, #12
 8004cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd4:	e853 3f00 	ldrex	r3, [r3]
 8004cd8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ce0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004cee:	647a      	str	r2, [r7, #68]	@ 0x44
 8004cf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cf6:	e841 2300 	strex	r3, r2, [r1]
 8004cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1e3      	bne.n	8004cca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	3314      	adds	r3, #20
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	e853 3f00 	ldrex	r3, [r3]
 8004d10:	623b      	str	r3, [r7, #32]
   return(result);
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	f023 0301 	bic.w	r3, r3, #1
 8004d18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	3314      	adds	r3, #20
 8004d22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d26:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d2e:	e841 2300 	strex	r3, r2, [r1]
 8004d32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1e3      	bne.n	8004d02 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	330c      	adds	r3, #12
 8004d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	e853 3f00 	ldrex	r3, [r3]
 8004d56:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 0310 	bic.w	r3, r3, #16
 8004d5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d6c:	61fa      	str	r2, [r7, #28]
 8004d6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d70:	69b9      	ldr	r1, [r7, #24]
 8004d72:	69fa      	ldr	r2, [r7, #28]
 8004d74:	e841 2300 	strex	r3, r2, [r1]
 8004d78:	617b      	str	r3, [r7, #20]
   return(result);
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1e3      	bne.n	8004d48 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f829 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d92:	e023      	b.n	8004ddc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d009      	beq.n	8004db4 <HAL_UART_IRQHandler+0x524>
 8004da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fb19 	bl	80053e4 <UART_Transmit_IT>
    return;
 8004db2:	e014      	b.n	8004dde <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00e      	beq.n	8004dde <HAL_UART_IRQHandler+0x54e>
 8004dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d008      	beq.n	8004dde <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fb59 	bl	8005484 <UART_EndTransmit_IT>
    return;
 8004dd2:	e004      	b.n	8004dde <HAL_UART_IRQHandler+0x54e>
    return;
 8004dd4:	bf00      	nop
 8004dd6:	e002      	b.n	8004dde <HAL_UART_IRQHandler+0x54e>
      return;
 8004dd8:	bf00      	nop
 8004dda:	e000      	b.n	8004dde <HAL_UART_IRQHandler+0x54e>
      return;
 8004ddc:	bf00      	nop
  }
}
 8004dde:	37e8      	adds	r7, #232	@ 0xe8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b090      	sub	sp, #64	@ 0x40
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d137      	bne.n	8004e88 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	3314      	adds	r3, #20
 8004e24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	e853 3f00 	ldrex	r3, [r3]
 8004e2c:	623b      	str	r3, [r7, #32]
   return(result);
 8004e2e:	6a3b      	ldr	r3, [r7, #32]
 8004e30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3314      	adds	r3, #20
 8004e3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e3e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e46:	e841 2300 	strex	r3, r2, [r1]
 8004e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1e5      	bne.n	8004e1e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	330c      	adds	r3, #12
 8004e58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	330c      	adds	r3, #12
 8004e70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e72:	61fa      	str	r2, [r7, #28]
 8004e74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	69b9      	ldr	r1, [r7, #24]
 8004e78:	69fa      	ldr	r2, [r7, #28]
 8004e7a:	e841 2300 	strex	r3, r2, [r1]
 8004e7e:	617b      	str	r3, [r7, #20]
   return(result);
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1e5      	bne.n	8004e52 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e86:	e002      	b.n	8004e8e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004e88:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004e8a:	f7fb fc83 	bl	8000794 <HAL_UART_TxCpltCallback>
}
 8004e8e:	bf00      	nop
 8004e90:	3740      	adds	r7, #64	@ 0x40
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b084      	sub	sp, #16
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f7fb fc8d 	bl	80007c4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b09c      	sub	sp, #112	@ 0x70
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebe:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d172      	bne.n	8004fb4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004ece:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	330c      	adds	r3, #12
 8004eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ede:	e853 3f00 	ldrex	r3, [r3]
 8004ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ee6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eea:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	330c      	adds	r3, #12
 8004ef2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004ef4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ef6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004efa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004efc:	e841 2300 	strex	r3, r2, [r1]
 8004f00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e5      	bne.n	8004ed4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3314      	adds	r3, #20
 8004f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	e853 3f00 	ldrex	r3, [r3]
 8004f16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f1a:	f023 0301 	bic.w	r3, r3, #1
 8004f1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3314      	adds	r3, #20
 8004f26:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f28:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f2a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f30:	e841 2300 	strex	r3, r2, [r1]
 8004f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1e5      	bne.n	8004f08 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3314      	adds	r3, #20
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	e853 3f00 	ldrex	r3, [r3]
 8004f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f52:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3314      	adds	r3, #20
 8004f5a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f64:	e841 2300 	strex	r3, r2, [r1]
 8004f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1e5      	bne.n	8004f3c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f72:	2220      	movs	r2, #32
 8004f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d119      	bne.n	8004fb4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	330c      	adds	r3, #12
 8004f86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	e853 3f00 	ldrex	r3, [r3]
 8004f8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 0310 	bic.w	r3, r3, #16
 8004f96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	330c      	adds	r3, #12
 8004f9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004fa0:	61fa      	str	r2, [r7, #28]
 8004fa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa4:	69b9      	ldr	r1, [r7, #24]
 8004fa6:	69fa      	ldr	r2, [r7, #28]
 8004fa8:	e841 2300 	strex	r3, r2, [r1]
 8004fac:	617b      	str	r3, [r7, #20]
   return(result);
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1e5      	bne.n	8004f80 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d106      	bne.n	8004fd0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fca:	f7ff ff0b 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fce:	e002      	b.n	8004fd6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004fd0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fd2:	f7fb fb8b 	bl	80006ec <HAL_UART_RxCpltCallback>
}
 8004fd6:	bf00      	nop
 8004fd8:	3770      	adds	r7, #112	@ 0x70
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d108      	bne.n	800500c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ffe:	085b      	lsrs	r3, r3, #1
 8005000:	b29b      	uxth	r3, r3
 8005002:	4619      	mov	r1, r3
 8005004:	68f8      	ldr	r0, [r7, #12]
 8005006:	f7ff feed 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800500a:	e002      	b.n	8005012 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f7fb fba3 	bl	8000758 <HAL_UART_RxHalfCpltCallback>
}
 8005012:	bf00      	nop
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b084      	sub	sp, #16
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005036:	2b80      	cmp	r3, #128	@ 0x80
 8005038:	bf0c      	ite	eq
 800503a:	2301      	moveq	r3, #1
 800503c:	2300      	movne	r3, #0
 800503e:	b2db      	uxtb	r3, r3
 8005040:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b21      	cmp	r3, #33	@ 0x21
 800504c:	d108      	bne.n	8005060 <UART_DMAError+0x46>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2200      	movs	r2, #0
 8005058:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800505a:	68b8      	ldr	r0, [r7, #8]
 800505c:	f000 f926 	bl	80052ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	bf0c      	ite	eq
 800506e:	2301      	moveq	r3, #1
 8005070:	2300      	movne	r3, #0
 8005072:	b2db      	uxtb	r3, r3
 8005074:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b22      	cmp	r3, #34	@ 0x22
 8005080:	d108      	bne.n	8005094 <UART_DMAError+0x7a>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d005      	beq.n	8005094 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2200      	movs	r2, #0
 800508c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800508e:	68b8      	ldr	r0, [r7, #8]
 8005090:	f000 f934 	bl	80052fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005098:	f043 0210 	orr.w	r2, r3, #16
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050a0:	68b8      	ldr	r0, [r7, #8]
 80050a2:	f7fb fba7 	bl	80007f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050a6:	bf00      	nop
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b086      	sub	sp, #24
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	603b      	str	r3, [r7, #0]
 80050ba:	4613      	mov	r3, r2
 80050bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050be:	e03b      	b.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c0:	6a3b      	ldr	r3, [r7, #32]
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c6:	d037      	beq.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c8:	f7fd fcba 	bl	8002a40 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	6a3a      	ldr	r2, [r7, #32]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d302      	bcc.n	80050de <UART_WaitOnFlagUntilTimeout+0x30>
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e03a      	b.n	8005158 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	f003 0304 	and.w	r3, r3, #4
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d023      	beq.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	2b80      	cmp	r3, #128	@ 0x80
 80050f4:	d020      	beq.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b40      	cmp	r3, #64	@ 0x40
 80050fa:	d01d      	beq.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b08      	cmp	r3, #8
 8005108:	d116      	bne.n	8005138 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800510a:	2300      	movs	r3, #0
 800510c:	617b      	str	r3, [r7, #20]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	617b      	str	r3, [r7, #20]
 800511e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f8eb 	bl	80052fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2208      	movs	r2, #8
 800512a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e00f      	b.n	8005158 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	4013      	ands	r3, r2
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	429a      	cmp	r2, r3
 8005146:	bf0c      	ite	eq
 8005148:	2301      	moveq	r3, #1
 800514a:	2300      	movne	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	461a      	mov	r2, r3
 8005150:	79fb      	ldrb	r3, [r7, #7]
 8005152:	429a      	cmp	r2, r3
 8005154:	d0b4      	beq.n	80050c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b098      	sub	sp, #96	@ 0x60
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	88fa      	ldrh	r2, [r7, #6]
 8005178:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2222      	movs	r2, #34	@ 0x22
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518c:	4a44      	ldr	r2, [pc, #272]	@ (80052a0 <UART_Start_Receive_DMA+0x140>)
 800518e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005194:	4a43      	ldr	r2, [pc, #268]	@ (80052a4 <UART_Start_Receive_DMA+0x144>)
 8005196:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800519c:	4a42      	ldr	r2, [pc, #264]	@ (80052a8 <UART_Start_Receive_DMA+0x148>)
 800519e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051a4:	2200      	movs	r2, #0
 80051a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80051a8:	f107 0308 	add.w	r3, r7, #8
 80051ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4619      	mov	r1, r3
 80051ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	88fb      	ldrh	r3, [r7, #6]
 80051c0:	f7fd fe2e 	bl	8002e20 <HAL_DMA_Start_IT>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d008      	beq.n	80051dc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2210      	movs	r2, #16
 80051ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e05d      	b.n	8005298 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80051dc:	2300      	movs	r3, #0
 80051de:	613b      	str	r3, [r7, #16]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	613b      	str	r3, [r7, #16]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	613b      	str	r3, [r7, #16]
 80051f0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d019      	beq.n	800522e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	330c      	adds	r3, #12
 8005200:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005204:	e853 3f00 	ldrex	r3, [r3]
 8005208:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800520a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005210:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	330c      	adds	r3, #12
 8005218:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800521a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800521c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005220:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005222:	e841 2300 	strex	r3, r2, [r1]
 8005226:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1e5      	bne.n	80051fa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3314      	adds	r3, #20
 8005234:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800523e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005240:	f043 0301 	orr.w	r3, r3, #1
 8005244:	657b      	str	r3, [r7, #84]	@ 0x54
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3314      	adds	r3, #20
 800524c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800524e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005250:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005252:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005254:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800525c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1e5      	bne.n	800522e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3314      	adds	r3, #20
 8005268:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	617b      	str	r3, [r7, #20]
   return(result);
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005278:	653b      	str	r3, [r7, #80]	@ 0x50
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3314      	adds	r3, #20
 8005280:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005282:	627a      	str	r2, [r7, #36]	@ 0x24
 8005284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6a39      	ldr	r1, [r7, #32]
 8005288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3760      	adds	r7, #96	@ 0x60
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	08004eb3 	.word	0x08004eb3
 80052a4:	08004fdf 	.word	0x08004fdf
 80052a8:	0800501b 	.word	0x0800501b

080052ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b089      	sub	sp, #36	@ 0x24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	330c      	adds	r3, #12
 80052ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	e853 3f00 	ldrex	r3, [r3]
 80052c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80052ca:	61fb      	str	r3, [r7, #28]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	330c      	adds	r3, #12
 80052d2:	69fa      	ldr	r2, [r7, #28]
 80052d4:	61ba      	str	r2, [r7, #24]
 80052d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	6979      	ldr	r1, [r7, #20]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	613b      	str	r3, [r7, #16]
   return(result);
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e5      	bne.n	80052b4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80052f0:	bf00      	nop
 80052f2:	3724      	adds	r7, #36	@ 0x24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b095      	sub	sp, #84	@ 0x54
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	330c      	adds	r3, #12
 800530a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800530e:	e853 3f00 	ldrex	r3, [r3]
 8005312:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005316:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800531a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005324:	643a      	str	r2, [r7, #64]	@ 0x40
 8005326:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005328:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800532a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800532c:	e841 2300 	strex	r3, r2, [r1]
 8005330:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1e5      	bne.n	8005304 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3314      	adds	r3, #20
 800533e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005340:	6a3b      	ldr	r3, [r7, #32]
 8005342:	e853 3f00 	ldrex	r3, [r3]
 8005346:	61fb      	str	r3, [r7, #28]
   return(result);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f023 0301 	bic.w	r3, r3, #1
 800534e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3314      	adds	r3, #20
 8005356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005358:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800535a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800535e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005360:	e841 2300 	strex	r3, r2, [r1]
 8005364:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1e5      	bne.n	8005338 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005370:	2b01      	cmp	r3, #1
 8005372:	d119      	bne.n	80053a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	330c      	adds	r3, #12
 800537a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	e853 3f00 	ldrex	r3, [r3]
 8005382:	60bb      	str	r3, [r7, #8]
   return(result);
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	f023 0310 	bic.w	r3, r3, #16
 800538a:	647b      	str	r3, [r7, #68]	@ 0x44
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	330c      	adds	r3, #12
 8005392:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005394:	61ba      	str	r2, [r7, #24]
 8005396:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005398:	6979      	ldr	r1, [r7, #20]
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	e841 2300 	strex	r3, r2, [r1]
 80053a0:	613b      	str	r3, [r7, #16]
   return(result);
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1e5      	bne.n	8005374 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053b6:	bf00      	nop
 80053b8:	3754      	adds	r7, #84	@ 0x54
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f7fb fa0c 	bl	80007f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053dc:	bf00      	nop
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b21      	cmp	r3, #33	@ 0x21
 80053f6:	d13e      	bne.n	8005476 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005400:	d114      	bne.n	800542c <UART_Transmit_IT+0x48>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d110      	bne.n	800542c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	881b      	ldrh	r3, [r3, #0]
 8005414:	461a      	mov	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800541e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	1c9a      	adds	r2, r3, #2
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	621a      	str	r2, [r3, #32]
 800542a:	e008      	b.n	800543e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	1c59      	adds	r1, r3, #1
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	6211      	str	r1, [r2, #32]
 8005436:	781a      	ldrb	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005442:	b29b      	uxth	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	b29b      	uxth	r3, r3
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	4619      	mov	r1, r3
 800544c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10f      	bne.n	8005472 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005460:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68da      	ldr	r2, [r3, #12]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005470:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	e000      	b.n	8005478 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005476:	2302      	movs	r3, #2
  }
}
 8005478:	4618      	mov	r0, r3
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800549a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f7fb f975 	bl	8000794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08c      	sub	sp, #48	@ 0x30
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80054bc:	2300      	movs	r3, #0
 80054be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80054c0:	2300      	movs	r3, #0
 80054c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b22      	cmp	r3, #34	@ 0x22
 80054ce:	f040 80aa 	bne.w	8005626 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054da:	d115      	bne.n	8005508 <UART_Receive_IT+0x54>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	691b      	ldr	r3, [r3, #16]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d111      	bne.n	8005508 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005500:	1c9a      	adds	r2, r3, #2
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	629a      	str	r2, [r3, #40]	@ 0x28
 8005506:	e024      	b.n	8005552 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005516:	d007      	beq.n	8005528 <UART_Receive_IT+0x74>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10a      	bne.n	8005536 <UART_Receive_IT+0x82>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d106      	bne.n	8005536 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	b2da      	uxtb	r2, r3
 8005530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	e008      	b.n	8005548 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	b2db      	uxtb	r3, r3
 800553e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005542:	b2da      	uxtb	r2, r3
 8005544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005546:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	1c5a      	adds	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005556:	b29b      	uxth	r3, r3
 8005558:	3b01      	subs	r3, #1
 800555a:	b29b      	uxth	r3, r3
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	4619      	mov	r1, r3
 8005560:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005562:	2b00      	cmp	r3, #0
 8005564:	d15d      	bne.n	8005622 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0220 	bic.w	r2, r2, #32
 8005574:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005584:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695a      	ldr	r2, [r3, #20]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 0201 	bic.w	r2, r2, #1
 8005594:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2220      	movs	r2, #32
 800559a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d135      	bne.n	8005618 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	330c      	adds	r3, #12
 80055b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	e853 3f00 	ldrex	r3, [r3]
 80055c0:	613b      	str	r3, [r7, #16]
   return(result);
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	f023 0310 	bic.w	r3, r3, #16
 80055c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	330c      	adds	r3, #12
 80055d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d2:	623a      	str	r2, [r7, #32]
 80055d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d6:	69f9      	ldr	r1, [r7, #28]
 80055d8:	6a3a      	ldr	r2, [r7, #32]
 80055da:	e841 2300 	strex	r3, r2, [r1]
 80055de:	61bb      	str	r3, [r7, #24]
   return(result);
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1e5      	bne.n	80055b2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0310 	and.w	r3, r3, #16
 80055f0:	2b10      	cmp	r3, #16
 80055f2:	d10a      	bne.n	800560a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	60fb      	str	r3, [r7, #12]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	60fb      	str	r3, [r7, #12]
 8005608:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800560e:	4619      	mov	r1, r3
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f7ff fbe7 	bl	8004de4 <HAL_UARTEx_RxEventCallback>
 8005616:	e002      	b.n	800561e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f7fb f867 	bl	80006ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800561e:	2300      	movs	r3, #0
 8005620:	e002      	b.n	8005628 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005622:	2300      	movs	r3, #0
 8005624:	e000      	b.n	8005628 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005626:	2302      	movs	r3, #2
  }
}
 8005628:	4618      	mov	r0, r3
 800562a:	3730      	adds	r7, #48	@ 0x30
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005634:	b0c0      	sub	sp, #256	@ 0x100
 8005636:	af00      	add	r7, sp, #0
 8005638:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800563c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564c:	68d9      	ldr	r1, [r3, #12]
 800564e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	ea40 0301 	orr.w	r3, r0, r1
 8005658:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800565a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	431a      	orrs	r2, r3
 8005668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	431a      	orrs	r2, r3
 8005670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	4313      	orrs	r3, r2
 8005678:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005688:	f021 010c 	bic.w	r1, r1, #12
 800568c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005696:	430b      	orrs	r3, r1
 8005698:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800569a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80056a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056aa:	6999      	ldr	r1, [r3, #24]
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	ea40 0301 	orr.w	r3, r0, r1
 80056b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4b8f      	ldr	r3, [pc, #572]	@ (80058fc <UART_SetConfig+0x2cc>)
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d005      	beq.n	80056d0 <UART_SetConfig+0xa0>
 80056c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	4b8d      	ldr	r3, [pc, #564]	@ (8005900 <UART_SetConfig+0x2d0>)
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d104      	bne.n	80056da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056d0:	f7fe fd5a 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80056d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056d8:	e003      	b.n	80056e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056da:	f7fe fd41 	bl	8004160 <HAL_RCC_GetPCLK1Freq>
 80056de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ec:	f040 810c 	bne.w	8005908 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056f4:	2200      	movs	r2, #0
 80056f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005702:	4622      	mov	r2, r4
 8005704:	462b      	mov	r3, r5
 8005706:	1891      	adds	r1, r2, r2
 8005708:	65b9      	str	r1, [r7, #88]	@ 0x58
 800570a:	415b      	adcs	r3, r3
 800570c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800570e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005712:	4621      	mov	r1, r4
 8005714:	eb12 0801 	adds.w	r8, r2, r1
 8005718:	4629      	mov	r1, r5
 800571a:	eb43 0901 	adc.w	r9, r3, r1
 800571e:	f04f 0200 	mov.w	r2, #0
 8005722:	f04f 0300 	mov.w	r3, #0
 8005726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800572a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800572e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005732:	4690      	mov	r8, r2
 8005734:	4699      	mov	r9, r3
 8005736:	4623      	mov	r3, r4
 8005738:	eb18 0303 	adds.w	r3, r8, r3
 800573c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005740:	462b      	mov	r3, r5
 8005742:	eb49 0303 	adc.w	r3, r9, r3
 8005746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800574a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005756:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800575a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800575e:	460b      	mov	r3, r1
 8005760:	18db      	adds	r3, r3, r3
 8005762:	653b      	str	r3, [r7, #80]	@ 0x50
 8005764:	4613      	mov	r3, r2
 8005766:	eb42 0303 	adc.w	r3, r2, r3
 800576a:	657b      	str	r3, [r7, #84]	@ 0x54
 800576c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005770:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005774:	f7fa fd94 	bl	80002a0 <__aeabi_uldivmod>
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4b61      	ldr	r3, [pc, #388]	@ (8005904 <UART_SetConfig+0x2d4>)
 800577e:	fba3 2302 	umull	r2, r3, r3, r2
 8005782:	095b      	lsrs	r3, r3, #5
 8005784:	011c      	lsls	r4, r3, #4
 8005786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800578a:	2200      	movs	r2, #0
 800578c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005790:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005794:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005798:	4642      	mov	r2, r8
 800579a:	464b      	mov	r3, r9
 800579c:	1891      	adds	r1, r2, r2
 800579e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80057a0:	415b      	adcs	r3, r3
 80057a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057a8:	4641      	mov	r1, r8
 80057aa:	eb12 0a01 	adds.w	sl, r2, r1
 80057ae:	4649      	mov	r1, r9
 80057b0:	eb43 0b01 	adc.w	fp, r3, r1
 80057b4:	f04f 0200 	mov.w	r2, #0
 80057b8:	f04f 0300 	mov.w	r3, #0
 80057bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057c8:	4692      	mov	sl, r2
 80057ca:	469b      	mov	fp, r3
 80057cc:	4643      	mov	r3, r8
 80057ce:	eb1a 0303 	adds.w	r3, sl, r3
 80057d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057d6:	464b      	mov	r3, r9
 80057d8:	eb4b 0303 	adc.w	r3, fp, r3
 80057dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057f4:	460b      	mov	r3, r1
 80057f6:	18db      	adds	r3, r3, r3
 80057f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80057fa:	4613      	mov	r3, r2
 80057fc:	eb42 0303 	adc.w	r3, r2, r3
 8005800:	647b      	str	r3, [r7, #68]	@ 0x44
 8005802:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005806:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800580a:	f7fa fd49 	bl	80002a0 <__aeabi_uldivmod>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4611      	mov	r1, r2
 8005814:	4b3b      	ldr	r3, [pc, #236]	@ (8005904 <UART_SetConfig+0x2d4>)
 8005816:	fba3 2301 	umull	r2, r3, r3, r1
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	2264      	movs	r2, #100	@ 0x64
 800581e:	fb02 f303 	mul.w	r3, r2, r3
 8005822:	1acb      	subs	r3, r1, r3
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800582a:	4b36      	ldr	r3, [pc, #216]	@ (8005904 <UART_SetConfig+0x2d4>)
 800582c:	fba3 2302 	umull	r2, r3, r3, r2
 8005830:	095b      	lsrs	r3, r3, #5
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005838:	441c      	add	r4, r3
 800583a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800583e:	2200      	movs	r2, #0
 8005840:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005844:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005848:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800584c:	4642      	mov	r2, r8
 800584e:	464b      	mov	r3, r9
 8005850:	1891      	adds	r1, r2, r2
 8005852:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005854:	415b      	adcs	r3, r3
 8005856:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005858:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800585c:	4641      	mov	r1, r8
 800585e:	1851      	adds	r1, r2, r1
 8005860:	6339      	str	r1, [r7, #48]	@ 0x30
 8005862:	4649      	mov	r1, r9
 8005864:	414b      	adcs	r3, r1
 8005866:	637b      	str	r3, [r7, #52]	@ 0x34
 8005868:	f04f 0200 	mov.w	r2, #0
 800586c:	f04f 0300 	mov.w	r3, #0
 8005870:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005874:	4659      	mov	r1, fp
 8005876:	00cb      	lsls	r3, r1, #3
 8005878:	4651      	mov	r1, sl
 800587a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800587e:	4651      	mov	r1, sl
 8005880:	00ca      	lsls	r2, r1, #3
 8005882:	4610      	mov	r0, r2
 8005884:	4619      	mov	r1, r3
 8005886:	4603      	mov	r3, r0
 8005888:	4642      	mov	r2, r8
 800588a:	189b      	adds	r3, r3, r2
 800588c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005890:	464b      	mov	r3, r9
 8005892:	460a      	mov	r2, r1
 8005894:	eb42 0303 	adc.w	r3, r2, r3
 8005898:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800589c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80058a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80058ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80058b0:	460b      	mov	r3, r1
 80058b2:	18db      	adds	r3, r3, r3
 80058b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058b6:	4613      	mov	r3, r2
 80058b8:	eb42 0303 	adc.w	r3, r2, r3
 80058bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058c6:	f7fa fceb 	bl	80002a0 <__aeabi_uldivmod>
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005904 <UART_SetConfig+0x2d4>)
 80058d0:	fba3 1302 	umull	r1, r3, r3, r2
 80058d4:	095b      	lsrs	r3, r3, #5
 80058d6:	2164      	movs	r1, #100	@ 0x64
 80058d8:	fb01 f303 	mul.w	r3, r1, r3
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	3332      	adds	r3, #50	@ 0x32
 80058e2:	4a08      	ldr	r2, [pc, #32]	@ (8005904 <UART_SetConfig+0x2d4>)
 80058e4:	fba2 2303 	umull	r2, r3, r2, r3
 80058e8:	095b      	lsrs	r3, r3, #5
 80058ea:	f003 0207 	and.w	r2, r3, #7
 80058ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4422      	add	r2, r4
 80058f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058f8:	e106      	b.n	8005b08 <UART_SetConfig+0x4d8>
 80058fa:	bf00      	nop
 80058fc:	40011000 	.word	0x40011000
 8005900:	40011400 	.word	0x40011400
 8005904:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800590c:	2200      	movs	r2, #0
 800590e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005912:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005916:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800591a:	4642      	mov	r2, r8
 800591c:	464b      	mov	r3, r9
 800591e:	1891      	adds	r1, r2, r2
 8005920:	6239      	str	r1, [r7, #32]
 8005922:	415b      	adcs	r3, r3
 8005924:	627b      	str	r3, [r7, #36]	@ 0x24
 8005926:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800592a:	4641      	mov	r1, r8
 800592c:	1854      	adds	r4, r2, r1
 800592e:	4649      	mov	r1, r9
 8005930:	eb43 0501 	adc.w	r5, r3, r1
 8005934:	f04f 0200 	mov.w	r2, #0
 8005938:	f04f 0300 	mov.w	r3, #0
 800593c:	00eb      	lsls	r3, r5, #3
 800593e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005942:	00e2      	lsls	r2, r4, #3
 8005944:	4614      	mov	r4, r2
 8005946:	461d      	mov	r5, r3
 8005948:	4643      	mov	r3, r8
 800594a:	18e3      	adds	r3, r4, r3
 800594c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005950:	464b      	mov	r3, r9
 8005952:	eb45 0303 	adc.w	r3, r5, r3
 8005956:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800595a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005966:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005976:	4629      	mov	r1, r5
 8005978:	008b      	lsls	r3, r1, #2
 800597a:	4621      	mov	r1, r4
 800597c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005980:	4621      	mov	r1, r4
 8005982:	008a      	lsls	r2, r1, #2
 8005984:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005988:	f7fa fc8a 	bl	80002a0 <__aeabi_uldivmod>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4b60      	ldr	r3, [pc, #384]	@ (8005b14 <UART_SetConfig+0x4e4>)
 8005992:	fba3 2302 	umull	r2, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	011c      	lsls	r4, r3, #4
 800599a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800599e:	2200      	movs	r2, #0
 80059a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80059a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80059a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80059ac:	4642      	mov	r2, r8
 80059ae:	464b      	mov	r3, r9
 80059b0:	1891      	adds	r1, r2, r2
 80059b2:	61b9      	str	r1, [r7, #24]
 80059b4:	415b      	adcs	r3, r3
 80059b6:	61fb      	str	r3, [r7, #28]
 80059b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059bc:	4641      	mov	r1, r8
 80059be:	1851      	adds	r1, r2, r1
 80059c0:	6139      	str	r1, [r7, #16]
 80059c2:	4649      	mov	r1, r9
 80059c4:	414b      	adcs	r3, r1
 80059c6:	617b      	str	r3, [r7, #20]
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	f04f 0300 	mov.w	r3, #0
 80059d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059d4:	4659      	mov	r1, fp
 80059d6:	00cb      	lsls	r3, r1, #3
 80059d8:	4651      	mov	r1, sl
 80059da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059de:	4651      	mov	r1, sl
 80059e0:	00ca      	lsls	r2, r1, #3
 80059e2:	4610      	mov	r0, r2
 80059e4:	4619      	mov	r1, r3
 80059e6:	4603      	mov	r3, r0
 80059e8:	4642      	mov	r2, r8
 80059ea:	189b      	adds	r3, r3, r2
 80059ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059f0:	464b      	mov	r3, r9
 80059f2:	460a      	mov	r2, r1
 80059f4:	eb42 0303 	adc.w	r3, r2, r3
 80059f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005a14:	4649      	mov	r1, r9
 8005a16:	008b      	lsls	r3, r1, #2
 8005a18:	4641      	mov	r1, r8
 8005a1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a1e:	4641      	mov	r1, r8
 8005a20:	008a      	lsls	r2, r1, #2
 8005a22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a26:	f7fa fc3b 	bl	80002a0 <__aeabi_uldivmod>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	4611      	mov	r1, r2
 8005a30:	4b38      	ldr	r3, [pc, #224]	@ (8005b14 <UART_SetConfig+0x4e4>)
 8005a32:	fba3 2301 	umull	r2, r3, r3, r1
 8005a36:	095b      	lsrs	r3, r3, #5
 8005a38:	2264      	movs	r2, #100	@ 0x64
 8005a3a:	fb02 f303 	mul.w	r3, r2, r3
 8005a3e:	1acb      	subs	r3, r1, r3
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	3332      	adds	r3, #50	@ 0x32
 8005a44:	4a33      	ldr	r2, [pc, #204]	@ (8005b14 <UART_SetConfig+0x4e4>)
 8005a46:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a50:	441c      	add	r4, r3
 8005a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a56:	2200      	movs	r2, #0
 8005a58:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a60:	4642      	mov	r2, r8
 8005a62:	464b      	mov	r3, r9
 8005a64:	1891      	adds	r1, r2, r2
 8005a66:	60b9      	str	r1, [r7, #8]
 8005a68:	415b      	adcs	r3, r3
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a70:	4641      	mov	r1, r8
 8005a72:	1851      	adds	r1, r2, r1
 8005a74:	6039      	str	r1, [r7, #0]
 8005a76:	4649      	mov	r1, r9
 8005a78:	414b      	adcs	r3, r1
 8005a7a:	607b      	str	r3, [r7, #4]
 8005a7c:	f04f 0200 	mov.w	r2, #0
 8005a80:	f04f 0300 	mov.w	r3, #0
 8005a84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a88:	4659      	mov	r1, fp
 8005a8a:	00cb      	lsls	r3, r1, #3
 8005a8c:	4651      	mov	r1, sl
 8005a8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a92:	4651      	mov	r1, sl
 8005a94:	00ca      	lsls	r2, r1, #3
 8005a96:	4610      	mov	r0, r2
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	4642      	mov	r2, r8
 8005a9e:	189b      	adds	r3, r3, r2
 8005aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	460a      	mov	r2, r1
 8005aa6:	eb42 0303 	adc.w	r3, r2, r3
 8005aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ab6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ab8:	f04f 0200 	mov.w	r2, #0
 8005abc:	f04f 0300 	mov.w	r3, #0
 8005ac0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ac4:	4649      	mov	r1, r9
 8005ac6:	008b      	lsls	r3, r1, #2
 8005ac8:	4641      	mov	r1, r8
 8005aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ace:	4641      	mov	r1, r8
 8005ad0:	008a      	lsls	r2, r1, #2
 8005ad2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ad6:	f7fa fbe3 	bl	80002a0 <__aeabi_uldivmod>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4b0d      	ldr	r3, [pc, #52]	@ (8005b14 <UART_SetConfig+0x4e4>)
 8005ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae4:	095b      	lsrs	r3, r3, #5
 8005ae6:	2164      	movs	r1, #100	@ 0x64
 8005ae8:	fb01 f303 	mul.w	r3, r1, r3
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	3332      	adds	r3, #50	@ 0x32
 8005af2:	4a08      	ldr	r2, [pc, #32]	@ (8005b14 <UART_SetConfig+0x4e4>)
 8005af4:	fba2 2303 	umull	r2, r3, r2, r3
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	f003 020f 	and.w	r2, r3, #15
 8005afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4422      	add	r2, r4
 8005b06:	609a      	str	r2, [r3, #8]
}
 8005b08:	bf00      	nop
 8005b0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b14:	51eb851f 	.word	0x51eb851f

08005b18 <malloc>:
 8005b18:	4b02      	ldr	r3, [pc, #8]	@ (8005b24 <malloc+0xc>)
 8005b1a:	4601      	mov	r1, r0
 8005b1c:	6818      	ldr	r0, [r3, #0]
 8005b1e:	f000 b82d 	b.w	8005b7c <_malloc_r>
 8005b22:	bf00      	nop
 8005b24:	20000024 	.word	0x20000024

08005b28 <free>:
 8005b28:	4b02      	ldr	r3, [pc, #8]	@ (8005b34 <free+0xc>)
 8005b2a:	4601      	mov	r1, r0
 8005b2c:	6818      	ldr	r0, [r3, #0]
 8005b2e:	f000 b93d 	b.w	8005dac <_free_r>
 8005b32:	bf00      	nop
 8005b34:	20000024 	.word	0x20000024

08005b38 <sbrk_aligned>:
 8005b38:	b570      	push	{r4, r5, r6, lr}
 8005b3a:	4e0f      	ldr	r6, [pc, #60]	@ (8005b78 <sbrk_aligned+0x40>)
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	6831      	ldr	r1, [r6, #0]
 8005b40:	4605      	mov	r5, r0
 8005b42:	b911      	cbnz	r1, 8005b4a <sbrk_aligned+0x12>
 8005b44:	f000 f8e8 	bl	8005d18 <_sbrk_r>
 8005b48:	6030      	str	r0, [r6, #0]
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f000 f8e3 	bl	8005d18 <_sbrk_r>
 8005b52:	1c43      	adds	r3, r0, #1
 8005b54:	d103      	bne.n	8005b5e <sbrk_aligned+0x26>
 8005b56:	f04f 34ff 	mov.w	r4, #4294967295
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	bd70      	pop	{r4, r5, r6, pc}
 8005b5e:	1cc4      	adds	r4, r0, #3
 8005b60:	f024 0403 	bic.w	r4, r4, #3
 8005b64:	42a0      	cmp	r0, r4
 8005b66:	d0f8      	beq.n	8005b5a <sbrk_aligned+0x22>
 8005b68:	1a21      	subs	r1, r4, r0
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f8d4 	bl	8005d18 <_sbrk_r>
 8005b70:	3001      	adds	r0, #1
 8005b72:	d1f2      	bne.n	8005b5a <sbrk_aligned+0x22>
 8005b74:	e7ef      	b.n	8005b56 <sbrk_aligned+0x1e>
 8005b76:	bf00      	nop
 8005b78:	200003dc 	.word	0x200003dc

08005b7c <_malloc_r>:
 8005b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b80:	1ccd      	adds	r5, r1, #3
 8005b82:	f025 0503 	bic.w	r5, r5, #3
 8005b86:	3508      	adds	r5, #8
 8005b88:	2d0c      	cmp	r5, #12
 8005b8a:	bf38      	it	cc
 8005b8c:	250c      	movcc	r5, #12
 8005b8e:	2d00      	cmp	r5, #0
 8005b90:	4606      	mov	r6, r0
 8005b92:	db01      	blt.n	8005b98 <_malloc_r+0x1c>
 8005b94:	42a9      	cmp	r1, r5
 8005b96:	d904      	bls.n	8005ba2 <_malloc_r+0x26>
 8005b98:	230c      	movs	r3, #12
 8005b9a:	6033      	str	r3, [r6, #0]
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ba2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c78 <_malloc_r+0xfc>
 8005ba6:	f000 f869 	bl	8005c7c <__malloc_lock>
 8005baa:	f8d8 3000 	ldr.w	r3, [r8]
 8005bae:	461c      	mov	r4, r3
 8005bb0:	bb44      	cbnz	r4, 8005c04 <_malloc_r+0x88>
 8005bb2:	4629      	mov	r1, r5
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f7ff ffbf 	bl	8005b38 <sbrk_aligned>
 8005bba:	1c43      	adds	r3, r0, #1
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	d158      	bne.n	8005c72 <_malloc_r+0xf6>
 8005bc0:	f8d8 4000 	ldr.w	r4, [r8]
 8005bc4:	4627      	mov	r7, r4
 8005bc6:	2f00      	cmp	r7, #0
 8005bc8:	d143      	bne.n	8005c52 <_malloc_r+0xd6>
 8005bca:	2c00      	cmp	r4, #0
 8005bcc:	d04b      	beq.n	8005c66 <_malloc_r+0xea>
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	4639      	mov	r1, r7
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	eb04 0903 	add.w	r9, r4, r3
 8005bd8:	f000 f89e 	bl	8005d18 <_sbrk_r>
 8005bdc:	4581      	cmp	r9, r0
 8005bde:	d142      	bne.n	8005c66 <_malloc_r+0xea>
 8005be0:	6821      	ldr	r1, [r4, #0]
 8005be2:	1a6d      	subs	r5, r5, r1
 8005be4:	4629      	mov	r1, r5
 8005be6:	4630      	mov	r0, r6
 8005be8:	f7ff ffa6 	bl	8005b38 <sbrk_aligned>
 8005bec:	3001      	adds	r0, #1
 8005bee:	d03a      	beq.n	8005c66 <_malloc_r+0xea>
 8005bf0:	6823      	ldr	r3, [r4, #0]
 8005bf2:	442b      	add	r3, r5
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	bb62      	cbnz	r2, 8005c58 <_malloc_r+0xdc>
 8005bfe:	f8c8 7000 	str.w	r7, [r8]
 8005c02:	e00f      	b.n	8005c24 <_malloc_r+0xa8>
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	1b52      	subs	r2, r2, r5
 8005c08:	d420      	bmi.n	8005c4c <_malloc_r+0xd0>
 8005c0a:	2a0b      	cmp	r2, #11
 8005c0c:	d917      	bls.n	8005c3e <_malloc_r+0xc2>
 8005c0e:	1961      	adds	r1, r4, r5
 8005c10:	42a3      	cmp	r3, r4
 8005c12:	6025      	str	r5, [r4, #0]
 8005c14:	bf18      	it	ne
 8005c16:	6059      	strne	r1, [r3, #4]
 8005c18:	6863      	ldr	r3, [r4, #4]
 8005c1a:	bf08      	it	eq
 8005c1c:	f8c8 1000 	streq.w	r1, [r8]
 8005c20:	5162      	str	r2, [r4, r5]
 8005c22:	604b      	str	r3, [r1, #4]
 8005c24:	4630      	mov	r0, r6
 8005c26:	f000 f82f 	bl	8005c88 <__malloc_unlock>
 8005c2a:	f104 000b 	add.w	r0, r4, #11
 8005c2e:	1d23      	adds	r3, r4, #4
 8005c30:	f020 0007 	bic.w	r0, r0, #7
 8005c34:	1ac2      	subs	r2, r0, r3
 8005c36:	bf1c      	itt	ne
 8005c38:	1a1b      	subne	r3, r3, r0
 8005c3a:	50a3      	strne	r3, [r4, r2]
 8005c3c:	e7af      	b.n	8005b9e <_malloc_r+0x22>
 8005c3e:	6862      	ldr	r2, [r4, #4]
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	bf0c      	ite	eq
 8005c44:	f8c8 2000 	streq.w	r2, [r8]
 8005c48:	605a      	strne	r2, [r3, #4]
 8005c4a:	e7eb      	b.n	8005c24 <_malloc_r+0xa8>
 8005c4c:	4623      	mov	r3, r4
 8005c4e:	6864      	ldr	r4, [r4, #4]
 8005c50:	e7ae      	b.n	8005bb0 <_malloc_r+0x34>
 8005c52:	463c      	mov	r4, r7
 8005c54:	687f      	ldr	r7, [r7, #4]
 8005c56:	e7b6      	b.n	8005bc6 <_malloc_r+0x4a>
 8005c58:	461a      	mov	r2, r3
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	42a3      	cmp	r3, r4
 8005c5e:	d1fb      	bne.n	8005c58 <_malloc_r+0xdc>
 8005c60:	2300      	movs	r3, #0
 8005c62:	6053      	str	r3, [r2, #4]
 8005c64:	e7de      	b.n	8005c24 <_malloc_r+0xa8>
 8005c66:	230c      	movs	r3, #12
 8005c68:	6033      	str	r3, [r6, #0]
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f000 f80c 	bl	8005c88 <__malloc_unlock>
 8005c70:	e794      	b.n	8005b9c <_malloc_r+0x20>
 8005c72:	6005      	str	r5, [r0, #0]
 8005c74:	e7d6      	b.n	8005c24 <_malloc_r+0xa8>
 8005c76:	bf00      	nop
 8005c78:	200003e0 	.word	0x200003e0

08005c7c <__malloc_lock>:
 8005c7c:	4801      	ldr	r0, [pc, #4]	@ (8005c84 <__malloc_lock+0x8>)
 8005c7e:	f000 b885 	b.w	8005d8c <__retarget_lock_acquire_recursive>
 8005c82:	bf00      	nop
 8005c84:	20000520 	.word	0x20000520

08005c88 <__malloc_unlock>:
 8005c88:	4801      	ldr	r0, [pc, #4]	@ (8005c90 <__malloc_unlock+0x8>)
 8005c8a:	f000 b880 	b.w	8005d8e <__retarget_lock_release_recursive>
 8005c8e:	bf00      	nop
 8005c90:	20000520 	.word	0x20000520

08005c94 <_vsniprintf_r>:
 8005c94:	b530      	push	{r4, r5, lr}
 8005c96:	4614      	mov	r4, r2
 8005c98:	2c00      	cmp	r4, #0
 8005c9a:	b09b      	sub	sp, #108	@ 0x6c
 8005c9c:	4605      	mov	r5, r0
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	da05      	bge.n	8005cae <_vsniprintf_r+0x1a>
 8005ca2:	238b      	movs	r3, #139	@ 0x8b
 8005ca4:	6003      	str	r3, [r0, #0]
 8005ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8005caa:	b01b      	add	sp, #108	@ 0x6c
 8005cac:	bd30      	pop	{r4, r5, pc}
 8005cae:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005cb2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005cb6:	bf14      	ite	ne
 8005cb8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005cbc:	4623      	moveq	r3, r4
 8005cbe:	9302      	str	r3, [sp, #8]
 8005cc0:	9305      	str	r3, [sp, #20]
 8005cc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005cc6:	9100      	str	r1, [sp, #0]
 8005cc8:	9104      	str	r1, [sp, #16]
 8005cca:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005cce:	4669      	mov	r1, sp
 8005cd0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005cd2:	f000 f911 	bl	8005ef8 <_svfiprintf_r>
 8005cd6:	1c43      	adds	r3, r0, #1
 8005cd8:	bfbc      	itt	lt
 8005cda:	238b      	movlt	r3, #139	@ 0x8b
 8005cdc:	602b      	strlt	r3, [r5, #0]
 8005cde:	2c00      	cmp	r4, #0
 8005ce0:	d0e3      	beq.n	8005caa <_vsniprintf_r+0x16>
 8005ce2:	9b00      	ldr	r3, [sp, #0]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	701a      	strb	r2, [r3, #0]
 8005ce8:	e7df      	b.n	8005caa <_vsniprintf_r+0x16>
	...

08005cec <vsniprintf>:
 8005cec:	b507      	push	{r0, r1, r2, lr}
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	460a      	mov	r2, r1
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	4803      	ldr	r0, [pc, #12]	@ (8005d04 <vsniprintf+0x18>)
 8005cf8:	6800      	ldr	r0, [r0, #0]
 8005cfa:	f7ff ffcb 	bl	8005c94 <_vsniprintf_r>
 8005cfe:	b003      	add	sp, #12
 8005d00:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d04:	20000024 	.word	0x20000024

08005d08 <memset>:
 8005d08:	4402      	add	r2, r0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d100      	bne.n	8005d12 <memset+0xa>
 8005d10:	4770      	bx	lr
 8005d12:	f803 1b01 	strb.w	r1, [r3], #1
 8005d16:	e7f9      	b.n	8005d0c <memset+0x4>

08005d18 <_sbrk_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4d06      	ldr	r5, [pc, #24]	@ (8005d34 <_sbrk_r+0x1c>)
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4604      	mov	r4, r0
 8005d20:	4608      	mov	r0, r1
 8005d22:	602b      	str	r3, [r5, #0]
 8005d24:	f7fc fdb4 	bl	8002890 <_sbrk>
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d102      	bne.n	8005d32 <_sbrk_r+0x1a>
 8005d2c:	682b      	ldr	r3, [r5, #0]
 8005d2e:	b103      	cbz	r3, 8005d32 <_sbrk_r+0x1a>
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
 8005d34:	2000051c 	.word	0x2000051c

08005d38 <__errno>:
 8005d38:	4b01      	ldr	r3, [pc, #4]	@ (8005d40 <__errno+0x8>)
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	20000024 	.word	0x20000024

08005d44 <__libc_init_array>:
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	4d0d      	ldr	r5, [pc, #52]	@ (8005d7c <__libc_init_array+0x38>)
 8005d48:	4c0d      	ldr	r4, [pc, #52]	@ (8005d80 <__libc_init_array+0x3c>)
 8005d4a:	1b64      	subs	r4, r4, r5
 8005d4c:	10a4      	asrs	r4, r4, #2
 8005d4e:	2600      	movs	r6, #0
 8005d50:	42a6      	cmp	r6, r4
 8005d52:	d109      	bne.n	8005d68 <__libc_init_array+0x24>
 8005d54:	4d0b      	ldr	r5, [pc, #44]	@ (8005d84 <__libc_init_array+0x40>)
 8005d56:	4c0c      	ldr	r4, [pc, #48]	@ (8005d88 <__libc_init_array+0x44>)
 8005d58:	f000 fba8 	bl	80064ac <_init>
 8005d5c:	1b64      	subs	r4, r4, r5
 8005d5e:	10a4      	asrs	r4, r4, #2
 8005d60:	2600      	movs	r6, #0
 8005d62:	42a6      	cmp	r6, r4
 8005d64:	d105      	bne.n	8005d72 <__libc_init_array+0x2e>
 8005d66:	bd70      	pop	{r4, r5, r6, pc}
 8005d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d6c:	4798      	blx	r3
 8005d6e:	3601      	adds	r6, #1
 8005d70:	e7ee      	b.n	8005d50 <__libc_init_array+0xc>
 8005d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d76:	4798      	blx	r3
 8005d78:	3601      	adds	r6, #1
 8005d7a:	e7f2      	b.n	8005d62 <__libc_init_array+0x1e>
 8005d7c:	080073a8 	.word	0x080073a8
 8005d80:	080073a8 	.word	0x080073a8
 8005d84:	080073a8 	.word	0x080073a8
 8005d88:	080073ac 	.word	0x080073ac

08005d8c <__retarget_lock_acquire_recursive>:
 8005d8c:	4770      	bx	lr

08005d8e <__retarget_lock_release_recursive>:
 8005d8e:	4770      	bx	lr

08005d90 <memcpy>:
 8005d90:	440a      	add	r2, r1
 8005d92:	4291      	cmp	r1, r2
 8005d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d98:	d100      	bne.n	8005d9c <memcpy+0xc>
 8005d9a:	4770      	bx	lr
 8005d9c:	b510      	push	{r4, lr}
 8005d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005da2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005da6:	4291      	cmp	r1, r2
 8005da8:	d1f9      	bne.n	8005d9e <memcpy+0xe>
 8005daa:	bd10      	pop	{r4, pc}

08005dac <_free_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4605      	mov	r5, r0
 8005db0:	2900      	cmp	r1, #0
 8005db2:	d041      	beq.n	8005e38 <_free_r+0x8c>
 8005db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005db8:	1f0c      	subs	r4, r1, #4
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfb8      	it	lt
 8005dbe:	18e4      	addlt	r4, r4, r3
 8005dc0:	f7ff ff5c 	bl	8005c7c <__malloc_lock>
 8005dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8005e3c <_free_r+0x90>)
 8005dc6:	6813      	ldr	r3, [r2, #0]
 8005dc8:	b933      	cbnz	r3, 8005dd8 <_free_r+0x2c>
 8005dca:	6063      	str	r3, [r4, #4]
 8005dcc:	6014      	str	r4, [r2, #0]
 8005dce:	4628      	mov	r0, r5
 8005dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dd4:	f7ff bf58 	b.w	8005c88 <__malloc_unlock>
 8005dd8:	42a3      	cmp	r3, r4
 8005dda:	d908      	bls.n	8005dee <_free_r+0x42>
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	1821      	adds	r1, r4, r0
 8005de0:	428b      	cmp	r3, r1
 8005de2:	bf01      	itttt	eq
 8005de4:	6819      	ldreq	r1, [r3, #0]
 8005de6:	685b      	ldreq	r3, [r3, #4]
 8005de8:	1809      	addeq	r1, r1, r0
 8005dea:	6021      	streq	r1, [r4, #0]
 8005dec:	e7ed      	b.n	8005dca <_free_r+0x1e>
 8005dee:	461a      	mov	r2, r3
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	b10b      	cbz	r3, 8005df8 <_free_r+0x4c>
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	d9fa      	bls.n	8005dee <_free_r+0x42>
 8005df8:	6811      	ldr	r1, [r2, #0]
 8005dfa:	1850      	adds	r0, r2, r1
 8005dfc:	42a0      	cmp	r0, r4
 8005dfe:	d10b      	bne.n	8005e18 <_free_r+0x6c>
 8005e00:	6820      	ldr	r0, [r4, #0]
 8005e02:	4401      	add	r1, r0
 8005e04:	1850      	adds	r0, r2, r1
 8005e06:	4283      	cmp	r3, r0
 8005e08:	6011      	str	r1, [r2, #0]
 8005e0a:	d1e0      	bne.n	8005dce <_free_r+0x22>
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	6053      	str	r3, [r2, #4]
 8005e12:	4408      	add	r0, r1
 8005e14:	6010      	str	r0, [r2, #0]
 8005e16:	e7da      	b.n	8005dce <_free_r+0x22>
 8005e18:	d902      	bls.n	8005e20 <_free_r+0x74>
 8005e1a:	230c      	movs	r3, #12
 8005e1c:	602b      	str	r3, [r5, #0]
 8005e1e:	e7d6      	b.n	8005dce <_free_r+0x22>
 8005e20:	6820      	ldr	r0, [r4, #0]
 8005e22:	1821      	adds	r1, r4, r0
 8005e24:	428b      	cmp	r3, r1
 8005e26:	bf04      	itt	eq
 8005e28:	6819      	ldreq	r1, [r3, #0]
 8005e2a:	685b      	ldreq	r3, [r3, #4]
 8005e2c:	6063      	str	r3, [r4, #4]
 8005e2e:	bf04      	itt	eq
 8005e30:	1809      	addeq	r1, r1, r0
 8005e32:	6021      	streq	r1, [r4, #0]
 8005e34:	6054      	str	r4, [r2, #4]
 8005e36:	e7ca      	b.n	8005dce <_free_r+0x22>
 8005e38:	bd38      	pop	{r3, r4, r5, pc}
 8005e3a:	bf00      	nop
 8005e3c:	200003e0 	.word	0x200003e0

08005e40 <__ssputs_r>:
 8005e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e44:	688e      	ldr	r6, [r1, #8]
 8005e46:	461f      	mov	r7, r3
 8005e48:	42be      	cmp	r6, r7
 8005e4a:	680b      	ldr	r3, [r1, #0]
 8005e4c:	4682      	mov	sl, r0
 8005e4e:	460c      	mov	r4, r1
 8005e50:	4690      	mov	r8, r2
 8005e52:	d82d      	bhi.n	8005eb0 <__ssputs_r+0x70>
 8005e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005e5c:	d026      	beq.n	8005eac <__ssputs_r+0x6c>
 8005e5e:	6965      	ldr	r5, [r4, #20]
 8005e60:	6909      	ldr	r1, [r1, #16]
 8005e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e66:	eba3 0901 	sub.w	r9, r3, r1
 8005e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e6e:	1c7b      	adds	r3, r7, #1
 8005e70:	444b      	add	r3, r9
 8005e72:	106d      	asrs	r5, r5, #1
 8005e74:	429d      	cmp	r5, r3
 8005e76:	bf38      	it	cc
 8005e78:	461d      	movcc	r5, r3
 8005e7a:	0553      	lsls	r3, r2, #21
 8005e7c:	d527      	bpl.n	8005ece <__ssputs_r+0x8e>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	f7ff fe7c 	bl	8005b7c <_malloc_r>
 8005e84:	4606      	mov	r6, r0
 8005e86:	b360      	cbz	r0, 8005ee2 <__ssputs_r+0xa2>
 8005e88:	6921      	ldr	r1, [r4, #16]
 8005e8a:	464a      	mov	r2, r9
 8005e8c:	f7ff ff80 	bl	8005d90 <memcpy>
 8005e90:	89a3      	ldrh	r3, [r4, #12]
 8005e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e9a:	81a3      	strh	r3, [r4, #12]
 8005e9c:	6126      	str	r6, [r4, #16]
 8005e9e:	6165      	str	r5, [r4, #20]
 8005ea0:	444e      	add	r6, r9
 8005ea2:	eba5 0509 	sub.w	r5, r5, r9
 8005ea6:	6026      	str	r6, [r4, #0]
 8005ea8:	60a5      	str	r5, [r4, #8]
 8005eaa:	463e      	mov	r6, r7
 8005eac:	42be      	cmp	r6, r7
 8005eae:	d900      	bls.n	8005eb2 <__ssputs_r+0x72>
 8005eb0:	463e      	mov	r6, r7
 8005eb2:	6820      	ldr	r0, [r4, #0]
 8005eb4:	4632      	mov	r2, r6
 8005eb6:	4641      	mov	r1, r8
 8005eb8:	f000 faa8 	bl	800640c <memmove>
 8005ebc:	68a3      	ldr	r3, [r4, #8]
 8005ebe:	1b9b      	subs	r3, r3, r6
 8005ec0:	60a3      	str	r3, [r4, #8]
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	4433      	add	r3, r6
 8005ec6:	6023      	str	r3, [r4, #0]
 8005ec8:	2000      	movs	r0, #0
 8005eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ece:	462a      	mov	r2, r5
 8005ed0:	f000 fab6 	bl	8006440 <_realloc_r>
 8005ed4:	4606      	mov	r6, r0
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d1e0      	bne.n	8005e9c <__ssputs_r+0x5c>
 8005eda:	6921      	ldr	r1, [r4, #16]
 8005edc:	4650      	mov	r0, sl
 8005ede:	f7ff ff65 	bl	8005dac <_free_r>
 8005ee2:	230c      	movs	r3, #12
 8005ee4:	f8ca 3000 	str.w	r3, [sl]
 8005ee8:	89a3      	ldrh	r3, [r4, #12]
 8005eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005eee:	81a3      	strh	r3, [r4, #12]
 8005ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ef4:	e7e9      	b.n	8005eca <__ssputs_r+0x8a>
	...

08005ef8 <_svfiprintf_r>:
 8005ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005efc:	4698      	mov	r8, r3
 8005efe:	898b      	ldrh	r3, [r1, #12]
 8005f00:	061b      	lsls	r3, r3, #24
 8005f02:	b09d      	sub	sp, #116	@ 0x74
 8005f04:	4607      	mov	r7, r0
 8005f06:	460d      	mov	r5, r1
 8005f08:	4614      	mov	r4, r2
 8005f0a:	d510      	bpl.n	8005f2e <_svfiprintf_r+0x36>
 8005f0c:	690b      	ldr	r3, [r1, #16]
 8005f0e:	b973      	cbnz	r3, 8005f2e <_svfiprintf_r+0x36>
 8005f10:	2140      	movs	r1, #64	@ 0x40
 8005f12:	f7ff fe33 	bl	8005b7c <_malloc_r>
 8005f16:	6028      	str	r0, [r5, #0]
 8005f18:	6128      	str	r0, [r5, #16]
 8005f1a:	b930      	cbnz	r0, 8005f2a <_svfiprintf_r+0x32>
 8005f1c:	230c      	movs	r3, #12
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	f04f 30ff 	mov.w	r0, #4294967295
 8005f24:	b01d      	add	sp, #116	@ 0x74
 8005f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2a:	2340      	movs	r3, #64	@ 0x40
 8005f2c:	616b      	str	r3, [r5, #20]
 8005f2e:	2300      	movs	r3, #0
 8005f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f32:	2320      	movs	r3, #32
 8005f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f38:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f3c:	2330      	movs	r3, #48	@ 0x30
 8005f3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80060dc <_svfiprintf_r+0x1e4>
 8005f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f46:	f04f 0901 	mov.w	r9, #1
 8005f4a:	4623      	mov	r3, r4
 8005f4c:	469a      	mov	sl, r3
 8005f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f52:	b10a      	cbz	r2, 8005f58 <_svfiprintf_r+0x60>
 8005f54:	2a25      	cmp	r2, #37	@ 0x25
 8005f56:	d1f9      	bne.n	8005f4c <_svfiprintf_r+0x54>
 8005f58:	ebba 0b04 	subs.w	fp, sl, r4
 8005f5c:	d00b      	beq.n	8005f76 <_svfiprintf_r+0x7e>
 8005f5e:	465b      	mov	r3, fp
 8005f60:	4622      	mov	r2, r4
 8005f62:	4629      	mov	r1, r5
 8005f64:	4638      	mov	r0, r7
 8005f66:	f7ff ff6b 	bl	8005e40 <__ssputs_r>
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	f000 80a7 	beq.w	80060be <_svfiprintf_r+0x1c6>
 8005f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f72:	445a      	add	r2, fp
 8005f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f76:	f89a 3000 	ldrb.w	r3, [sl]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 809f 	beq.w	80060be <_svfiprintf_r+0x1c6>
 8005f80:	2300      	movs	r3, #0
 8005f82:	f04f 32ff 	mov.w	r2, #4294967295
 8005f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f8a:	f10a 0a01 	add.w	sl, sl, #1
 8005f8e:	9304      	str	r3, [sp, #16]
 8005f90:	9307      	str	r3, [sp, #28]
 8005f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f98:	4654      	mov	r4, sl
 8005f9a:	2205      	movs	r2, #5
 8005f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fa0:	484e      	ldr	r0, [pc, #312]	@ (80060dc <_svfiprintf_r+0x1e4>)
 8005fa2:	f7fa f92d 	bl	8000200 <memchr>
 8005fa6:	9a04      	ldr	r2, [sp, #16]
 8005fa8:	b9d8      	cbnz	r0, 8005fe2 <_svfiprintf_r+0xea>
 8005faa:	06d0      	lsls	r0, r2, #27
 8005fac:	bf44      	itt	mi
 8005fae:	2320      	movmi	r3, #32
 8005fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fb4:	0711      	lsls	r1, r2, #28
 8005fb6:	bf44      	itt	mi
 8005fb8:	232b      	movmi	r3, #43	@ 0x2b
 8005fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fc4:	d015      	beq.n	8005ff2 <_svfiprintf_r+0xfa>
 8005fc6:	9a07      	ldr	r2, [sp, #28]
 8005fc8:	4654      	mov	r4, sl
 8005fca:	2000      	movs	r0, #0
 8005fcc:	f04f 0c0a 	mov.w	ip, #10
 8005fd0:	4621      	mov	r1, r4
 8005fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fd6:	3b30      	subs	r3, #48	@ 0x30
 8005fd8:	2b09      	cmp	r3, #9
 8005fda:	d94b      	bls.n	8006074 <_svfiprintf_r+0x17c>
 8005fdc:	b1b0      	cbz	r0, 800600c <_svfiprintf_r+0x114>
 8005fde:	9207      	str	r2, [sp, #28]
 8005fe0:	e014      	b.n	800600c <_svfiprintf_r+0x114>
 8005fe2:	eba0 0308 	sub.w	r3, r0, r8
 8005fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8005fea:	4313      	orrs	r3, r2
 8005fec:	9304      	str	r3, [sp, #16]
 8005fee:	46a2      	mov	sl, r4
 8005ff0:	e7d2      	b.n	8005f98 <_svfiprintf_r+0xa0>
 8005ff2:	9b03      	ldr	r3, [sp, #12]
 8005ff4:	1d19      	adds	r1, r3, #4
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	9103      	str	r1, [sp, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	bfbb      	ittet	lt
 8005ffe:	425b      	neglt	r3, r3
 8006000:	f042 0202 	orrlt.w	r2, r2, #2
 8006004:	9307      	strge	r3, [sp, #28]
 8006006:	9307      	strlt	r3, [sp, #28]
 8006008:	bfb8      	it	lt
 800600a:	9204      	strlt	r2, [sp, #16]
 800600c:	7823      	ldrb	r3, [r4, #0]
 800600e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006010:	d10a      	bne.n	8006028 <_svfiprintf_r+0x130>
 8006012:	7863      	ldrb	r3, [r4, #1]
 8006014:	2b2a      	cmp	r3, #42	@ 0x2a
 8006016:	d132      	bne.n	800607e <_svfiprintf_r+0x186>
 8006018:	9b03      	ldr	r3, [sp, #12]
 800601a:	1d1a      	adds	r2, r3, #4
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	9203      	str	r2, [sp, #12]
 8006020:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006024:	3402      	adds	r4, #2
 8006026:	9305      	str	r3, [sp, #20]
 8006028:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80060ec <_svfiprintf_r+0x1f4>
 800602c:	7821      	ldrb	r1, [r4, #0]
 800602e:	2203      	movs	r2, #3
 8006030:	4650      	mov	r0, sl
 8006032:	f7fa f8e5 	bl	8000200 <memchr>
 8006036:	b138      	cbz	r0, 8006048 <_svfiprintf_r+0x150>
 8006038:	9b04      	ldr	r3, [sp, #16]
 800603a:	eba0 000a 	sub.w	r0, r0, sl
 800603e:	2240      	movs	r2, #64	@ 0x40
 8006040:	4082      	lsls	r2, r0
 8006042:	4313      	orrs	r3, r2
 8006044:	3401      	adds	r4, #1
 8006046:	9304      	str	r3, [sp, #16]
 8006048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800604c:	4824      	ldr	r0, [pc, #144]	@ (80060e0 <_svfiprintf_r+0x1e8>)
 800604e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006052:	2206      	movs	r2, #6
 8006054:	f7fa f8d4 	bl	8000200 <memchr>
 8006058:	2800      	cmp	r0, #0
 800605a:	d036      	beq.n	80060ca <_svfiprintf_r+0x1d2>
 800605c:	4b21      	ldr	r3, [pc, #132]	@ (80060e4 <_svfiprintf_r+0x1ec>)
 800605e:	bb1b      	cbnz	r3, 80060a8 <_svfiprintf_r+0x1b0>
 8006060:	9b03      	ldr	r3, [sp, #12]
 8006062:	3307      	adds	r3, #7
 8006064:	f023 0307 	bic.w	r3, r3, #7
 8006068:	3308      	adds	r3, #8
 800606a:	9303      	str	r3, [sp, #12]
 800606c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800606e:	4433      	add	r3, r6
 8006070:	9309      	str	r3, [sp, #36]	@ 0x24
 8006072:	e76a      	b.n	8005f4a <_svfiprintf_r+0x52>
 8006074:	fb0c 3202 	mla	r2, ip, r2, r3
 8006078:	460c      	mov	r4, r1
 800607a:	2001      	movs	r0, #1
 800607c:	e7a8      	b.n	8005fd0 <_svfiprintf_r+0xd8>
 800607e:	2300      	movs	r3, #0
 8006080:	3401      	adds	r4, #1
 8006082:	9305      	str	r3, [sp, #20]
 8006084:	4619      	mov	r1, r3
 8006086:	f04f 0c0a 	mov.w	ip, #10
 800608a:	4620      	mov	r0, r4
 800608c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006090:	3a30      	subs	r2, #48	@ 0x30
 8006092:	2a09      	cmp	r2, #9
 8006094:	d903      	bls.n	800609e <_svfiprintf_r+0x1a6>
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0c6      	beq.n	8006028 <_svfiprintf_r+0x130>
 800609a:	9105      	str	r1, [sp, #20]
 800609c:	e7c4      	b.n	8006028 <_svfiprintf_r+0x130>
 800609e:	fb0c 2101 	mla	r1, ip, r1, r2
 80060a2:	4604      	mov	r4, r0
 80060a4:	2301      	movs	r3, #1
 80060a6:	e7f0      	b.n	800608a <_svfiprintf_r+0x192>
 80060a8:	ab03      	add	r3, sp, #12
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	462a      	mov	r2, r5
 80060ae:	4b0e      	ldr	r3, [pc, #56]	@ (80060e8 <_svfiprintf_r+0x1f0>)
 80060b0:	a904      	add	r1, sp, #16
 80060b2:	4638      	mov	r0, r7
 80060b4:	f3af 8000 	nop.w
 80060b8:	1c42      	adds	r2, r0, #1
 80060ba:	4606      	mov	r6, r0
 80060bc:	d1d6      	bne.n	800606c <_svfiprintf_r+0x174>
 80060be:	89ab      	ldrh	r3, [r5, #12]
 80060c0:	065b      	lsls	r3, r3, #25
 80060c2:	f53f af2d 	bmi.w	8005f20 <_svfiprintf_r+0x28>
 80060c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060c8:	e72c      	b.n	8005f24 <_svfiprintf_r+0x2c>
 80060ca:	ab03      	add	r3, sp, #12
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	462a      	mov	r2, r5
 80060d0:	4b05      	ldr	r3, [pc, #20]	@ (80060e8 <_svfiprintf_r+0x1f0>)
 80060d2:	a904      	add	r1, sp, #16
 80060d4:	4638      	mov	r0, r7
 80060d6:	f000 f879 	bl	80061cc <_printf_i>
 80060da:	e7ed      	b.n	80060b8 <_svfiprintf_r+0x1c0>
 80060dc:	0800736c 	.word	0x0800736c
 80060e0:	08007376 	.word	0x08007376
 80060e4:	00000000 	.word	0x00000000
 80060e8:	08005e41 	.word	0x08005e41
 80060ec:	08007372 	.word	0x08007372

080060f0 <_printf_common>:
 80060f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060f4:	4616      	mov	r6, r2
 80060f6:	4698      	mov	r8, r3
 80060f8:	688a      	ldr	r2, [r1, #8]
 80060fa:	690b      	ldr	r3, [r1, #16]
 80060fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006100:	4293      	cmp	r3, r2
 8006102:	bfb8      	it	lt
 8006104:	4613      	movlt	r3, r2
 8006106:	6033      	str	r3, [r6, #0]
 8006108:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800610c:	4607      	mov	r7, r0
 800610e:	460c      	mov	r4, r1
 8006110:	b10a      	cbz	r2, 8006116 <_printf_common+0x26>
 8006112:	3301      	adds	r3, #1
 8006114:	6033      	str	r3, [r6, #0]
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	0699      	lsls	r1, r3, #26
 800611a:	bf42      	ittt	mi
 800611c:	6833      	ldrmi	r3, [r6, #0]
 800611e:	3302      	addmi	r3, #2
 8006120:	6033      	strmi	r3, [r6, #0]
 8006122:	6825      	ldr	r5, [r4, #0]
 8006124:	f015 0506 	ands.w	r5, r5, #6
 8006128:	d106      	bne.n	8006138 <_printf_common+0x48>
 800612a:	f104 0a19 	add.w	sl, r4, #25
 800612e:	68e3      	ldr	r3, [r4, #12]
 8006130:	6832      	ldr	r2, [r6, #0]
 8006132:	1a9b      	subs	r3, r3, r2
 8006134:	42ab      	cmp	r3, r5
 8006136:	dc26      	bgt.n	8006186 <_printf_common+0x96>
 8006138:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800613c:	6822      	ldr	r2, [r4, #0]
 800613e:	3b00      	subs	r3, #0
 8006140:	bf18      	it	ne
 8006142:	2301      	movne	r3, #1
 8006144:	0692      	lsls	r2, r2, #26
 8006146:	d42b      	bmi.n	80061a0 <_printf_common+0xb0>
 8006148:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800614c:	4641      	mov	r1, r8
 800614e:	4638      	mov	r0, r7
 8006150:	47c8      	blx	r9
 8006152:	3001      	adds	r0, #1
 8006154:	d01e      	beq.n	8006194 <_printf_common+0xa4>
 8006156:	6823      	ldr	r3, [r4, #0]
 8006158:	6922      	ldr	r2, [r4, #16]
 800615a:	f003 0306 	and.w	r3, r3, #6
 800615e:	2b04      	cmp	r3, #4
 8006160:	bf02      	ittt	eq
 8006162:	68e5      	ldreq	r5, [r4, #12]
 8006164:	6833      	ldreq	r3, [r6, #0]
 8006166:	1aed      	subeq	r5, r5, r3
 8006168:	68a3      	ldr	r3, [r4, #8]
 800616a:	bf0c      	ite	eq
 800616c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006170:	2500      	movne	r5, #0
 8006172:	4293      	cmp	r3, r2
 8006174:	bfc4      	itt	gt
 8006176:	1a9b      	subgt	r3, r3, r2
 8006178:	18ed      	addgt	r5, r5, r3
 800617a:	2600      	movs	r6, #0
 800617c:	341a      	adds	r4, #26
 800617e:	42b5      	cmp	r5, r6
 8006180:	d11a      	bne.n	80061b8 <_printf_common+0xc8>
 8006182:	2000      	movs	r0, #0
 8006184:	e008      	b.n	8006198 <_printf_common+0xa8>
 8006186:	2301      	movs	r3, #1
 8006188:	4652      	mov	r2, sl
 800618a:	4641      	mov	r1, r8
 800618c:	4638      	mov	r0, r7
 800618e:	47c8      	blx	r9
 8006190:	3001      	adds	r0, #1
 8006192:	d103      	bne.n	800619c <_printf_common+0xac>
 8006194:	f04f 30ff 	mov.w	r0, #4294967295
 8006198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800619c:	3501      	adds	r5, #1
 800619e:	e7c6      	b.n	800612e <_printf_common+0x3e>
 80061a0:	18e1      	adds	r1, r4, r3
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	2030      	movs	r0, #48	@ 0x30
 80061a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061aa:	4422      	add	r2, r4
 80061ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061b4:	3302      	adds	r3, #2
 80061b6:	e7c7      	b.n	8006148 <_printf_common+0x58>
 80061b8:	2301      	movs	r3, #1
 80061ba:	4622      	mov	r2, r4
 80061bc:	4641      	mov	r1, r8
 80061be:	4638      	mov	r0, r7
 80061c0:	47c8      	blx	r9
 80061c2:	3001      	adds	r0, #1
 80061c4:	d0e6      	beq.n	8006194 <_printf_common+0xa4>
 80061c6:	3601      	adds	r6, #1
 80061c8:	e7d9      	b.n	800617e <_printf_common+0x8e>
	...

080061cc <_printf_i>:
 80061cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061d0:	7e0f      	ldrb	r7, [r1, #24]
 80061d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061d4:	2f78      	cmp	r7, #120	@ 0x78
 80061d6:	4691      	mov	r9, r2
 80061d8:	4680      	mov	r8, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	469a      	mov	sl, r3
 80061de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061e2:	d807      	bhi.n	80061f4 <_printf_i+0x28>
 80061e4:	2f62      	cmp	r7, #98	@ 0x62
 80061e6:	d80a      	bhi.n	80061fe <_printf_i+0x32>
 80061e8:	2f00      	cmp	r7, #0
 80061ea:	f000 80d2 	beq.w	8006392 <_printf_i+0x1c6>
 80061ee:	2f58      	cmp	r7, #88	@ 0x58
 80061f0:	f000 80b9 	beq.w	8006366 <_printf_i+0x19a>
 80061f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061fc:	e03a      	b.n	8006274 <_printf_i+0xa8>
 80061fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006202:	2b15      	cmp	r3, #21
 8006204:	d8f6      	bhi.n	80061f4 <_printf_i+0x28>
 8006206:	a101      	add	r1, pc, #4	@ (adr r1, 800620c <_printf_i+0x40>)
 8006208:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800620c:	08006265 	.word	0x08006265
 8006210:	08006279 	.word	0x08006279
 8006214:	080061f5 	.word	0x080061f5
 8006218:	080061f5 	.word	0x080061f5
 800621c:	080061f5 	.word	0x080061f5
 8006220:	080061f5 	.word	0x080061f5
 8006224:	08006279 	.word	0x08006279
 8006228:	080061f5 	.word	0x080061f5
 800622c:	080061f5 	.word	0x080061f5
 8006230:	080061f5 	.word	0x080061f5
 8006234:	080061f5 	.word	0x080061f5
 8006238:	08006379 	.word	0x08006379
 800623c:	080062a3 	.word	0x080062a3
 8006240:	08006333 	.word	0x08006333
 8006244:	080061f5 	.word	0x080061f5
 8006248:	080061f5 	.word	0x080061f5
 800624c:	0800639b 	.word	0x0800639b
 8006250:	080061f5 	.word	0x080061f5
 8006254:	080062a3 	.word	0x080062a3
 8006258:	080061f5 	.word	0x080061f5
 800625c:	080061f5 	.word	0x080061f5
 8006260:	0800633b 	.word	0x0800633b
 8006264:	6833      	ldr	r3, [r6, #0]
 8006266:	1d1a      	adds	r2, r3, #4
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6032      	str	r2, [r6, #0]
 800626c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006270:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006274:	2301      	movs	r3, #1
 8006276:	e09d      	b.n	80063b4 <_printf_i+0x1e8>
 8006278:	6833      	ldr	r3, [r6, #0]
 800627a:	6820      	ldr	r0, [r4, #0]
 800627c:	1d19      	adds	r1, r3, #4
 800627e:	6031      	str	r1, [r6, #0]
 8006280:	0606      	lsls	r6, r0, #24
 8006282:	d501      	bpl.n	8006288 <_printf_i+0xbc>
 8006284:	681d      	ldr	r5, [r3, #0]
 8006286:	e003      	b.n	8006290 <_printf_i+0xc4>
 8006288:	0645      	lsls	r5, r0, #25
 800628a:	d5fb      	bpl.n	8006284 <_printf_i+0xb8>
 800628c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006290:	2d00      	cmp	r5, #0
 8006292:	da03      	bge.n	800629c <_printf_i+0xd0>
 8006294:	232d      	movs	r3, #45	@ 0x2d
 8006296:	426d      	negs	r5, r5
 8006298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800629c:	4859      	ldr	r0, [pc, #356]	@ (8006404 <_printf_i+0x238>)
 800629e:	230a      	movs	r3, #10
 80062a0:	e011      	b.n	80062c6 <_printf_i+0xfa>
 80062a2:	6821      	ldr	r1, [r4, #0]
 80062a4:	6833      	ldr	r3, [r6, #0]
 80062a6:	0608      	lsls	r0, r1, #24
 80062a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80062ac:	d402      	bmi.n	80062b4 <_printf_i+0xe8>
 80062ae:	0649      	lsls	r1, r1, #25
 80062b0:	bf48      	it	mi
 80062b2:	b2ad      	uxthmi	r5, r5
 80062b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80062b6:	4853      	ldr	r0, [pc, #332]	@ (8006404 <_printf_i+0x238>)
 80062b8:	6033      	str	r3, [r6, #0]
 80062ba:	bf14      	ite	ne
 80062bc:	230a      	movne	r3, #10
 80062be:	2308      	moveq	r3, #8
 80062c0:	2100      	movs	r1, #0
 80062c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062c6:	6866      	ldr	r6, [r4, #4]
 80062c8:	60a6      	str	r6, [r4, #8]
 80062ca:	2e00      	cmp	r6, #0
 80062cc:	bfa2      	ittt	ge
 80062ce:	6821      	ldrge	r1, [r4, #0]
 80062d0:	f021 0104 	bicge.w	r1, r1, #4
 80062d4:	6021      	strge	r1, [r4, #0]
 80062d6:	b90d      	cbnz	r5, 80062dc <_printf_i+0x110>
 80062d8:	2e00      	cmp	r6, #0
 80062da:	d04b      	beq.n	8006374 <_printf_i+0x1a8>
 80062dc:	4616      	mov	r6, r2
 80062de:	fbb5 f1f3 	udiv	r1, r5, r3
 80062e2:	fb03 5711 	mls	r7, r3, r1, r5
 80062e6:	5dc7      	ldrb	r7, [r0, r7]
 80062e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062ec:	462f      	mov	r7, r5
 80062ee:	42bb      	cmp	r3, r7
 80062f0:	460d      	mov	r5, r1
 80062f2:	d9f4      	bls.n	80062de <_printf_i+0x112>
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	d10b      	bne.n	8006310 <_printf_i+0x144>
 80062f8:	6823      	ldr	r3, [r4, #0]
 80062fa:	07df      	lsls	r7, r3, #31
 80062fc:	d508      	bpl.n	8006310 <_printf_i+0x144>
 80062fe:	6923      	ldr	r3, [r4, #16]
 8006300:	6861      	ldr	r1, [r4, #4]
 8006302:	4299      	cmp	r1, r3
 8006304:	bfde      	ittt	le
 8006306:	2330      	movle	r3, #48	@ 0x30
 8006308:	f806 3c01 	strble.w	r3, [r6, #-1]
 800630c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006310:	1b92      	subs	r2, r2, r6
 8006312:	6122      	str	r2, [r4, #16]
 8006314:	f8cd a000 	str.w	sl, [sp]
 8006318:	464b      	mov	r3, r9
 800631a:	aa03      	add	r2, sp, #12
 800631c:	4621      	mov	r1, r4
 800631e:	4640      	mov	r0, r8
 8006320:	f7ff fee6 	bl	80060f0 <_printf_common>
 8006324:	3001      	adds	r0, #1
 8006326:	d14a      	bne.n	80063be <_printf_i+0x1f2>
 8006328:	f04f 30ff 	mov.w	r0, #4294967295
 800632c:	b004      	add	sp, #16
 800632e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	f043 0320 	orr.w	r3, r3, #32
 8006338:	6023      	str	r3, [r4, #0]
 800633a:	4833      	ldr	r0, [pc, #204]	@ (8006408 <_printf_i+0x23c>)
 800633c:	2778      	movs	r7, #120	@ 0x78
 800633e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	6831      	ldr	r1, [r6, #0]
 8006346:	061f      	lsls	r7, r3, #24
 8006348:	f851 5b04 	ldr.w	r5, [r1], #4
 800634c:	d402      	bmi.n	8006354 <_printf_i+0x188>
 800634e:	065f      	lsls	r7, r3, #25
 8006350:	bf48      	it	mi
 8006352:	b2ad      	uxthmi	r5, r5
 8006354:	6031      	str	r1, [r6, #0]
 8006356:	07d9      	lsls	r1, r3, #31
 8006358:	bf44      	itt	mi
 800635a:	f043 0320 	orrmi.w	r3, r3, #32
 800635e:	6023      	strmi	r3, [r4, #0]
 8006360:	b11d      	cbz	r5, 800636a <_printf_i+0x19e>
 8006362:	2310      	movs	r3, #16
 8006364:	e7ac      	b.n	80062c0 <_printf_i+0xf4>
 8006366:	4827      	ldr	r0, [pc, #156]	@ (8006404 <_printf_i+0x238>)
 8006368:	e7e9      	b.n	800633e <_printf_i+0x172>
 800636a:	6823      	ldr	r3, [r4, #0]
 800636c:	f023 0320 	bic.w	r3, r3, #32
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	e7f6      	b.n	8006362 <_printf_i+0x196>
 8006374:	4616      	mov	r6, r2
 8006376:	e7bd      	b.n	80062f4 <_printf_i+0x128>
 8006378:	6833      	ldr	r3, [r6, #0]
 800637a:	6825      	ldr	r5, [r4, #0]
 800637c:	6961      	ldr	r1, [r4, #20]
 800637e:	1d18      	adds	r0, r3, #4
 8006380:	6030      	str	r0, [r6, #0]
 8006382:	062e      	lsls	r6, r5, #24
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	d501      	bpl.n	800638c <_printf_i+0x1c0>
 8006388:	6019      	str	r1, [r3, #0]
 800638a:	e002      	b.n	8006392 <_printf_i+0x1c6>
 800638c:	0668      	lsls	r0, r5, #25
 800638e:	d5fb      	bpl.n	8006388 <_printf_i+0x1bc>
 8006390:	8019      	strh	r1, [r3, #0]
 8006392:	2300      	movs	r3, #0
 8006394:	6123      	str	r3, [r4, #16]
 8006396:	4616      	mov	r6, r2
 8006398:	e7bc      	b.n	8006314 <_printf_i+0x148>
 800639a:	6833      	ldr	r3, [r6, #0]
 800639c:	1d1a      	adds	r2, r3, #4
 800639e:	6032      	str	r2, [r6, #0]
 80063a0:	681e      	ldr	r6, [r3, #0]
 80063a2:	6862      	ldr	r2, [r4, #4]
 80063a4:	2100      	movs	r1, #0
 80063a6:	4630      	mov	r0, r6
 80063a8:	f7f9 ff2a 	bl	8000200 <memchr>
 80063ac:	b108      	cbz	r0, 80063b2 <_printf_i+0x1e6>
 80063ae:	1b80      	subs	r0, r0, r6
 80063b0:	6060      	str	r0, [r4, #4]
 80063b2:	6863      	ldr	r3, [r4, #4]
 80063b4:	6123      	str	r3, [r4, #16]
 80063b6:	2300      	movs	r3, #0
 80063b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063bc:	e7aa      	b.n	8006314 <_printf_i+0x148>
 80063be:	6923      	ldr	r3, [r4, #16]
 80063c0:	4632      	mov	r2, r6
 80063c2:	4649      	mov	r1, r9
 80063c4:	4640      	mov	r0, r8
 80063c6:	47d0      	blx	sl
 80063c8:	3001      	adds	r0, #1
 80063ca:	d0ad      	beq.n	8006328 <_printf_i+0x15c>
 80063cc:	6823      	ldr	r3, [r4, #0]
 80063ce:	079b      	lsls	r3, r3, #30
 80063d0:	d413      	bmi.n	80063fa <_printf_i+0x22e>
 80063d2:	68e0      	ldr	r0, [r4, #12]
 80063d4:	9b03      	ldr	r3, [sp, #12]
 80063d6:	4298      	cmp	r0, r3
 80063d8:	bfb8      	it	lt
 80063da:	4618      	movlt	r0, r3
 80063dc:	e7a6      	b.n	800632c <_printf_i+0x160>
 80063de:	2301      	movs	r3, #1
 80063e0:	4632      	mov	r2, r6
 80063e2:	4649      	mov	r1, r9
 80063e4:	4640      	mov	r0, r8
 80063e6:	47d0      	blx	sl
 80063e8:	3001      	adds	r0, #1
 80063ea:	d09d      	beq.n	8006328 <_printf_i+0x15c>
 80063ec:	3501      	adds	r5, #1
 80063ee:	68e3      	ldr	r3, [r4, #12]
 80063f0:	9903      	ldr	r1, [sp, #12]
 80063f2:	1a5b      	subs	r3, r3, r1
 80063f4:	42ab      	cmp	r3, r5
 80063f6:	dcf2      	bgt.n	80063de <_printf_i+0x212>
 80063f8:	e7eb      	b.n	80063d2 <_printf_i+0x206>
 80063fa:	2500      	movs	r5, #0
 80063fc:	f104 0619 	add.w	r6, r4, #25
 8006400:	e7f5      	b.n	80063ee <_printf_i+0x222>
 8006402:	bf00      	nop
 8006404:	0800737d 	.word	0x0800737d
 8006408:	0800738e 	.word	0x0800738e

0800640c <memmove>:
 800640c:	4288      	cmp	r0, r1
 800640e:	b510      	push	{r4, lr}
 8006410:	eb01 0402 	add.w	r4, r1, r2
 8006414:	d902      	bls.n	800641c <memmove+0x10>
 8006416:	4284      	cmp	r4, r0
 8006418:	4623      	mov	r3, r4
 800641a:	d807      	bhi.n	800642c <memmove+0x20>
 800641c:	1e43      	subs	r3, r0, #1
 800641e:	42a1      	cmp	r1, r4
 8006420:	d008      	beq.n	8006434 <memmove+0x28>
 8006422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006426:	f803 2f01 	strb.w	r2, [r3, #1]!
 800642a:	e7f8      	b.n	800641e <memmove+0x12>
 800642c:	4402      	add	r2, r0
 800642e:	4601      	mov	r1, r0
 8006430:	428a      	cmp	r2, r1
 8006432:	d100      	bne.n	8006436 <memmove+0x2a>
 8006434:	bd10      	pop	{r4, pc}
 8006436:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800643a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800643e:	e7f7      	b.n	8006430 <memmove+0x24>

08006440 <_realloc_r>:
 8006440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006444:	4680      	mov	r8, r0
 8006446:	4615      	mov	r5, r2
 8006448:	460c      	mov	r4, r1
 800644a:	b921      	cbnz	r1, 8006456 <_realloc_r+0x16>
 800644c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006450:	4611      	mov	r1, r2
 8006452:	f7ff bb93 	b.w	8005b7c <_malloc_r>
 8006456:	b92a      	cbnz	r2, 8006464 <_realloc_r+0x24>
 8006458:	f7ff fca8 	bl	8005dac <_free_r>
 800645c:	2400      	movs	r4, #0
 800645e:	4620      	mov	r0, r4
 8006460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006464:	f000 f81a 	bl	800649c <_malloc_usable_size_r>
 8006468:	4285      	cmp	r5, r0
 800646a:	4606      	mov	r6, r0
 800646c:	d802      	bhi.n	8006474 <_realloc_r+0x34>
 800646e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006472:	d8f4      	bhi.n	800645e <_realloc_r+0x1e>
 8006474:	4629      	mov	r1, r5
 8006476:	4640      	mov	r0, r8
 8006478:	f7ff fb80 	bl	8005b7c <_malloc_r>
 800647c:	4607      	mov	r7, r0
 800647e:	2800      	cmp	r0, #0
 8006480:	d0ec      	beq.n	800645c <_realloc_r+0x1c>
 8006482:	42b5      	cmp	r5, r6
 8006484:	462a      	mov	r2, r5
 8006486:	4621      	mov	r1, r4
 8006488:	bf28      	it	cs
 800648a:	4632      	movcs	r2, r6
 800648c:	f7ff fc80 	bl	8005d90 <memcpy>
 8006490:	4621      	mov	r1, r4
 8006492:	4640      	mov	r0, r8
 8006494:	f7ff fc8a 	bl	8005dac <_free_r>
 8006498:	463c      	mov	r4, r7
 800649a:	e7e0      	b.n	800645e <_realloc_r+0x1e>

0800649c <_malloc_usable_size_r>:
 800649c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064a0:	1f18      	subs	r0, r3, #4
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	bfbc      	itt	lt
 80064a6:	580b      	ldrlt	r3, [r1, r0]
 80064a8:	18c0      	addlt	r0, r0, r3
 80064aa:	4770      	bx	lr

080064ac <_init>:
 80064ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ae:	bf00      	nop
 80064b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064b2:	bc08      	pop	{r3}
 80064b4:	469e      	mov	lr, r3
 80064b6:	4770      	bx	lr

080064b8 <_fini>:
 80064b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ba:	bf00      	nop
 80064bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064be:	bc08      	pop	{r3}
 80064c0:	469e      	mov	lr, r3
 80064c2:	4770      	bx	lr
