-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Sun Jun 29 16:00:54 2025
-- Host        : YanX running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/39551/Desktop/Stochastic-Computing-for-MNIST/DNN-like
--               Structure/DNN_Stochastic/DNN_Stochastic.gen/sources_1/ip/weight_fc3/weight_fc3_sim_netlist.vhdl}
-- Design      : weight_fc3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tfbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight_fc3 is
  port (
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    spo : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of weight_fc3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of weight_fc3 : entity is "weight_fc3,dist_mem_gen_v8_0_14,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of weight_fc3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of weight_fc3 : entity is "dist_mem_gen_v8_0_14,Vivado 2023.2";
end weight_fc3;

architecture STRUCTURE of weight_fc3 is
  signal \<const0>\ : STD_LOGIC;
begin
  spo(127) <= \<const0>\;
  spo(126) <= \<const0>\;
  spo(125) <= \<const0>\;
  spo(124) <= \<const0>\;
  spo(123) <= \<const0>\;
  spo(122) <= \<const0>\;
  spo(121) <= \<const0>\;
  spo(120) <= \<const0>\;
  spo(119) <= \<const0>\;
  spo(118) <= \<const0>\;
  spo(117) <= \<const0>\;
  spo(116) <= \<const0>\;
  spo(115) <= \<const0>\;
  spo(114) <= \<const0>\;
  spo(113) <= \<const0>\;
  spo(112) <= \<const0>\;
  spo(111) <= \<const0>\;
  spo(110) <= \<const0>\;
  spo(109) <= \<const0>\;
  spo(108) <= \<const0>\;
  spo(107) <= \<const0>\;
  spo(106) <= \<const0>\;
  spo(105) <= \<const0>\;
  spo(104) <= \<const0>\;
  spo(103) <= \<const0>\;
  spo(102) <= \<const0>\;
  spo(101) <= \<const0>\;
  spo(100) <= \<const0>\;
  spo(99) <= \<const0>\;
  spo(98) <= \<const0>\;
  spo(97) <= \<const0>\;
  spo(96) <= \<const0>\;
  spo(95) <= \<const0>\;
  spo(94) <= \<const0>\;
  spo(93) <= \<const0>\;
  spo(92) <= \<const0>\;
  spo(91) <= \<const0>\;
  spo(90) <= \<const0>\;
  spo(89) <= \<const0>\;
  spo(88) <= \<const0>\;
  spo(87) <= \<const0>\;
  spo(86) <= \<const0>\;
  spo(85) <= \<const0>\;
  spo(84) <= \<const0>\;
  spo(83) <= \<const0>\;
  spo(82) <= \<const0>\;
  spo(81) <= \<const0>\;
  spo(80) <= \<const0>\;
  spo(79) <= \<const0>\;
  spo(78) <= \<const0>\;
  spo(77) <= \<const0>\;
  spo(76) <= \<const0>\;
  spo(75) <= \<const0>\;
  spo(74) <= \<const0>\;
  spo(73) <= \<const0>\;
  spo(72) <= \<const0>\;
  spo(71) <= \<const0>\;
  spo(70) <= \<const0>\;
  spo(69) <= \<const0>\;
  spo(68) <= \<const0>\;
  spo(67) <= \<const0>\;
  spo(66) <= \<const0>\;
  spo(65) <= \<const0>\;
  spo(64) <= \<const0>\;
  spo(63) <= \<const0>\;
  spo(62) <= \<const0>\;
  spo(61) <= \<const0>\;
  spo(60) <= \<const0>\;
  spo(59) <= \<const0>\;
  spo(58) <= \<const0>\;
  spo(57) <= \<const0>\;
  spo(56) <= \<const0>\;
  spo(55) <= \<const0>\;
  spo(54) <= \<const0>\;
  spo(53) <= \<const0>\;
  spo(52) <= \<const0>\;
  spo(51) <= \<const0>\;
  spo(50) <= \<const0>\;
  spo(49) <= \<const0>\;
  spo(48) <= \<const0>\;
  spo(47) <= \<const0>\;
  spo(46) <= \<const0>\;
  spo(45) <= \<const0>\;
  spo(44) <= \<const0>\;
  spo(43) <= \<const0>\;
  spo(42) <= \<const0>\;
  spo(41) <= \<const0>\;
  spo(40) <= \<const0>\;
  spo(39) <= \<const0>\;
  spo(38) <= \<const0>\;
  spo(37) <= \<const0>\;
  spo(36) <= \<const0>\;
  spo(35) <= \<const0>\;
  spo(34) <= \<const0>\;
  spo(33) <= \<const0>\;
  spo(32) <= \<const0>\;
  spo(31) <= \<const0>\;
  spo(30) <= \<const0>\;
  spo(29) <= \<const0>\;
  spo(28) <= \<const0>\;
  spo(27) <= \<const0>\;
  spo(26) <= \<const0>\;
  spo(25) <= \<const0>\;
  spo(24) <= \<const0>\;
  spo(23) <= \<const0>\;
  spo(22) <= \<const0>\;
  spo(21) <= \<const0>\;
  spo(20) <= \<const0>\;
  spo(19) <= \<const0>\;
  spo(18) <= \<const0>\;
  spo(17) <= \<const0>\;
  spo(16) <= \<const0>\;
  spo(15) <= \<const0>\;
  spo(14) <= \<const0>\;
  spo(13) <= \<const0>\;
  spo(12) <= \<const0>\;
  spo(11) <= \<const0>\;
  spo(10) <= \<const0>\;
  spo(9) <= \<const0>\;
  spo(8) <= \<const0>\;
  spo(7) <= \<const0>\;
  spo(6) <= \<const0>\;
  spo(5) <= \<const0>\;
  spo(4) <= \<const0>\;
  spo(3) <= \<const0>\;
  spo(2) <= \<const0>\;
  spo(1) <= \<const0>\;
  spo(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
