<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AMDGPURegisterBankInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">addMappingFromTable</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt;&gt; Table) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab56c620be1d666d3be7f03c77a81a6c4">addMappingFromTable</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt;&gt; Table) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a>(const GCNSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(const OperandsMapper &amp;OpdMapper)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a784b7fe346269e08027c02394906590c">applyMappingImage</a>(MachineInstr &amp;MI, const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI, int RSrcIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a>(const OperandsMapper &amp;OpdMapper) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#aef343538f514af9f537db195fe4b4c09">applyMappingWideLoad</a>(MachineInstr &amp;MI, const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(MachineIRBuilder &amp;B, Register DstReg, Register SrcReg) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a>(const RegisterBank &amp;Dst, const RegisterBank &amp;Src, unsigned Size) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, unsigned OpIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a>(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(MachineIRBuilder &amp;B, iterator_range&lt; MachineBasicBlock::iterator &gt; Range, SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a>(MachineIRBuilder &amp;B, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a>(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a>(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a>(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI, int RsrcIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a>(Register Reg, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(Iterator Begin, Iterator End) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a79c7faf05c1dc6276c4c90ccaedd004c">getOperandsMapping</a>(const SmallVectorImpl&lt; const ValueMapping *&gt; &amp;OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a06e759f2efa418a844fac20e06864a13">getOperandsMapping</a>(std::initializer_list&lt; const ValueMapping *&gt; OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(unsigned ID)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab51492ecd328c7de453d547728415fb0">getRegBank</a>(unsigned ID) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a>(const MachineInstr &amp;MI, unsigned OpIdx, const TargetInstrInfo &amp;TII, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a>(const TargetRegisterClass &amp;RC, LLT) const override</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9472eb1a4710e767b9292063f952a171">getRegBankID</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, unsigned Default=AMDGPU::VGPRRegBankID) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a>(const PartialMapping *BreakDown, unsigned NumBreakDowns) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a>(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a335fb9597dcba14470c14b1d6d05815d">lowerScalarMinMax</a>(MachineIRBuilder &amp;B, MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a>(RegisterBank **RegBanks, unsigned NumRegBanks)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a>()</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acc5c829cd106cc20cf62055af0511d75">ScalarAddx2</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa5e1be86d4ab22aaccc61651b329dc69">selectStoreIntrinsic</a>(MachineIRBuilder &amp;B, MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(MachineIRBuilder &amp;B, SmallVector&lt; Register, 2 &gt; &amp;Regs, LLT HalfTy, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a>(MachineIRBuilder &amp;B, Register Offset) const</td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a></td><td class="entry"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adfc18e55a3e73fd3c2d0ce8617a58158">VectorAdd</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a>()=default</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:19 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
