Voltageboard settings: [1.125, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877906941, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 0	Row	10	 0	9 	 9 	 0.09	1656205148.6540499 
0	0	 4	 0	Col	10	 1	200 	 456 	 4.56	1656205148.6540499 
0	0	 4	 0	Row	112	 14	110 	 3694 	 36.94	1656205148.6540499 
0	0	 4	 0	Col	112	 11	208 	 3024 	 30.24	1656205148.6540499 
1	0	 4	 0	Row	237	 6	76 	 1612 	 16.12	1656205149.2107618 
1	0	 4	 0	Col	237	 5	172 	 1452 	 14.52	1656205149.2107618 
2	0	 4	 0	Row	234	 9	241 	 2545 	 25.45	1656205149.675796 
2	0	 4	 0	Col	234	 9	130 	 2434 	 24.34	1656205149.675796 
3	0	 4	 0	Row	103	 7	132 	 1924 	 19.24	1656205150.1436765 
3	0	 4	 0	Col	103	 7	32 	 1824 	 18.24	1656205150.1436765 
4	0	 4	 0	Row	100	 5	66 	 1346 	 13.46	1656205150.6104174 
4	0	 4	 0	Col	100	 4	236 	 1260 	 12.6	1656205150.6104174 
5	0	 4	 0	Row	97	 13	99 	 3427 	 34.27	1656205151.0911381 
5	0	 4	 0	Col	97	 12	232 	 3304 	 33.04	1656205151.0911381 
6	0	 4	 0	Row	95	 5	192 	 1472 	 14.72	1656205151.569221 
6	0	 4	 0	Col	95	 5	74 	 1354 	 13.54	1656205151.569221 
7	0	 4	 0	Row	92	 15	87 	 3927 	 39.27	1656205152.066976 
7	0	 4	 0	Col	92	 14	248 	 3832 	 38.32	1656205152.066976 
8	0	 4	 0	Row	217	 9	251 	 2555 	 25.55	1656205152.5504074 
8	0	 4	 0	Col	217	 9	131 	 2435 	 24.35	1656205152.5504074 
9	0	 4	 0	Row	214	 3	96 	 864 	 8.64	1656205153.0284743 
9	0	 4	 0	Col	214	 2	226 	 738 	 7.38	1656205153.0284743 
10	0	 4	 0	Row	211	 8	49 	 2097 	 20.97	1656205153.510985 
10	0	 4	 0	Col	211	 7	176 	 1968 	 19.68	1656205153.510985 
11	0	 4	 0	Row	209	 7	98 	 1890 	 18.9	1656205153.9885404 
11	0	 4	 0	Col	209	 6	237 	 1773 	 17.73	1656205153.9885404 
12	0	 4	 0	Row	206	 13	132 	 3460 	 34.6	1656205154.4692106 
12	0	 4	 0	Col	206	 13	65 	 3393 	 33.93	1656205154.4692106 
13	0	 4	 0	Row	75	 1	65 	 321 	 3.21	1656205154.9499907 
13	0	 4	 0	Col	75	 0	210 	 210 	 2.1	1656205154.9499907 
14	0	 4	 0	Row	72	 1	80 	 336 	 3.36	1656205155.430325 
14	0	 4	 0	Col	72	 1	4 	 260 	 2.6	1656205155.430325 
15	0	 4	 0	Row	69	 0	217 	 217 	 2.17	1656205155.9146285 
15	0	 4	 0	Col	69	 0	117 	 117 	 1.17	1656205155.9146285 
16	0	 4	 0	Row	67	 2	167 	 679 	 6.79	1656205156.3946724 
16	0	 4	 0	Col	67	 2	68 	 580 	 5.8	1656205156.3946724 
17	0	 4	 0	Row	192	 5	126 	 1406 	 14.06	1656205156.8742747 
17	0	 4	 0	Col	192	 5	52 	 1332 	 13.32	1656205156.8742747 
17	0	 4	 0	Row	192	 1	239 	 495 	 4.95	1656205156.8742747 
17	0	 4	 0	Col	192	 1	119 	 375 	 3.75	1656205156.8742747 
18	0	 4	 0	Row	189	 11	217 	 3033 	 30.33	1656205157.3542879 
18	0	 4	 0	Col	189	 11	149 	 2965 	 29.65	1656205157.3542879 
19	0	 4	 0	Row	186	 14	118 	 3702 	 37.02	1656205157.8213751 
19	0	 4	 0	Col	186	 14	9 	 3593 	 35.93	1656205157.8213751 
20	0	 4	 0	Row	183	 2	40 	 552 	 5.52	1656205158.3044622 
20	0	 4	 0	Col	183	 1	189 	 445 	 4.45	1656205158.3044622 
21	0	 4	 0	Row	181	 5	80 	 1360 	 13.6	1656205158.7680972 
21	0	 4	 0	Col	181	 4	234 	 1258 	 12.58	1656205158.7680972 
22	0	 4	 0	Row	178	 7	185 	 1977 	 19.77	1656205159.24998 
22	0	 4	 0	Col	178	 7	91 	 1883 	 18.83	1656205159.24998 
23	0	 4	 0	Row	175	 0	169 	 169 	 1.69	1656205159.7340894 
23	0	 4	 0	Col	175	 0	77 	 77 	 0.77	1656205159.7340894 
24	0	 4	 0	Row	44	 8	164 	 2212 	 22.12	1656205160.2165937 
24	0	 4	 0	Col	44	 8	36 	 2084 	 20.84	1656205160.2165937 
25	0	 4	 0	Row	41	 8	252 	 2300 	 23.0	1656205160.6979556 
25	0	 4	 0	Col	41	 8	117 	 2165 	 21.65	1656205160.6979556 
26	0	 4	 0	Row	39	 0	201 	 201 	 2.01	1656205161.1790812 
26	0	 4	 0	Col	39	 0	129 	 129 	 1.29	1656205161.1790812 
27	0	 4	 0	Row	36	 3	173 	 941 	 9.41	1656205161.6612773 
27	0	 4	 0	Col	36	 3	47 	 815 	 8.15	1656205161.6612773 
28	0	 4	 0	Row	161	 4	235 	 1259 	 12.59	1656205162.1435769 
28	0	 4	 0	Col	161	 4	129 	 1153 	 11.53	1656205162.1435769 
29	0	 4	 0	Row	158	 9	111 	 2415 	 24.15	1656205162.6222353 
29	0	 4	 0	Col	158	 8	243 	 2291 	 22.91	1656205162.6222353 
30	0	 4	 0	Row	156	 3	137 	 905 	 9.05	1656205163.0909631 
30	0	 4	 0	Col	155	 3	40 	 808 	 8.08	1656205163.0909631 
31	0	 4	 0	Row	153	 0	52 	 52 	 0.52	1656205163.572454 
31	0	 4	 0	Col	153	 15	195 	 4035 	 40.35	1656205163.572454 
32	0	 4	 0	Row	150	 4	168 	 1192 	 11.92	1656205164.0529099 
32	0	 4	 0	Col	150	 4	48 	 1072 	 10.72	1656205164.0529099 
