/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [26:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_9z : celloutsig_1_7z[2];
  assign celloutsig_0_4z = ~(celloutsig_0_0z[4] | celloutsig_0_1z[0]);
  assign celloutsig_0_15z = in_data[0] | ~(celloutsig_0_10z);
  assign celloutsig_1_12z = celloutsig_1_1z | ~(celloutsig_1_4z[2]);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_1z[11:6];
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 27'h0000000;
    else _01_ <= { celloutsig_0_0z[6:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[155:154], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= in_data[118:112];
  assign celloutsig_1_1z = ! in_data[142:140];
  assign celloutsig_1_3z = ! { in_data[146:121], celloutsig_1_1z };
  assign celloutsig_1_8z = ! { in_data[183:165], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:1] || in_data[62:54];
  assign celloutsig_1_9z = { celloutsig_1_5z[4:0], celloutsig_1_8z, celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_8z } < { celloutsig_1_5z[8:4], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_16z = { _00_[4:3], celloutsig_0_11z } % { 1'h1, _00_[2:1] };
  assign celloutsig_1_5z = { in_data[166:162], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2] };
  assign celloutsig_0_6z = { in_data[48:30], _00_, celloutsig_0_2z } != { in_data[92:83], _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[3], celloutsig_1_0z, celloutsig_1_2z } != { celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_4z[2] };
  assign celloutsig_1_10z = { in_data[108:102], celloutsig_1_1z, celloutsig_1_9z } != { in_data[173:167], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_0z = - in_data[59:52];
  assign celloutsig_0_1z = - { in_data[35:26], celloutsig_0_0z };
  assign celloutsig_0_10z = & in_data[65:39];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_11z = ^ { _01_[11:2], celloutsig_0_10z };
  assign celloutsig_0_3z = ^ { in_data[53:48], celloutsig_0_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[2], celloutsig_1_4z[2], celloutsig_1_1z } >> { celloutsig_1_4z[2], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_0z = ~((in_data[174] & in_data[114]) | in_data[188]);
  assign celloutsig_1_4z[2] = ~ celloutsig_1_1z;
  assign celloutsig_1_4z[1:0] = { celloutsig_1_4z[2], celloutsig_1_4z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
