INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sources_1/new/dataProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataProcessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalDownConverter
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tdata_r' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:37]
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tdata_i' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:38]
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/sim_1/new/dataProcessor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataProcessor_tb
