
C:\Users\adith\AppData\Local\arduino\sketches\9D65C548E3BC1AAD1D5B6374A67DFBAB/dsp_firmware.ino.elf:     file format elf32-littlearm


Disassembly of section .text.code:

60001400 <memory_copy>:
	if (dest == src) return;
	do {
		*dest++ = *src++;
	} while (dest < dest_end);
#else
	asm volatile(
60001400:	4281      	cmp	r1, r0
60001402:	d005      	beq.n	60001410 <memory_copy+0x10>
60001404:	f851 3b04 	ldr.w	r3, [r1], #4
60001408:	f840 3b04 	str.w	r3, [r0], #4
6000140c:	4282      	cmp	r2, r0
6000140e:	d8f9      	bhi.n	60001404 <memory_copy+0x4>
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	"2:					\n"
	: [dest] "+r" (dest), [src] "+r" (src) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001410:	4770      	bx	lr
60001412:	bf00      	nop

60001414 <memory_clear.constprop.0>:
#if 0
	while (dest < dest_end) {
		*dest++ = 0;
	}
#else
	asm volatile(
60001414:	4a04      	ldr	r2, [pc, #16]	; (60001428 <memory_clear.constprop.0+0x14>)
60001416:	4905      	ldr	r1, [pc, #20]	; (6000142c <memory_clear.constprop.0+0x18>)
60001418:	f04f 0300 	mov.w	r3, #0
6000141c:	f842 3b04 	str.w	r3, [r2], #4
60001420:	4291      	cmp	r1, r2
60001422:	d8fb      	bhi.n	6000141c <memory_clear.constprop.0+0x8>
	"1:	str.w	r3, [%[dest]], #4	\n"
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	: [dest] "+r" (dest) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001424:	4770      	bx	lr
60001426:	bf00      	nop
60001428:	200012c0 	.word	0x200012c0
6000142c:	20001720 	.word	0x20001720

60001430 <ResetHandler2>:
{
60001430:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	__asm__ volatile("dsb":::"memory");
60001434:	f3bf 8f4f 	dsb	sy
	asm volatile("nop");
60001438:	bf00      	nop
	asm volatile("nop");
6000143a:	bf00      	nop
	asm volatile("nop");
6000143c:	bf00      	nop
	asm volatile("nop");
6000143e:	bf00      	nop
	startup_early_hook(); // must be in FLASHMEM, as ITCM is not yet initialized!
60001440:	f000 f918 	bl	60001674 <startup_default_early_hook>
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001444:	4b68      	ldr	r3, [pc, #416]	; (600015e8 <ResetHandler2+0x1b8>)
60001446:	2208      	movs	r2, #8
60001448:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	asm volatile("nop");
6000144c:	bf00      	nop
	asm volatile("nop");
6000144e:	bf00      	nop
	asm volatile("nop");
60001450:	bf00      	nop
	asm volatile("nop");
60001452:	bf00      	nop
	asm volatile("nop");
60001454:	bf00      	nop
	asm volatile("nop");
60001456:	bf00      	nop
	asm volatile("nop");
60001458:	bf00      	nop
	asm volatile("nop");
6000145a:	bf00      	nop
	asm volatile("nop");
6000145c:	bf00      	nop
	asm volatile("nop");
6000145e:	bf00      	nop
	asm volatile("nop");
60001460:	bf00      	nop
	asm volatile("nop");
60001462:	bf00      	nop
	asm volatile("nop");
60001464:	bf00      	nop
	asm volatile("nop");
60001466:	bf00      	nop
	asm volatile("nop");
60001468:	bf00      	nop
	asm volatile("nop");
6000146a:	bf00      	nop
	memory_copy(&_stext, &_stextload, &_etext);
6000146c:	4a5f      	ldr	r2, [pc, #380]	; (600015ec <ResetHandler2+0x1bc>)
6000146e:	4960      	ldr	r1, [pc, #384]	; (600015f0 <ResetHandler2+0x1c0>)
60001470:	4860      	ldr	r0, [pc, #384]	; (600015f4 <ResetHandler2+0x1c4>)
60001472:	f7ff ffc5 	bl	60001400 <memory_copy>
	memory_copy(&_sdata, &_sdataload, &_edata);
60001476:	4a60      	ldr	r2, [pc, #384]	; (600015f8 <ResetHandler2+0x1c8>)
60001478:	4960      	ldr	r1, [pc, #384]	; (600015fc <ResetHandler2+0x1cc>)
6000147a:	4861      	ldr	r0, [pc, #388]	; (60001600 <ResetHandler2+0x1d0>)
6000147c:	f7ff ffc0 	bl	60001400 <memory_copy>
	memory_clear(&_sbss, &_ebss);
60001480:	4c60      	ldr	r4, [pc, #384]	; (60001604 <ResetHandler2+0x1d4>)
60001482:	f7ff ffc7 	bl	60001414 <memory_clear.constprop.0>
	SCB_CPACR = 0x00F00000;
60001486:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
6000148a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
6000148e:	2300      	movs	r3, #0
60001490:	4a5d      	ldr	r2, [pc, #372]	; (60001608 <ResetHandler2+0x1d8>)
	SCB_CPACR = 0x00F00000;
60001492:	f8c1 0d88 	str.w	r0, [r1, #3464]	; 0xd88
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
60001496:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
6000149a:	3301      	adds	r3, #1
6000149c:	2bb0      	cmp	r3, #176	; 0xb0
6000149e:	d1fa      	bne.n	60001496 <ResetHandler2+0x66>
600014a0:	4b5a      	ldr	r3, [pc, #360]	; (6000160c <ResetHandler2+0x1dc>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600014a2:	2180      	movs	r1, #128	; 0x80
600014a4:	4a5a      	ldr	r2, [pc, #360]	; (60001610 <ResetHandler2+0x1e0>)
600014a6:	f803 1b01 	strb.w	r1, [r3], #1
600014aa:	4293      	cmp	r3, r2
600014ac:	d1fb      	bne.n	600014a6 <ResetHandler2+0x76>
	SCB_VTOR = (uint32_t)_VectorsRam;
600014ae:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014b2:	4e4d      	ldr	r6, [pc, #308]	; (600015e8 <ResetHandler2+0x1b8>)
600014b4:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014b8:	f8df b184 	ldr.w	fp, [pc, #388]	; 60001640 <ResetHandler2+0x210>
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014bc:	f8df a184 	ldr.w	sl, [pc, #388]	; 60001644 <ResetHandler2+0x214>
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014c0:	f04f 31ff 	mov.w	r1, #4294967295
	SCB_VTOR = (uint32_t)_VectorsRam;
600014c4:	f8c5 4d08 	str.w	r4, [r5, #3336]	; 0xd08
	SYST_CVR = 0;
600014c8:	2700      	movs	r7, #0
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014ca:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014ce:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
600014d2:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014d6:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014da:	f8d5 3d24 	ldr.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014de:	f8df 8168 	ldr.w	r8, [pc, #360]	; 60001648 <ResetHandler2+0x218>
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014e6:	4a4b      	ldr	r2, [pc, #300]	; (60001614 <ResetHandler2+0x1e4>)
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e8:	f8c5 3d24 	str.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014ec:	f8d8 301c 	ldr.w	r3, [r8, #28]
600014f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014f8:	f8c8 301c 	str.w	r3, [r8, #28]
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
600014fc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
60001500:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001508:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
6000150c:	6691      	str	r1, [r2, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
6000150e:	66d1      	str	r1, [r2, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001510:	6711      	str	r1, [r2, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001512:	6751      	str	r1, [r2, #116]	; 0x74
	configure_cache();
60001514:	f000 f8b6 	bl	60001684 <configure_cache>
	_VectorsRam[14] = pendablesrvreq_isr;
60001518:	4b3f      	ldr	r3, [pc, #252]	; (60001618 <ResetHandler2+0x1e8>)
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000151a:	4940      	ldr	r1, [pc, #256]	; (6000161c <ResetHandler2+0x1ec>)
	_VectorsRam[14] = pendablesrvreq_isr;
6000151c:	63a3      	str	r3, [r4, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
6000151e:	4b40      	ldr	r3, [pc, #256]	; (60001620 <ResetHandler2+0x1f0>)
60001520:	63e3      	str	r3, [r4, #60]	; 0x3c
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001522:	2363      	movs	r3, #99	; 0x63
60001524:	616b      	str	r3, [r5, #20]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001526:	2303      	movs	r3, #3
	SYST_CVR = 0;
60001528:	61af      	str	r7, [r5, #24]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
6000152a:	612b      	str	r3, [r5, #16]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000152c:	4b3d      	ldr	r3, [pc, #244]	; (60001624 <ResetHandler2+0x1f4>)
6000152e:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001532:	f8d5 3dfc 	ldr.w	r3, [r5, #3580]	; 0xdfc
60001536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
6000153a:	f8c5 3dfc 	str.w	r3, [r5, #3580]	; 0xdfc
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000153e:	4b3a      	ldr	r3, [pc, #232]	; (60001628 <ResetHandler2+0x1f8>)
60001540:	681a      	ldr	r2, [r3, #0]
60001542:	f042 0201 	orr.w	r2, r2, #1
60001546:	601a      	str	r2, [r3, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001548:	685b      	ldr	r3, [r3, #4]
6000154a:	600b      	str	r3, [r1, #0]
	usb_pll_start();	
6000154c:	f000 fae4 	bl	60001b18 <usb_pll_start>
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001550:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	set_arm_clock(F_CPU);
60001554:	4835      	ldr	r0, [pc, #212]	; (6000162c <ResetHandler2+0x1fc>)
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001556:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000155a:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000155e:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	set_arm_clock(F_CPU);
60001562:	f000 fc71 	bl	60001e48 <__set_arm_clock_veneer>
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001566:	f8d8 106c 	ldr.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
6000156a:	4b31      	ldr	r3, [pc, #196]	; (60001630 <ResetHandler2+0x200>)
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000156c:	4a31      	ldr	r2, [pc, #196]	; (60001634 <ResetHandler2+0x204>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000156e:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
60001572:	f8c8 106c 	str.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
60001576:	601f      	str	r7, [r3, #0]
	PIT_TCTRL0 = 0;
60001578:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	PIT_TCTRL1 = 0;
6000157c:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	PIT_TCTRL2 = 0;
60001580:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
	PIT_TCTRL3 = 0;
60001584:	f8c3 7138 	str.w	r7, [r3, #312]	; 0x138
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
60001588:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000158a:	07db      	lsls	r3, r3, #31
6000158c:	d408      	bmi.n	600015a0 <ResetHandler2+0x170>
		SNVS_LPSRTCMR = 1546300800u >> 17;
6000158e:	f642 6315 	movw	r3, #11797	; 0x2e15
		SNVS_LPSRTCLR = 1546300800u << 15;
60001592:	4929      	ldr	r1, [pc, #164]	; (60001638 <ResetHandler2+0x208>)
60001594:	6551      	str	r1, [r2, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
60001596:	6513      	str	r3, [r2, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
60001598:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000159a:	f043 0301 	orr.w	r3, r3, #1
6000159e:	6393      	str	r3, [r2, #56]	; 0x38
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600015a0:	4a24      	ldr	r2, [pc, #144]	; (60001634 <ResetHandler2+0x204>)
600015a2:	4c26      	ldr	r4, [pc, #152]	; (6000163c <ResetHandler2+0x20c>)
600015a4:	6893      	ldr	r3, [r2, #8]
600015a6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600015aa:	6093      	str	r3, [r2, #8]
	configure_external_ram();
600015ac:	f000 f8f2 	bl	60001794 <configure_external_ram>
	analog_init();
600015b0:	f000 fc16 	bl	60001de0 <analog_init>
	pwm_init();
600015b4:	f000 fc60 	bl	60001e78 <__pwm_init_veneer>
	tempmon_init();
600015b8:	f000 fadc 	bl	60001b74 <tempmon_init>
	startup_middle_hook();
600015bc:	f000 f85c 	bl	60001678 <startup_default_middle_hook>
// Returns the number of milliseconds since your program started running.
// This 32 bit number will roll back to zero after about 49.7 days.  For a
// simpler way to build delays or timeouts, consider using elapsedMillis.
static inline uint32_t millis(void)
{
	return systick_millis_count;
600015c0:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015c2:	2b13      	cmp	r3, #19
600015c4:	d9fc      	bls.n	600015c0 <ResetHandler2+0x190>
	usb_init();
600015c6:	f000 fb6d 	bl	60001ca4 <usb_init>
600015ca:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_AFTER + TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
600015d0:	d3fb      	bcc.n	600015ca <ResetHandler2+0x19a>
	startup_debug_reset();
600015d2:	f000 f855 	bl	60001680 <startup_debug_reset>
	startup_late_hook();
600015d6:	f000 f851 	bl	6000167c <startup_default_late_hook>
	__libc_init_array();
600015da:	f000 fc31 	bl	60001e40 <____libc_init_array_veneer>
	main();
600015de:	f000 fc3b 	bl	60001e58 <__main_veneer>
	while (1) asm("WFI");
600015e2:	bf30      	wfi
600015e4:	e7fd      	b.n	600015e2 <ResetHandler2+0x1b2>
600015e6:	bf00      	nop
600015e8:	400d8000 	.word	0x400d8000
600015ec:	00002fd0 	.word	0x00002fd0
600015f0:	60001f90 	.word	0x60001f90
600015f4:	00000000 	.word	0x00000000
600015f8:	200012c0 	.word	0x200012c0
600015fc:	60004f64 	.word	0x60004f64
60001600:	20000000 	.word	0x20000000
60001604:	20001000 	.word	0x20001000
60001608:	00001145 	.word	0x00001145
6000160c:	e000e400 	.word	0xe000e400
60001610:	e000e4a0 	.word	0xe000e4a0
60001614:	400ac000 	.word	0x400ac000
60001618:	00002545 	.word	0x00002545
6000161c:	200016b4 	.word	0x200016b4
60001620:	00002549 	.word	0x00002549
60001624:	20200000 	.word	0x20200000
60001628:	e0001000 	.word	0xe0001000
6000162c:	23c34600 	.word	0x23c34600
60001630:	40084000 	.word	0x40084000
60001634:	400d4000 	.word	0x400d4000
60001638:	56c00000 	.word	0x56c00000
6000163c:	200016b8 	.word	0x200016b8
60001640:	2018101b 	.word	0x2018101b
60001644:	13110d0c 	.word	0x13110d0c
60001648:	400fc000 	.word	0x400fc000

6000164c <ResetHandler>:
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000164c:	4b05      	ldr	r3, [pc, #20]	; (60001664 <ResetHandler+0x18>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000164e:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001652:	4a05      	ldr	r2, [pc, #20]	; (60001668 <ResetHandler+0x1c>)
	IOMUXC_GPR_GPR16 = 0x00200007;
60001654:	4805      	ldr	r0, [pc, #20]	; (6000166c <ResetHandler+0x20>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001656:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001658:	6418      	str	r0, [r3, #64]	; 0x40
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165a:	4a05      	ldr	r2, [pc, #20]	; (60001670 <ResetHandler+0x24>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000165c:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165e:	4695      	mov	sp, r2
	ResetHandler2();
60001660:	f7ff fee6 	bl	60001430 <ResetHandler2>
60001664:	400ac000 	.word	0x400ac000
60001668:	aaaaaaab 	.word	0xaaaaaaab
6000166c:	00200007 	.word	0x00200007
60001670:	20078000 	.word	0x20078000

60001674 <startup_default_early_hook>:
FLASHMEM void startup_default_early_hook(void) {}
60001674:	4770      	bx	lr
60001676:	bf00      	nop

60001678 <startup_default_middle_hook>:
60001678:	4770      	bx	lr
6000167a:	bf00      	nop

6000167c <startup_default_late_hook>:
6000167c:	4770      	bx	lr
6000167e:	bf00      	nop

60001680 <startup_debug_reset>:
FLASHMEM void startup_debug_reset(void) { __asm__ volatile("nop"); }
60001680:	bf00      	nop
60001682:	4770      	bx	lr

60001684 <configure_cache>:
{
60001684:	b410      	push	{r4}
	SCB_MPU_CTRL = 0; // turn off MPU
60001686:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
6000168a:	2100      	movs	r1, #0
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
6000168c:	2410      	movs	r4, #16
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000168e:	4831      	ldr	r0, [pc, #196]	; (60001754 <configure_cache+0xd0>)
	SCB_MPU_CTRL = 0; // turn off MPU
60001690:	f8c3 1d94 	str.w	r1, [r3, #3476]	; 0xd94
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001694:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001698:	2411      	movs	r4, #17
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000169a:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
6000169e:	482e      	ldr	r0, [pc, #184]	; (60001758 <configure_cache+0xd4>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
600016a0:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016a4:	2412      	movs	r4, #18
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
600016a6:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016aa:	482c      	ldr	r0, [pc, #176]	; (6000175c <configure_cache+0xd8>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016ac:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b0:	4a2b      	ldr	r2, [pc, #172]	; (60001760 <configure_cache+0xdc>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016b2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016b6:	4c2b      	ldr	r4, [pc, #172]	; (60001764 <configure_cache+0xe0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b8:	f042 0215 	orr.w	r2, r2, #21
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016bc:	482a      	ldr	r0, [pc, #168]	; (60001768 <configure_cache+0xe4>)
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016be:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016c2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016c6:	4c29      	ldr	r4, [pc, #164]	; (6000176c <configure_cache+0xe8>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016c8:	4829      	ldr	r0, [pc, #164]	; (60001770 <configure_cache+0xec>)
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016ca:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016ce:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016d2:	4c28      	ldr	r4, [pc, #160]	; (60001774 <configure_cache+0xf0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016d4:	f8c3 2d9c 	str.w	r2, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016d8:	4827      	ldr	r0, [pc, #156]	; (60001778 <configure_cache+0xf4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016da:	4a28      	ldr	r2, [pc, #160]	; (6000177c <configure_cache+0xf8>)
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016dc:	f8c3 4da0 	str.w	r4, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016e0:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016e4:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016e8:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016ec:	4c24      	ldr	r4, [pc, #144]	; (60001780 <configure_cache+0xfc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016ee:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016f0:	4824      	ldr	r0, [pc, #144]	; (60001784 <configure_cache+0x100>)
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016f2:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016f6:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016fa:	4a23      	ldr	r2, [pc, #140]	; (60001788 <configure_cache+0x104>)
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016fc:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001700:	4c22      	ldr	r4, [pc, #136]	; (6000178c <configure_cache+0x108>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001702:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001706:	f102 6240 	add.w	r2, r2, #201326592	; 0xc000000
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000170a:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
6000170e:	4820      	ldr	r0, [pc, #128]	; (60001790 <configure_cache+0x10c>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001710:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
60001714:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
60001716:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
6000171a:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	asm("nop"); // allow a few cycles for bus writes before enable MPU
6000171e:	bf00      	nop
	asm("nop");
60001720:	bf00      	nop
	asm("nop");
60001722:	bf00      	nop
	asm("nop");
60001724:	bf00      	nop
	asm("nop");
60001726:	bf00      	nop
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001728:	2201      	movs	r2, #1
6000172a:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
	asm("dsb");
6000172e:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001732:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001736:	f8c3 1f50 	str.w	r1, [r3, #3920]	; 0xf50
	asm("dsb");
6000173a:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000173e:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001742:	f8d3 2d14 	ldr.w	r2, [r3, #3348]	; 0xd14
}
60001746:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000174a:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
6000174e:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
}
60001752:	4770      	bx	lr
60001754:	1000003f 	.word	0x1000003f
60001758:	07080025 	.word	0x07080025
6000175c:	00100009 	.word	0x00100009
60001760:	20001720 	.word	0x20001720
60001764:	00200013 	.word	0x00200013
60001768:	07020021 	.word	0x07020021
6000176c:	20000014 	.word	0x20000014
60001770:	13080025 	.word	0x13080025
60001774:	10000009 	.word	0x10000009
60001778:	20200016 	.word	0x20200016
6000177c:	130b0027 	.word	0x130b0027
60001780:	40000017 	.word	0x40000017
60001784:	60000018 	.word	0x60000018
60001788:	070b002f 	.word	0x070b002f
6000178c:	70000019 	.word	0x70000019
60001790:	8000001a 	.word	0x8000001a

60001794 <configure_external_ram>:
{
60001794:	b5f0      	push	{r4, r5, r6, r7, lr}
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
60001796:	4bb8      	ldr	r3, [pc, #736]	; (60001a78 <configure_external_ram+0x2e4>)
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
60001798:	2218      	movs	r2, #24
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
6000179a:	4eb8      	ldr	r6, [pc, #736]	; (60001a7c <configure_external_ram+0x2e8>)
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
6000179c:	2001      	movs	r0, #1
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
6000179e:	4fb8      	ldr	r7, [pc, #736]	; (60001a80 <configure_external_ram+0x2ec>)
{
600017a0:	b083      	sub	sp, #12
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017a2:	f8c3 625c 	str.w	r6, [r3, #604]	; 0x25c
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017a6:	49b7      	ldr	r1, [pc, #732]	; (60001a84 <configure_external_ram+0x2f0>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
600017a8:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017ac:	4db6      	ldr	r5, [pc, #728]	; (60001a88 <configure_external_ram+0x2f4>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017ae:	f8c3 6264 	str.w	r6, [r3, #612]	; 0x264
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b2:	f5a6 4630 	sub.w	r6, r6, #45056	; 0xb000
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017b6:	4cb5      	ldr	r4, [pc, #724]	; (60001a8c <configure_external_ram+0x2f8>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b8:	f8c3 6268 	str.w	r6, [r3, #616]	; 0x268
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017bc:	f8c3 526c 	str.w	r5, [r3, #620]	; 0x26c
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c0:	f8c3 5270 	str.w	r5, [r3, #624]	; 0x270
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c4:	f8c3 5274 	str.w	r5, [r3, #628]	; 0x274
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c8:	f8c3 5278 	str.w	r5, [r3, #632]	; 0x278
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017cc:	f248 750c 	movw	r5, #34572	; 0x870c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
600017d0:	66da      	str	r2, [r3, #108]	; 0x6c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DQS
600017d2:	671a      	str	r2, [r3, #112]	; 0x70
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS0_B (RAM)
600017d4:	675a      	str	r2, [r3, #116]	; 0x74
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SCLK
600017d6:	679a      	str	r2, [r3, #120]	; 0x78
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
600017d8:	67da      	str	r2, [r3, #124]	; 0x7c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
600017da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
600017de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3
600017e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017e6:	f8c1 032c 	str.w	r0, [r1, #812]	; 0x32c
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017ea:	4aa9      	ldr	r2, [pc, #676]	; (60001a90 <configure_external_ram+0x2fc>)
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 1; // GPIO_EMC_26 for Mode: ALT8
600017ec:	f8c1 0330 	str.w	r0, [r1, #816]	; 0x330
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 1; // GPIO_EMC_27 for Mode: ALT8
600017f0:	f8c1 0334 	str.w	r0, [r1, #820]	; 0x334
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
600017f4:	f8c1 0338 	str.w	r0, [r1, #824]	; 0x338
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
600017f8:	f8c1 033c 	str.w	r0, [r1, #828]	; 0x33c
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8
600017fc:	f8c1 0350 	str.w	r0, [r1, #848]	; 0x350
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001800:	69a1      	ldr	r1, [r4, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
60001802:	4ba4      	ldr	r3, [pc, #656]	; (60001a94 <configure_external_ram+0x300>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001804:	400a      	ands	r2, r1
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001806:	48a4      	ldr	r0, [pc, #656]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001808:	49a4      	ldr	r1, [pc, #656]	; (60001a9c <configure_external_ram+0x308>)
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
6000180a:	4313      	orrs	r3, r2
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000180c:	4aa4      	ldr	r2, [pc, #656]	; (60001aa0 <configure_external_ram+0x30c>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
6000180e:	61a3      	str	r3, [r4, #24]
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);
60001810:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
60001814:	f043 030c 	orr.w	r3, r3, #12
60001818:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
6000181c:	f04f 34ff 	mov.w	r4, #4294967295
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001820:	6803      	ldr	r3, [r0, #0]
60001822:	f043 0302 	orr.w	r3, r3, #2
60001826:	6003      	str	r3, [r0, #0]
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001828:	6803      	ldr	r3, [r0, #0]
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000182a:	402b      	ands	r3, r5
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
6000182c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
60001830:	431a      	orrs	r2, r3
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001832:	4b9c      	ldr	r3, [pc, #624]	; (60001aa4 <configure_external_ram+0x310>)
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001834:	6002      	str	r2, [r0, #0]
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
60001836:	6044      	str	r4, [r0, #4]
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001838:	688a      	ldr	r2, [r1, #8]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000183a:	4c9b      	ldr	r4, [pc, #620]	; (60001aa8 <configure_external_ram+0x314>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000183c:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000183e:	4a9b      	ldr	r2, [pc, #620]	; (60001aac <configure_external_ram+0x318>)
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001840:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001844:	6083      	str	r3, [r0, #8]
	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
60001846:	68c3      	ldr	r3, [r0, #12]
60001848:	f023 0378 	bic.w	r3, r3, #120	; 0x78
6000184c:	60c3      	str	r3, [r0, #12]
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000184e:	6a03      	ldr	r3, [r0, #32]
60001850:	4013      	ands	r3, r2
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001852:	4323      	orrs	r3, r4
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001854:	6203      	str	r3, [r0, #32]
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001856:	6a03      	ldr	r3, [r0, #32]
60001858:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF2CR0 = mask;
6000185a:	4a95      	ldr	r2, [pc, #596]	; (60001ab0 <configure_external_ram+0x31c>)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000185c:	4323      	orrs	r3, r4
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000185e:	4c95      	ldr	r4, [pc, #596]	; (60001ab4 <configure_external_ram+0x320>)
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001860:	6243      	str	r3, [r0, #36]	; 0x24
	FLEXSPI2_AHBRXBUF2CR0 = mask;
60001862:	6282      	str	r2, [r0, #40]	; 0x28
	FLEXSPI2_AHBRXBUF3CR0 = mask;
60001864:	62c2      	str	r2, [r0, #44]	; 0x2c
	FLEXSPI2_INTEN = 0;
60001866:	2200      	movs	r2, #0
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001868:	f8d1 30b8 	ldr.w	r3, [r1, #184]	; 0xb8
6000186c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001870:	f043 0301 	orr.w	r3, r3, #1
60001874:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001878:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
6000187c:	498e      	ldr	r1, [pc, #568]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
6000187e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001882:	f043 0301 	orr.w	r3, r3, #1
60001886:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000188a:	f240 6305 	movw	r3, #1541	; 0x605
	FLEXSPI2_INTEN = 0;
6000188e:	6102      	str	r2, [r0, #16]
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
60001890:	6605      	str	r5, [r0, #96]	; 0x60
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001892:	6704      	str	r4, [r0, #112]	; 0x70
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
60001894:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	FLEXSPI2_FLSHA2CR0 = 0x2000; // 8 MByte
60001898:	6645      	str	r5, [r0, #100]	; 0x64
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000189a:	6744      	str	r4, [r0, #116]	; 0x74
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
6000189c:	2402      	movs	r4, #2
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000189e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600018a2:	6803      	ldr	r3, [r0, #0]
600018a4:	f023 0302 	bic.w	r3, r3, #2
600018a8:	6003      	str	r3, [r0, #0]
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018aa:	6181      	str	r1, [r0, #24]
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ac:	4b83      	ldr	r3, [pc, #524]	; (60001abc <configure_external_ram+0x328>)
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018ae:	4984      	ldr	r1, [pc, #528]	; (60001ac0 <configure_external_ram+0x32c>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018b0:	61c4      	str	r4, [r0, #28]
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018b2:	f843 2b04 	str.w	r2, [r3], #4
600018b6:	428b      	cmp	r3, r1
600018b8:	d1fb      	bne.n	600018b2 <configure_external_ram+0x11e>
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
600018ba:	4a77      	ldr	r2, [pc, #476]	; (60001a98 <configure_external_ram+0x304>)
600018bc:	6813      	ldr	r3, [r2, #0]
600018be:	f043 0301 	orr.w	r3, r3, #1
600018c2:	6013      	str	r3, [r2, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
600018c4:	6813      	ldr	r3, [r2, #0]
600018c6:	f013 0301 	ands.w	r3, r3, #1
600018ca:	d1fb      	bne.n	600018c4 <configure_external_ram+0x130>
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018cc:	487a      	ldr	r0, [pc, #488]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ce:	2102      	movs	r1, #2
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018d0:	f240 64f5 	movw	r4, #1781	; 0x6f5
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018d4:	6190      	str	r0, [r2, #24]
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018d6:	f240 4099 	movw	r0, #1177	; 0x499
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018da:	61d1      	str	r1, [r2, #28]
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018dc:	f240 4166 	movw	r1, #1126	; 0x466
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018e0:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018e4:	f242 4401 	movw	r4, #9217	; 0x2401
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018e8:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018ec:	4975      	ldr	r1, [pc, #468]	; (60001ac4 <configure_external_ram+0x330>)
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018ee:	f8c2 0220 	str.w	r0, [r2, #544]	; 0x220
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018f2:	f8c2 1230 	str.w	r1, [r2, #560]	; 0x230
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
600018f6:	f240 4135 	movw	r1, #1077	; 0x435
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
600018fa:	4873      	ldr	r0, [pc, #460]	; (60001ac8 <configure_external_ram+0x334>)
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018fc:	f8c2 4234 	str.w	r4, [r2, #564]	; 0x234
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
60001900:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001904:	4c71      	ldr	r4, [pc, #452]	; (60001acc <configure_external_ram+0x338>)
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
60001906:	f8c2 0250 	str.w	r0, [r2, #592]	; 0x250
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000190a:	f242 2001 	movw	r0, #8705	; 0x2201
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
6000190e:	4970      	ldr	r1, [pc, #448]	; (60001ad0 <configure_external_ram+0x33c>)
60001910:	f8c2 1254 	str.w	r1, [r2, #596]	; 0x254
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001914:	2101      	movs	r1, #1
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001916:	f8c2 4260 	str.w	r4, [r2, #608]	; 0x260
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000191a:	f8c2 0264 	str.w	r0, [r2, #612]	; 0x264
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000191e:	485e      	ldr	r0, [pc, #376]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
60001920:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001924:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001928:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000192c:	6943      	ldr	r3, [r0, #20]
6000192e:	07da      	lsls	r2, r3, #31
60001930:	d5fc      	bpl.n	6000192c <configure_external_ram+0x198>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001932:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001934:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001936:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000193a:	4957      	ldr	r1, [pc, #348]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000193c:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
6000193e:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001942:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001946:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000194a:	694b      	ldr	r3, [r1, #20]
6000194c:	07db      	lsls	r3, r3, #31
6000194e:	d5fc      	bpl.n	6000194a <configure_external_ram+0x1b6>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001950:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001952:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001954:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001958:	4a4f      	ldr	r2, [pc, #316]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000195a:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
6000195c:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001960:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001964:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001968:	6953      	ldr	r3, [r2, #20]
6000196a:	07df      	lsls	r7, r3, #31
6000196c:	d5fc      	bpl.n	60001968 <configure_external_ram+0x1d4>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000196e:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001970:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001972:	4858      	ldr	r0, [pc, #352]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001974:	4948      	ldr	r1, [pc, #288]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001976:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001978:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000197c:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001980:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001984:	694b      	ldr	r3, [r1, #20]
60001986:	07de      	lsls	r6, r3, #31
60001988:	d5fc      	bpl.n	60001984 <configure_external_ram+0x1f0>
	uint32_t id = FLEXSPI2_RFDR0;
6000198a:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
	if (flexspi2_psram_id(0) == 0x5D0D) {
6000198e:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001992:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001994:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001996:	6148      	str	r0, [r1, #20]
	if (flexspi2_psram_id(0) == 0x5D0D) {
60001998:	4293      	cmp	r3, r2
6000199a:	d165      	bne.n	60001a68 <configure_external_ram+0x2d4>
	FLEXSPI2_IPCR0 = addr;
6000199c:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000199e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019a2:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019a4:	483c      	ldr	r0, [pc, #240]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
600019a6:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019aa:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019b2:	6943      	ldr	r3, [r0, #20]
600019b4:	07dd      	lsls	r5, r3, #31
600019b6:	d5fc      	bpl.n	600019b2 <configure_external_ram+0x21e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019b8:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019ba:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019be:	2100      	movs	r1, #0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019c0:	4a35      	ldr	r2, [pc, #212]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019c2:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
600019c4:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019c8:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019cc:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019d0:	6953      	ldr	r3, [r2, #20]
600019d2:	07dc      	lsls	r4, r3, #31
600019d4:	d5fc      	bpl.n	600019d0 <configure_external_ram+0x23c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019d6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019d8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019e0:	492d      	ldr	r1, [pc, #180]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019e2:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
600019e4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019e8:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ec:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019f0:	694b      	ldr	r3, [r1, #20]
600019f2:	07d8      	lsls	r0, r3, #31
600019f4:	d5fc      	bpl.n	600019f0 <configure_external_ram+0x25c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019f6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019f8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a00:	4a25      	ldr	r2, [pc, #148]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a02:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
60001a04:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001a08:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a10:	6953      	ldr	r3, [r2, #20]
60001a12:	07d9      	lsls	r1, r3, #31
60001a14:	d5fc      	bpl.n	60001a10 <configure_external_ram+0x27c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a16:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001a18:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a1c:	482d      	ldr	r0, [pc, #180]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a1e:	491e      	ldr	r1, [pc, #120]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a20:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001a22:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a26:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a2a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a2e:	694b      	ldr	r3, [r1, #20]
60001a30:	07da      	lsls	r2, r3, #31
60001a32:	d5fc      	bpl.n	60001a2e <configure_external_ram+0x29a>
	uint32_t id = FLEXSPI2_RFDR0;
60001a34:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a38:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a3c:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001a3e:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a40:	6148      	str	r0, [r1, #20]
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a42:	4293      	cmp	r3, r2
60001a44:	d050      	beq.n	60001ae8 <configure_external_ram+0x354>
60001a46:	2508      	movs	r5, #8
60001a48:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
			external_psram_size * 0x100000 -
60001a4c:	4922      	ldr	r1, [pc, #136]	; (60001ad8 <configure_external_ram+0x344>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a4e:	2000      	movs	r0, #0
			external_psram_size * 0x100000 -
60001a50:	4b22      	ldr	r3, [pc, #136]	; (60001adc <configure_external_ram+0x348>)
			external_psram_size = 16;
60001a52:	4a23      	ldr	r2, [pc, #140]	; (60001ae0 <configure_external_ram+0x34c>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a54:	9000      	str	r0, [sp, #0]
			external_psram_size = 16;
60001a56:	7015      	strb	r5, [r2, #0]
			external_psram_size * 0x100000 -
60001a58:	1a5a      	subs	r2, r3, r1
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a5a:	2301      	movs	r3, #1
60001a5c:	4821      	ldr	r0, [pc, #132]	; (60001ae4 <configure_external_ram+0x350>)
60001a5e:	4422      	add	r2, r4
60001a60:	f000 fa06 	bl	60001e70 <__sm_set_pool_veneer>
}
60001a64:	b003      	add	sp, #12
60001a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(&extmem_smalloc_pool, 0, sizeof(extmem_smalloc_pool));
60001a68:	4b1e      	ldr	r3, [pc, #120]	; (60001ae4 <configure_external_ram+0x350>)
60001a6a:	2200      	movs	r2, #0
60001a6c:	e9c3 2200 	strd	r2, r2, [r3]
60001a70:	e9c3 2202 	strd	r2, r2, [r3, #8]
}
60001a74:	b003      	add	sp, #12
60001a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001a78:	401f8000 	.word	0x401f8000
60001a7c:	0001b0f9 	.word	0x0001b0f9
60001a80:	000110f9 	.word	0x000110f9
60001a84:	401f8400 	.word	0x401f8400
60001a88:	000170f9 	.word	0x000170f9
60001a8c:	400fc000 	.word	0x400fc000
60001a90:	1ffffcff 	.word	0x1ffffcff
60001a94:	a0000300 	.word	0xa0000300
60001a98:	402a4000 	.word	0x402a4000
60001a9c:	402a8000 	.word	0x402a8000
60001aa0:	ffff0012 	.word	0xffff0012
60001aa4:	00f737ff 	.word	0x00f737ff
60001aa8:	80000040 	.word	0x80000040
60001aac:	7cf0ff00 	.word	0x7cf0ff00
60001ab0:	830f00ff 	.word	0x830f00ff
60001ab4:	00020063 	.word	0x00020063
60001ab8:	5af05af0 	.word	0x5af05af0
60001abc:	402a4200 	.word	0x402a4200
60001ac0:	402a4300 	.word	0x402a4300
60001ac4:	3018049f 	.word	0x3018049f
60001ac8:	0a1806eb 	.word	0x0a1806eb
60001acc:	0a180638 	.word	0x0a180638
60001ad0:	26013206 	.word	0x26013206
60001ad4:	00030004 	.word	0x00030004
60001ad8:	70000000 	.word	0x70000000
60001adc:	70000000 	.word	0x70000000
60001ae0:	200016de 	.word	0x200016de
60001ae4:	20001640 	.word	0x20001640
	FLEXSPI2_IPCR0 = addr;
60001ae8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001aec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001af0:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001af2:	4808      	ldr	r0, [pc, #32]	; (60001b14 <configure_external_ram+0x380>)
	FLEXSPI2_IPCR0 = addr;
60001af4:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001af8:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001afc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001b00:	6943      	ldr	r3, [r0, #20]
60001b02:	07db      	lsls	r3, r3, #31
60001b04:	d5fc      	bpl.n	60001b00 <configure_external_ram+0x36c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001b06:	2301      	movs	r3, #1
60001b08:	2510      	movs	r5, #16
60001b0a:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
60001b0e:	6143      	str	r3, [r0, #20]
			external_psram_size = 16;
60001b10:	e79c      	b.n	60001a4c <configure_external_ram+0x2b8>
60001b12:	bf00      	nop
60001b14:	402a4000 	.word	0x402a4000

60001b18 <usb_pll_start>:
{
60001b18:	b4f0      	push	{r4, r5, r6, r7}
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b1a:	4a15      	ldr	r2, [pc, #84]	; (60001b70 <usb_pll_start+0x58>)
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b1c:	2740      	movs	r7, #64	; 0x40
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b1e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b22:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b26:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b2a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b2e:	f243 0042 	movw	r0, #12354	; 0x3042
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b32:	6913      	ldr	r3, [r2, #16]
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001b34:	f013 0f02 	tst.w	r3, #2
60001b38:	d10e      	bne.n	60001b58 <usb_pll_start+0x40>
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
60001b3a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
60001b3e:	d00f      	beq.n	60001b60 <usb_pll_start+0x48>
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001b40:	f413 5f80 	tst.w	r3, #4096	; 0x1000
60001b44:	d00e      	beq.n	60001b64 <usb_pll_start+0x4c>
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001b46:	2b00      	cmp	r3, #0
60001b48:	daf3      	bge.n	60001b32 <usb_pll_start+0x1a>
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001b4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001b4e:	d10b      	bne.n	60001b68 <usb_pll_start+0x50>
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
60001b50:	065b      	lsls	r3, r3, #25
60001b52:	d50b      	bpl.n	60001b6c <usb_pll_start+0x54>
}
60001b54:	bcf0      	pop	{r4, r5, r6, r7}
60001b56:	4770      	bx	lr
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b58:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001b5a:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b5c:	6190      	str	r0, [r2, #24]
			continue;
60001b5e:	e7e8      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b60:	6155      	str	r5, [r2, #20]
			continue;
60001b62:	e7e6      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b64:	6156      	str	r6, [r2, #20]
			continue;
60001b66:	e7e4      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b68:	6191      	str	r1, [r2, #24]
			continue;
60001b6a:	e7e2      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b6c:	6157      	str	r7, [r2, #20]
			continue;
60001b6e:	e7e0      	b.n	60001b32 <usb_pll_start+0x1a>
60001b70:	400d8000 	.word	0x400d8000

60001b74 <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b74:	4a3f      	ldr	r2, [pc, #252]	; (60001c74 <tempmon_init+0x100>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b76:	2003      	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001b78:	493f      	ldr	r1, [pc, #252]	; (60001c78 <tempmon_init+0x104>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b7a:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b7e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001b82:	f04f 0c00 	mov.w	ip, #0
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b86:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 60001c7c <tempmon_init+0x108>
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b8a:	f023 0301 	bic.w	r3, r3, #1
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b8e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 60001c80 <tempmon_init+0x10c>
{
60001b92:	b430      	push	{r4, r5}
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b98:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  calibrationData = HW_OCOTP_ANA1;
60001b9c:	f8d1 10e0 	ldr.w	r1, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba0:	4d38      	ldr	r5, [pc, #224]	; (60001c84 <tempmon_init+0x110>)
60001ba2:	b2cb      	uxtb	r3, r1
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001ba4:	4c38      	ldr	r4, [pc, #224]	; (60001c88 <tempmon_init+0x114>)
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001ba6:	4839      	ldr	r0, [pc, #228]	; (60001c8c <tempmon_init+0x118>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba8:	602b      	str	r3, [r5, #0]
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001baa:	ee07 3a90 	vmov	s15, r3
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bae:	0d0b      	lsrs	r3, r1, #20
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bb0:	f3c1 210b 	ubfx	r1, r1, #8, #12
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bb8:	ee06 3a90 	vmov	s13, r3
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bbc:	ee07 1a10 	vmov	s14, r1
60001bc0:	4b33      	ldr	r3, [pc, #204]	; (60001c90 <tempmon_init+0x11c>)
60001bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bc6:	6021      	str	r1, [r4, #0]
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bc8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001bcc:	4931      	ldr	r1, [pc, #196]	; (60001c94 <tempmon_init+0x120>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bce:	ee37 6ac6 	vsub.f32	s12, s15, s12
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bd2:	ee37 5ac5 	vsub.f32	s10, s15, s10
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bd6:	ee76 6ac7 	vsub.f32	s13, s13, s14
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bda:	ee77 7ae5 	vsub.f32	s15, s15, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bde:	ee26 6a26 	vmul.f32	s12, s12, s13
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001be2:	edc3 6a00 	vstr	s13, [r3]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001be6:	ee25 5a26 	vmul.f32	s10, s10, s13
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001bea:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bee:	ee67 4aa6 	vmul.f32	s9, s15, s13
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bf2:	edc0 7a00 	vstr	s15, [r0]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bf6:	eec6 5a27 	vdiv.f32	s11, s12, s15
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001bfa:	4827      	ldr	r0, [pc, #156]	; (60001c98 <tempmon_init+0x124>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bfc:	ee85 6a27 	vdiv.f32	s12, s10, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c00:	eec4 6aa7 	vdiv.f32	s13, s9, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c04:	ee75 5a87 	vadd.f32	s11, s11, s14
60001c08:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c0c:	ee36 6a07 	vadd.f32	s12, s12, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c10:	ee15 4a90 	vmov	r4, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c14:	eebc 6ac6 	vcvt.u32.f32	s12, s12
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c18:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c1c:	ee76 7a87 	vadd.f32	s15, s13, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c24:	ee16 3a10 	vmov	r3, s12
60001c28:	f8d2 4190 	ldr.w	r4, [r2, #400]	; 0x190
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c30:	ea01 4103 	and.w	r1, r1, r3, lsl #16
60001c34:	4321      	orrs	r1, r4
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c36:	ee17 3a90 	vmov	r3, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c3a:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001c42:	f8d2 1190 	ldr.w	r1, [r2, #400]	; 0x190
60001c46:	430b      	orrs	r3, r1
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* volatile _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
60001c48:	4914      	ldr	r1, [pc, #80]	; (60001c9c <tempmon_init+0x128>)
60001c4a:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
60001c4e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
60001c52:	f043 0302 	orr.w	r3, r3, #2
60001c56:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
60001c5a:	4b11      	ldr	r3, [pc, #68]	; (60001ca0 <tempmon_init+0x12c>)
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001c5c:	f880 c040 	strb.w	ip, [r0, #64]	; 0x40
60001c60:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
60001c68:	2201      	movs	r2, #1
}
60001c6a:	bc30      	pop	{r4, r5}
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
60001c70:	4770      	bx	lr
60001c72:	bf00      	nop
60001c74:	400d8100 	.word	0x400d8100
60001c78:	401f4400 	.word	0x401f4400
60001c7c:	42aa0000 	.word	0x42aa0000
60001c80:	42b40000 	.word	0x42b40000
60001c84:	200016a4 	.word	0x200016a4
60001c88:	200016a0 	.word	0x200016a0
60001c8c:	200016a8 	.word	0x200016a8
60001c90:	200016ac 	.word	0x200016ac
60001c94:	0fff0000 	.word	0x0fff0000
60001c98:	e000e400 	.word	0xe000e400
60001c9c:	20001000 	.word	0x20001000
60001ca0:	00001305 	.word	0x00001305

60001ca4 <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001ca4:	4b31      	ldr	r3, [pc, #196]	; (60001d6c <usb_init+0xc8>)
60001ca6:	f640 7261 	movw	r2, #3937	; 0xf61
{
60001caa:	b510      	push	{r4, lr}
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001cac:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001cb0:	f240 4404 	movw	r4, #1028	; 0x404
	usb_init_serialnumber();
60001cb4:	f000 f8d4 	bl	60001e60 <__usb_init_serialnumber_veneer>
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cb8:	4a2d      	ldr	r2, [pc, #180]	; (60001d70 <usb_init+0xcc>)
	USB1_BURSTSIZE = 0x0404;
60001cba:	492e      	ldr	r1, [pc, #184]	; (60001d74 <usb_init+0xd0>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cbc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cc0:	482d      	ldr	r0, [pc, #180]	; (60001d78 <usb_init+0xd4>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cc2:	f043 0303 	orr.w	r3, r3, #3
60001cc6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cca:	4b2c      	ldr	r3, [pc, #176]	; (60001d7c <usb_init+0xd8>)
	USB1_BURSTSIZE = 0x0404;
60001ccc:	f8c1 4160 	str.w	r4, [r1, #352]	; 0x160
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cd0:	6802      	ldr	r2, [r0, #0]
60001cd2:	421a      	tst	r2, r3
60001cd4:	d103      	bne.n	60001cde <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
60001cd6:	f8d1 31a8 	ldr.w	r3, [r1, #424]	; 0x1a8
60001cda:	079a      	lsls	r2, r3, #30
60001cdc:	d01b      	beq.n	60001d16 <usb_init+0x72>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001cde:	4a25      	ldr	r2, [pc, #148]	; (60001d74 <usb_init+0xd0>)
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
60001ce0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
60001ce4:	4b24      	ldr	r3, [pc, #144]	; (60001d78 <usb_init+0xd4>)
60001ce6:	6359      	str	r1, [r3, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001ce8:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cec:	f043 0302 	orr.w	r3, r3, #2
60001cf0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
60001cf4:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cf8:	079b      	lsls	r3, r3, #30
60001cfa:	d4fb      	bmi.n	60001cf4 <usb_init+0x50>
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001cfc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
60001d00:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d04:	4b1c      	ldr	r3, [pc, #112]	; (60001d78 <usb_init+0xd4>)
60001d06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001d0a:	f8c1 028c 	str.w	r0, [r1, #652]	; 0x28c
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001d0e:	2019      	movs	r0, #25
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d10:	639a      	str	r2, [r3, #56]	; 0x38
		delay(25);
60001d12:	f000 f89d 	bl	60001e50 <__delay_veneer>
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d16:	4a18      	ldr	r2, [pc, #96]	; (60001d78 <usb_init+0xd4>)
60001d18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d1c:	4c15      	ldr	r4, [pc, #84]	; (60001d74 <usb_init+0xd0>)
	USBPHY1_PWD = 0;
60001d1e:	2100      	movs	r1, #0
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d20:	6390      	str	r0, [r2, #56]	; 0x38
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d22:	200a      	movs	r0, #10
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d24:	4b16      	ldr	r3, [pc, #88]	; (60001d80 <usb_init+0xdc>)
	USBPHY1_PWD = 0;
60001d26:	6011      	str	r1, [r2, #0]
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d28:	f44f 7220 	mov.w	r2, #640	; 0x280
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d2c:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d30:	4618      	mov	r0, r3
60001d32:	f000 f899 	bl	60001e68 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
	endpoint_queue_head[1].config = (64 << 16);
60001d36:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d3a:	4603      	mov	r3, r0
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d3c:	f44f 0081 	mov.w	r0, #4227072	; 0x408000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d40:	f240 1143 	movw	r1, #323	; 0x143
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d44:	6018      	str	r0, [r3, #0]
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001d46:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
	endpoint_queue_head[1].config = (64 << 16);
60001d4a:	641a      	str	r2, [r3, #64]	; 0x40
60001d4c:	4b0d      	ldr	r3, [pc, #52]	; (60001d84 <usb_init+0xe0>)
60001d4e:	4a0e      	ldr	r2, [pc, #56]	; (60001d88 <usb_init+0xe4>)
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d50:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
60001d54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &usb_isr;
	attachInterruptVector(IRQ_USB1, &usb_isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d58:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
60001d5c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001d60:	2301      	movs	r3, #1
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d62:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	USB1_USBCMD = USB_USBCMD_RS;
60001d66:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	//transfer_log_head = 0;
	//transfer_log_count = 0;
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}
60001d6a:	bd10      	pop	{r4, pc}
60001d6c:	400d8000 	.word	0x400d8000
60001d70:	400fc000 	.word	0x400fc000
60001d74:	402e0000 	.word	0x402e0000
60001d78:	400d9000 	.word	0x400d9000
60001d7c:	001e1c00 	.word	0x001e1c00
60001d80:	20000000 	.word	0x20000000
60001d84:	20001000 	.word	0x20001000
60001d88:	000014ed 	.word	0x000014ed

60001d8c <_reboot_Teensyduino_>:


FLASHMEM __attribute__((noinline)) void _reboot_Teensyduino_(void)
{
60001d8c:	b508      	push	{r3, lr}
	if (!(HW_OCOTP_CFG5 & 0x02)) {
60001d8e:	4b0e      	ldr	r3, [pc, #56]	; (60001dc8 <_reboot_Teensyduino_+0x3c>)
60001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
60001d92:	079b      	lsls	r3, r3, #30
60001d94:	d400      	bmi.n	60001d98 <_reboot_Teensyduino_+0xc>
		asm("bkpt #251"); // run bootloader
60001d96:	befb      	bkpt	0x00fb
	} else {
		__disable_irq(); // secure mode NXP ROM reboot
60001d98:	b672      	cpsid	i
		USB1_USBCMD = 0;
60001d9a:	4b0c      	ldr	r3, [pc, #48]	; (60001dcc <_reboot_Teensyduino_+0x40>)
60001d9c:	2000      	movs	r0, #0
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d9e:	4a0c      	ldr	r2, [pc, #48]	; (60001dd0 <_reboot_Teensyduino_+0x44>)
		USB1_USBCMD = 0;
60001da0:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		// TODO: wipe all RAM for security
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001da4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001da8:	490a      	ldr	r1, [pc, #40]	; (60001dd4 <_reboot_Teensyduino_+0x48>)
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001daa:	f5a3 235f 	sub.w	r3, r3, #913408	; 0xdf000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001dae:	6411      	str	r1, [r2, #64]	; 0x40
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001db0:	469d      	mov	sp, r3
		__asm__ volatile("dsb":::"memory");
60001db2:	f3bf 8f4f 	dsb	sy
		volatile uint32_t * const p = (uint32_t *)0x20208000;
		*p = 0xEB120000;
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001db6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
		*p = 0xEB120000;
60001dba:	4807      	ldr	r0, [pc, #28]	; (60001dd8 <_reboot_Teensyduino_+0x4c>)
60001dbc:	4a07      	ldr	r2, [pc, #28]	; (60001ddc <_reboot_Teensyduino_+0x50>)
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dbe:	69db      	ldr	r3, [r3, #28]
		*p = 0xEB120000;
60001dc0:	6002      	str	r2, [r0, #0]
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dc2:	689b      	ldr	r3, [r3, #8]
60001dc4:	4798      	blx	r3
	}
	__builtin_unreachable();
60001dc6:	bf00      	nop
60001dc8:	401f4400 	.word	0x401f4400
60001dcc:	402e0000 	.word	0x402e0000
60001dd0:	400ac000 	.word	0x400ac000
60001dd4:	00200003 	.word	0x00200003
60001dd8:	20208000 	.word	0x20208000
60001ddc:	eb120000 	.word	0xeb120000

60001de0 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de0:	4b10      	ldr	r3, [pc, #64]	; (60001e24 <analog_init+0x44>)
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001de2:	20a0      	movs	r0, #160	; 0xa0
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001de4:	4a10      	ldr	r2, [pc, #64]	; (60001e28 <analog_init+0x48>)
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001de8:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
{
60001dec:	b410      	push	{r4}
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001dee:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001df0:	f240 6437 	movw	r4, #1591	; 0x637
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
60001df4:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001df6:	f441 7140 	orr.w	r1, r1, #768	; 0x300
60001dfa:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001dfc:	6454      	str	r4, [r2, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001dfe:	6490      	str	r0, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) {
60001e00:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e02:	061b      	lsls	r3, r3, #24
60001e04:	d4fc      	bmi.n	60001e00 <analog_init+0x20>
		//yield();
	}
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e06:	4a09      	ldr	r2, [pc, #36]	; (60001e2c <analog_init+0x4c>)
60001e08:	f240 6137 	movw	r1, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e0c:	23a0      	movs	r3, #160	; 0xa0
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e0e:	6451      	str	r1, [r2, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e10:	6493      	str	r3, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) {
60001e12:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e14:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001e18:	d1fb      	bne.n	60001e12 <analog_init+0x32>
		//yield();
	}
	calibrating = 0;
60001e1a:	4a05      	ldr	r2, [pc, #20]	; (60001e30 <analog_init+0x50>)
60001e1c:	7013      	strb	r3, [r2, #0]
}
60001e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
60001e22:	4770      	bx	lr
60001e24:	400fc000 	.word	0x400fc000
60001e28:	400c4000 	.word	0x400c4000
60001e2c:	400c8000 	.word	0x400c8000
60001e30:	200016dd 	.word	0x200016dd

60001e34 <_init>:
60001e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001e36:	bf00      	nop
60001e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001e3a:	bc08      	pop	{r3}
60001e3c:	469e      	mov	lr, r3
60001e3e:	4770      	bx	lr

60001e40 <____libc_init_array_veneer>:
60001e40:	f85f f000 	ldr.w	pc, [pc]	; 60001e44 <____libc_init_array_veneer+0x4>
60001e44:	00002cb9 	.word	0x00002cb9

60001e48 <__set_arm_clock_veneer>:
60001e48:	f85f f000 	ldr.w	pc, [pc]	; 60001e4c <__set_arm_clock_veneer+0x4>
60001e4c:	000009cd 	.word	0x000009cd

60001e50 <__delay_veneer>:
60001e50:	f85f f000 	ldr.w	pc, [pc]	; 60001e54 <__delay_veneer+0x4>
60001e54:	00000cbd 	.word	0x00000cbd

60001e58 <__main_veneer>:
60001e58:	f85f f000 	ldr.w	pc, [pc]	; 60001e5c <__main_veneer+0x4>
60001e5c:	00000e29 	.word	0x00000e29

60001e60 <__usb_init_serialnumber_veneer>:
60001e60:	f85f f000 	ldr.w	pc, [pc]	; 60001e64 <__usb_init_serialnumber_veneer+0x4>
60001e64:	00001c5d 	.word	0x00001c5d

60001e68 <__memset_veneer>:
60001e68:	f85f f000 	ldr.w	pc, [pc]	; 60001e6c <__memset_veneer+0x4>
60001e6c:	00002be5 	.word	0x00002be5

60001e70 <__sm_set_pool_veneer>:
60001e70:	f85f f000 	ldr.w	pc, [pc]	; 60001e74 <__sm_set_pool_veneer+0x4>
60001e74:	000025d9 	.word	0x000025d9

60001e78 <__pwm_init_veneer>:
60001e78:	f85f f000 	ldr.w	pc, [pc]	; 60001e7c <__pwm_init_veneer+0x4>
60001e7c:	00001051 	.word	0x00001051

60001e80 <__frame_dummy_init_array_entry>:
60001e80:	00000045 000001f5                       E.......

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <register_tm_clones>:
	while (SNVS_HPCR & SNVS_HPCR_RTC_EN); // wait
	// stop the SRTC
	SNVS_LPCR &= ~SNVS_LPCR_SRTC_ENV;
	while (SNVS_LPCR & SNVS_LPCR_SRTC_ENV); // wait
	// set the SRTC
	SNVS_LPSRTCLR = t << 15;
      20:	4805      	ldr	r0, [pc, #20]	; (38 <_teensy_model_identifier+0x13>)
	SNVS_LPSRTCMR = t >> 17;
	// start the SRTC
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      22:	4b06      	ldr	r3, [pc, #24]	; (3c <_teensy_model_identifier+0x17>)
	SNVS_LPSRTCMR = t >> 17;
      24:	1a1b      	subs	r3, r3, r0
	SNVS_LPSRTCLR = t << 15;
      26:	0fd9      	lsrs	r1, r3, #31
	SNVS_LPSRTCMR = t >> 17;
      28:	eb01 01a3 	add.w	r1, r1, r3, asr #2
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
      2c:	1049      	asrs	r1, r1, #1
      2e:	d002      	beq.n	36 <_teensy_model_identifier+0x11>
      30:	4b03      	ldr	r3, [pc, #12]	; (40 <_teensy_model_identifier+0x1b>)
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      32:	b103      	cbz	r3, 36 <_teensy_model_identifier+0x11>
      34:	4718      	bx	r3
      36:	4770      	bx	lr
	// start the RTC and sync it to the SRTC
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
      38:	200012c0 	.word	0x200012c0
      3c:	200012c0 	.word	0x200012c0
}
      40:	00000000 	.word	0x00000000

00000044 <frame_dummy>:
      44:	b508      	push	{r3, lr}
      46:	4b05      	ldr	r3, [pc, #20]	; (5c <frame_dummy+0x18>)
		return 0;
	}

	if (!new_pool || !new_pool_size) {
		if (smalloc_verify_pool(spool)) {
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4905      	ldr	r1, [pc, #20]	; (60 <frame_dummy+0x1c>)
      4c:	4805      	ldr	r0, [pc, #20]	; (64 <frame_dummy+0x20>)
      4e:	f3af 8000 	nop.w
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
      52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      56:	f7ff bfe3 	b.w	20 <register_tm_clones>
      5a:	bf00      	nop
      5c:	00000000 	.word	0x00000000
}
      60:	20001650 	.word	0x20001650
      64:	60007000 	.word	0x60007000

00000068 <setup>:
      68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
	enableTimerInterrupt(irq);
	while (waiting) {
		MillisTimer *next = waiting->_next;
      6c:	2101      	movs	r1, #1
		waiting->addToActiveList();
      6e:	2018      	movs	r0, #24
      70:	f000 fea2 	bl	db8 <pinMode>
	while (waiting) {
      74:	2101      	movs	r1, #1
		waiting = next;
	}
}
      76:	2019      	movs	r0, #25
			event.triggerEvent(0, timer);
      78:	4d29      	ldr	r5, [pc, #164]	; (120 <setup+0xb8>)
      7a:	f000 fe9d 	bl	db8 <pinMode>
      7e:	2101      	movs	r1, #1
			timer->_ms--;
      80:	201c      	movs	r0, #28
      82:	4c28      	ldr	r4, [pc, #160]	; (124 <setup+0xbc>)
			break;
      84:	f000 fe98 	bl	db8 <pinMode>
      88:	2101      	movs	r1, #1
      8a:	201d      	movs	r0, #29
      8c:	4f26      	ldr	r7, [pc, #152]	; (128 <setup+0xc0>)
      8e:	f000 fe93 	bl	db8 <pinMode>
      92:	2100      	movs	r1, #0
	if(!(ch & 0x80)) {
      94:	2018      	movs	r0, #24
      96:	f8df 9098 	ldr.w	r9, [pc, #152]	; 130 <setup+0xc8>
}
      9a:	f000 fe63 	bl	d64 <digitalWrite>
      9e:	2100      	movs	r1, #0
      a0:	2019      	movs	r0, #25
      a2:	f240 28ee 	movw	r8, #750	; 0x2ee
      a6:	f000 fe5d 	bl	d64 <digitalWrite>
      aa:	2100      	movs	r1, #0
      ac:	201c      	movs	r0, #28
      ae:	f000 fe59 	bl	d64 <digitalWrite>
  pinMode(s3, OUTPUT); 

  digitalWrite(s0, LOW);
  digitalWrite(s1, LOW);
  digitalWrite(s2, LOW);
  digitalWrite(s3, LOW);
      b2:	2100      	movs	r1, #0
      b4:	201d      	movs	r0, #29
      b6:	f000 fe55 	bl	d64 <digitalWrite>
	// is always initialized early during startup.  The baud rate setting
	// is not used.  Communication occurs at USB native speed.  For
	// compatibility with Arduino code, Serial.begin waits up to 2 seconds
	// for your PC to open the virtual serial port.
        void begin(long baud_unused __attribute__((unused))) {
		uint32_t millis_begin = systick_millis_count;
      ba:	682e      	ldr	r6, [r5, #0]
        uint8_t rts(void) { return (usb_cdc_line_rtsdtr & USB_SERIAL_RTS) ? 1 : 0; }
	// Testing Serial as a boolean indicates whether USB is active and a program
	// running on your PC has raised the DTR signal, which typically means it has
	// opened the port and is ready to communicate.
        operator bool() {
		yield();
      bc:	f002 f9b4 	bl	2428 <yield>
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	b1fb      	cbz	r3, 104 <setup+0x9c>
      c4:	783b      	ldrb	r3, [r7, #0]
      c6:	07db      	lsls	r3, r3, #31
      c8:	d51c      	bpl.n	104 <setup+0x9c>
		((uint32_t)(systick_millis_count - usb_cdc_line_rtsdtr_millis) >= 15);
      ca:	682b      	ldr	r3, [r5, #0]
      cc:	f8d9 2000 	ldr.w	r2, [r9]
      d0:	1a9b      	subs	r3, r3, r2
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
      d2:	2b0e      	cmp	r3, #14
      d4:	d916      	bls.n	104 <setup+0x9c>

  Serial.begin(115200); // Initialize serial communication

  // ADC
  adc->adc0->setAveraging(1);  // Set number of averages
      d6:	4c15      	ldr	r4, [pc, #84]	; (12c <setup+0xc4>)
      d8:	2101      	movs	r1, #1
      da:	6823      	ldr	r3, [r4, #0]
      dc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
      de:	f000 fb4f 	bl	780 <ADC_Module::setAveraging(unsigned char)>
  adc->adc0->setResolution(12); // Set resolution to 12 bits
      e2:	6823      	ldr	r3, [r4, #0]
      e4:	210c      	movs	r1, #12
      e6:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
      e8:	f000 fa8e 	bl	608 <ADC_Module::setResolution(unsigned char)>
  adc->adc0->setConversionSpeed(ADC_CONVERSION_SPEED::HIGH_SPEED);
      ec:	6823      	ldr	r3, [r4, #0]
      ee:	2102      	movs	r1, #2
      f0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
      f2:	f000 f8c5 	bl	280 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)>
  adc->adc0->setSamplingSpeed(ADC_SAMPLING_SPEED::HIGH_SPEED);
      f6:	6823      	ldr	r3, [r4, #0]
      f8:	2105      	movs	r1, #5
      fa:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
}
      fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  adc->adc0->setSamplingSpeed(ADC_SAMPLING_SPEED::HIGH_SPEED);
     100:	f000 b9ea 	b.w	4d8 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)>
			uint32_t elapsed = systick_millis_count - millis_begin;
     104:	682b      	ldr	r3, [r5, #0]
			if (usb_configuration) {
     106:	7822      	ldrb	r2, [r4, #0]
			uint32_t elapsed = systick_millis_count - millis_begin;
     108:	1b9b      	subs	r3, r3, r6
			if (usb_configuration) {
     10a:	b12a      	cbz	r2, 118 <setup+0xb0>
				if (elapsed > 2000) break;
     10c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
     110:	d8e1      	bhi.n	d6 <setup+0x6e>
			yield();
     112:	f002 f989 	bl	2428 <yield>
     116:	e7d1      	b.n	bc <setup+0x54>
				if (elapsed > 750) break;
     118:	4543      	cmp	r3, r8
     11a:	d9fa      	bls.n	112 <setup+0xaa>
     11c:	e7db      	b.n	d6 <setup+0x6e>
     11e:	bf00      	nop
     120:	200016b8 	.word	0x200016b8
     124:	200016e6 	.word	0x200016e6
     128:	200016e5 	.word	0x200016e5
     12c:	20001628 	.word	0x20001628
     130:	200016c8 	.word	0x200016c8

00000134 <readMux(int)>:
    Serial.println(value); // Send data in the format "channel: value"
    delayMicroseconds(1);  // Small delay to allow for stabilization
  }
}

int readMux(int channel) {
     134:	b5f0      	push	{r4, r5, r6, r7, lr}
     136:	b0ad      	sub	sp, #180	; 0xb4
  int controlPin[] = {s0, s1, s2, s3};
     138:	4f11      	ldr	r7, [pc, #68]	; (180 <readMux(int)+0x4c>)

  int muxChannel[10][4] = {
     13a:	ae04      	add	r6, sp, #16
  int controlPin[] = {s0, s1, s2, s3};
     13c:	46ec      	mov	ip, sp
     13e:	eb06 1500 	add.w	r5, r6, r0, lsl #4
     142:	4664      	mov	r4, ip
     144:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
     148:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  int muxChannel[10][4] = {
     14c:	22a0      	movs	r2, #160	; 0xa0
     14e:	f107 0110 	add.w	r1, r7, #16
     152:	4630      	mov	r0, r6
     154:	f000 fe70 	bl	e38 <memcpy>
    {1, 0, 0, 1}  // Channel 9
  };

  // Set control pins based on the channel
  for (int i = 0; i < 4; i++) {
    digitalWrite(controlPin[i], muxChannel[channel][i]);
     158:	f854 0b04 	ldr.w	r0, [r4], #4
     15c:	f855 1b04 	ldr.w	r1, [r5], #4
     160:	b2c0      	uxtb	r0, r0
     162:	b2c9      	uxtb	r1, r1
     164:	f000 fdfe 	bl	d64 <digitalWrite>
  for (int i = 0; i < 4; i++) {
     168:	42b4      	cmp	r4, r6
     16a:	d1f5      	bne.n	158 <readMux(int)+0x24>
  }

  // Read the value at the SIG pin
  int val = adc->adc0->analogRead(14);  // Read from pin 14 using ADC0
     16c:	4b05      	ldr	r3, [pc, #20]	; (184 <readMux(int)+0x50>)
     16e:	210e      	movs	r1, #14
     170:	681b      	ldr	r3, [r3, #0]
     172:	6ed8      	ldr	r0, [r3, #108]	; 0x6c

  // Return the value
  return val;
}
     174:	b02d      	add	sp, #180	; 0xb4
     176:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  int val = adc->adc0->analogRead(14);  // Read from pin 14 using ADC0
     17a:	f000 bb55 	b.w	828 <ADC_Module::analogRead(unsigned char)>
     17e:	bf00      	nop
     180:	20000280 	.word	0x20000280
     184:	20001628 	.word	0x20001628

00000188 <loop>:
void loop() {
     188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  for (int i = 0; i < 10; i++) {
     18c:	f04f 0800 	mov.w	r8, #0
     190:	4e13      	ldr	r6, [pc, #76]	; (1e0 <loop+0x58>)
	// Print a string
	size_t print(const __FlashStringHelper *f)	{ return write((const char *)f); }
	// Print an unsigned number
	size_t print(uint8_t b)				{ return printNumber(b, 10, 0); }
	// Print a signed number
	size_t print(int n)				{ return print((long)n); }
     192:	4c14      	ldr	r4, [pc, #80]	; (1e4 <loop+0x5c>)
// Wait for a number of microseconds.  During this time, interrupts remain
// active, but the rest of your program becomes effectively stalled.  For shorter
// delay, use delayNanoseconds().
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
     194:	4f14      	ldr	r7, [pc, #80]	; (1e8 <loop+0x60>)
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
     196:	4d15      	ldr	r5, [pc, #84]	; (1ec <loop+0x64>)
    int value = readMux(i);
     198:	4640      	mov	r0, r8
     19a:	f7ff ffcb 	bl	134 <readMux(int)>
     19e:	4641      	mov	r1, r8
     1a0:	4681      	mov	r9, r0
     1a2:	4620      	mov	r0, r4
     1a4:	f000 fbf8 	bl	998 <Print::print(long)>
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     1a8:	2102      	movs	r1, #2
     1aa:	4811      	ldr	r0, [pc, #68]	; (1f0 <loop+0x68>)
     1ac:	f002 f8be 	bl	232c <usb_serial_write>
     1b0:	4649      	mov	r1, r9
     1b2:	4620      	mov	r0, r4
     1b4:	f000 fbf0 	bl	998 <Print::print(long)>
	size_t println(const __FlashStringHelper *f)	{ return print(f) + println(); }

	// Print an unsigned number and newline
	size_t println(uint8_t b)			{ return print(b) + println(); }
	// Print a signed number and newline
	size_t println(int n)				{ return print(n) + println(); }
     1b8:	4620      	mov	r0, r4
     1ba:	f000 fbf9 	bl	9b0 <Print::println()>
	uint32_t begin = ARM_DWT_CYCCNT;
     1be:	6879      	ldr	r1, [r7, #4]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
     1c0:	6832      	ldr	r2, [r6, #0]
     1c2:	fba5 3202 	umull	r3, r2, r5, r2
     1c6:	0c92      	lsrs	r2, r2, #18
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
     1c8:	687b      	ldr	r3, [r7, #4]
     1ca:	1a5b      	subs	r3, r3, r1
     1cc:	429a      	cmp	r2, r3
     1ce:	d8fb      	bhi.n	1c8 <loop+0x40>
  for (int i = 0; i < 10; i++) {
     1d0:	f108 0801 	add.w	r8, r8, #1
     1d4:	f1b8 0f0a 	cmp.w	r8, #10
     1d8:	d1de      	bne.n	198 <loop+0x10>
}
     1da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     1de:	bf00      	nop
     1e0:	200008cc 	.word	0x200008cc
     1e4:	200008d0 	.word	0x200008d0
     1e8:	e0001000 	.word	0xe0001000
     1ec:	431bde83 	.word	0x431bde83
     1f0:	20000720 	.word	0x20000720

000001f4 <_GLOBAL__sub_I_adc>:
}
     1f4:	b510      	push	{r4, lr}
ADC *adc = new ADC();
     1f6:	207c      	movs	r0, #124	; 0x7c
     1f8:	f000 feb8 	bl	f6c <operator new(unsigned int)>
     1fc:	4604      	mov	r4, r0
     1fe:	f000 f805 	bl	20c <ADC::ADC()>
     202:	4b01      	ldr	r3, [pc, #4]	; (208 <_GLOBAL__sub_I_adc+0x14>)
     204:	601c      	str	r4, [r3, #0]
}
     206:	bd10      	pop	{r4, pc}
     208:	20001628 	.word	0x20001628

0000020c <ADC::ADC()>:
    0, 0, 0, 0, 0, 0                                    //22-27
};
#endif

// Constructor
ADC::ADC() : // awkward initialization  so there are no -Wreorder warnings
     20c:	b538      	push	{r3, r4, r5, lr}
     20e:	4604      	mov	r4, r0
#ifdef ADC_DUAL_ADCS
             ,
             adc1_obj(1, channel2sc1aADC1, diff_table_ADC1, ADC1_START)
#endif
#else
             adc0_obj(0, channel2sc1aADC0, ADC0_START)
     210:	4b0a      	ldr	r3, [pc, #40]	; (23c <ADC::ADC()+0x30>)
     212:	4a0b      	ldr	r2, [pc, #44]	; (240 <ADC::ADC()+0x34>)
     214:	2100      	movs	r1, #0
#ifdef ADC_DUAL_ADCS
             ,
             adc1_obj(1, channel2sc1aADC1, ADC1_START)
     216:	f104 0534 	add.w	r5, r4, #52	; 0x34
             adc0_obj(0, channel2sc1aADC0, ADC0_START)
     21a:	f000 fa8d 	bl	738 <ADC_Module::ADC_Module(unsigned char, unsigned char const*, ADC_settings::ADC_REGS_t&)>
             adc1_obj(1, channel2sc1aADC1, ADC1_START)
     21e:	4b09      	ldr	r3, [pc, #36]	; (244 <ADC::ADC()+0x38>)
     220:	2101      	movs	r1, #1
     222:	4a09      	ldr	r2, [pc, #36]	; (248 <ADC::ADC()+0x3c>)
     224:	4628      	mov	r0, r5
     226:	f000 fa87 	bl	738 <ADC_Module::ADC_Module(unsigned char, unsigned char const*, ADC_settings::ADC_REGS_t&)>
     22a:	2302      	movs	r3, #2
#endif
{
    //ctor

    //digitalWriteFast(LED_BUILTIN, HIGH);
}
     22c:	4620      	mov	r0, r4
             adc1_obj(1, channel2sc1aADC1, ADC1_START)
     22e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
     232:	e9c4 451b 	strd	r4, r5, [r4, #108]	; 0x6c
     236:	e9c4 451d 	strd	r4, r5, [r4, #116]	; 0x74
}
     23a:	bd38      	pop	{r3, r4, r5, pc}
     23c:	400c4000 	.word	0x400c4000
     240:	20000330 	.word	0x20000330
     244:	400c8000 	.word	0x400c8000
     248:	2000035c 	.word	0x2000035c

0000024c <ADC_Module::calibrate()>:

// starts calibration
void ADC_Module::calibrate()
{

    __disable_irq();
     24c:	b672      	cpsid	i

    calibrating = 1;
     24e:	2301      	movs	r3, #1
#ifdef ADC_TEENSY_4
    atomic::clearBitFlag(adc_regs.GC, ADC_GC_CAL);
     250:	6a82      	ldr	r2, [r0, #40]	; 0x28
    calibrating = 1;
     252:	7543      	strb	r3, [r0, #21]
    }

    template <typename T>
    __attribute__((always_inline)) inline void clearBitFlag(volatile T &reg, T flag)
    {
        __disable_irq();
     254:	b672      	cpsid	i
        reg &= ~flag;
     256:	6c93      	ldr	r3, [r2, #72]	; 0x48
     258:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     25c:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     25e:	b662      	cpsie	i
    atomic::setBitFlag(adc_regs.GS, ADC_GS_CALF);
     260:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     262:	b672      	cpsid	i
        reg |= flag;
     264:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
     266:	f043 0302 	orr.w	r3, r3, #2
     26a:	64d3      	str	r3, [r2, #76]	; 0x4c
        __enable_irq();
     26c:	b662      	cpsie	i
    atomic::setBitFlag(adc_regs.GC, ADC_GC_CAL);
     26e:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     270:	b672      	cpsid	i
        reg |= flag;
     272:	6c93      	ldr	r3, [r2, #72]	; 0x48
     274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     278:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     27a:	b662      	cpsie	i
    atomic::setBitFlag(adc_regs.SC3, ADC_SC3_CALF);
    // ADC_SC3_cal = 1; // start calibration
    atomic::setBitFlag(adc_regs.SC3, ADC_SC3_CAL);
#endif

    __enable_irq();
     27c:	b662      	cpsie	i
}
     27e:	4770      	bx	lr

00000280 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)>:
* VERY_HIGH_SPEED is the highest possible sampling speed (0 ADCK added).
*/
void ADC_Module::setConversionSpeed(ADC_CONVERSION_SPEED speed)
{

    if (speed == conversion_speed)
     280:	7f83      	ldrb	r3, [r0, #30]
     282:	428b      	cmp	r3, r1
     284:	f000 80e0 	beq.w	448 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1c8>
{
     288:	b470      	push	{r4, r5, r6}
    //if (calibrating) wait_for_cal();

    bool is_adack = false;
    uint32_t ADC_CFG1_speed = 0; // store the clock and divisor (set to 0 to avoid warnings)

    switch (speed)
     28a:	2904      	cmp	r1, #4
     28c:	f200 810c 	bhi.w	4a8 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x228>
     290:	e8df f011 	tbh	[pc, r1, lsl #1]
     294:	00730025 	.word	0x00730025
     298:	00b50090 	.word	0x00b50090
     29c:	0005      	.short	0x0005
    case ADC_CONVERSION_SPEED::ADACK_10:
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
        is_adack = true;
        break;
    case ADC_CONVERSION_SPEED::ADACK_20:
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
     29e:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2a0:	b672      	cpsid	i
        reg |= flag;
     2a2:	6c53      	ldr	r3, [r2, #68]	; 0x44
     2a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     2a8:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     2aa:	b662      	cpsie	i

    if (is_adack)
    {
// async clock source, independent of the bus clock
#ifdef ADC_TEENSY_4
        atomic::setBitFlag(adc_regs.GC, ADC_GC_ADACKEN);     // enable ADACK (takes max 5us to be ready)
     2ac:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2ae:	b672      	cpsid	i
        reg |= flag;
     2b0:	6c93      	ldr	r3, [r2, #72]	; 0x48
     2b2:	f043 0301 	orr.w	r3, r3, #1
     2b6:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     2b8:	b662      	cpsie	i
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADICLK(3)); // select ADACK as clock source
     2ba:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2bc:	b672      	cpsid	i
        reg |= flag;
     2be:	6c53      	ldr	r3, [r2, #68]	; 0x44
     2c0:	f043 0303 	orr.w	r3, r3, #3
     2c4:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     2c6:	b662      	cpsie	i
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADIV(3)); // select no dividers
     2c8:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2ca:	b672      	cpsid	i
        reg &= ~flag;
     2cc:	6c53      	ldr	r3, [r2, #68]	; 0x44
     2ce:	f023 0360 	bic.w	r3, r3, #96	; 0x60
     2d2:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     2d4:	b662      	cpsie	i
#endif
    }

    conversion_speed = speed;
    calibrate();
}
     2d6:	bc70      	pop	{r4, r5, r6}
    conversion_speed = speed;
     2d8:	7781      	strb	r1, [r0, #30]
    calibrate();
     2da:	f7ff bfb7 	b.w	24c <ADC_Module::calibrate()>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
     2de:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2e0:	b672      	cpsid	i
        reg &= ~flag;
     2e2:	6c53      	ldr	r3, [r2, #68]	; 0x44
     2e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
     2e8:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     2ea:	b662      	cpsie	i
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADLPC);
     2ec:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     2ee:	b672      	cpsid	i
        reg |= flag;
     2f0:	6c53      	ldr	r3, [r2, #68]	; 0x44
     2f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     2f6:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     2f8:	b662      	cpsie	i
        ADC_CFG1_speed = get_CFG_LOW_SPEED(ADC_F_BUS);
     2fa:	4a6f      	ldr	r2, [pc, #444]	; (4b8 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x238>)
    }

    //! ADC_CFG1_LOW_SPEED is the lowest freq for 16 bits @internal
    constexpr uint32_t get_CFG_LOW_SPEED(uint32_t f_adc_clock)
    {
        if (f_adc_clock / 16 >= ADC_MIN_FREQ_16BITS)
     2fc:	4b6f      	ldr	r3, [pc, #444]	; (4bc <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x23c>)
     2fe:	6814      	ldr	r4, [r2, #0]
     300:	429c      	cmp	r4, r3
     302:	f080 8084 	bcs.w	40e <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x18e>
        {
            return (ADC_LIB_CFG1_ADIV(3) + ADC_LIB_CFG1_ADICLK(1));
        }
        else if (f_adc_clock / 8 >= ADC_MIN_FREQ_16BITS)
     306:	4b6e      	ldr	r3, [pc, #440]	; (4c0 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x240>)
     308:	429c      	cmp	r4, r3
     30a:	d274      	bcs.n	3f6 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x176>
        {
            return (ADC_LIB_CFG1_ADIV(3) + ADC_LIB_CFG1_ADICLK(0));
        }
        else if (f_adc_clock / 4 >= ADC_MIN_FREQ_16BITS)
     30c:	4b6d      	ldr	r3, [pc, #436]	; (4c4 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x244>)
     30e:	429c      	cmp	r4, r3
     310:	f080 809b 	bcs.w	44a <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1ca>
        {
            return (ADC_LIB_CFG1_ADIV(2) + ADC_LIB_CFG1_ADICLK(0));
        }
        else if (f_adc_clock / 2 >= ADC_MIN_FREQ_16BITS)
     314:	4b6c      	ldr	r3, [pc, #432]	; (4c8 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x248>)
     316:	2200      	movs	r2, #0
     318:	429c      	cmp	r4, r3
     31a:	4616      	mov	r6, r2
     31c:	bf34      	ite	cc
     31e:	2400      	movcc	r4, #0
     320:	2401      	movcs	r4, #1
        atomic::clearBitFlag(adc_regs.GC, ADC_GC_ADACKEN);                                          // disable async
     322:	6a85      	ldr	r5, [r0, #40]	; 0x28
        __disable_irq();
     324:	b672      	cpsid	i
        reg &= ~flag;
     326:	6cab      	ldr	r3, [r5, #72]	; 0x48
     328:	f023 0301 	bic.w	r3, r3, #1
     32c:	64ab      	str	r3, [r5, #72]	; 0x48
        __enable_irq();
     32e:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADICLK(3), ADC_CFG1_speed & ADC_CFG_ADICLK(3)); // bus or bus/2
     330:	6a83      	ldr	r3, [r0, #40]	; 0x28
            }
        }
        else
        { // 2 bits
            // lsb first
            if ((state >> __builtin_ctzl(flag)) & 0x1)
     332:	2a00      	cmp	r2, #0
     334:	f000 8081 	beq.w	43a <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1ba>
        __disable_irq();
     338:	b672      	cpsid	i
        reg |= flag;
     33a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     33c:	f042 0201 	orr.w	r2, r2, #1
     340:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     342:	b662      	cpsie	i
        __disable_irq();
     344:	b672      	cpsid	i
        reg &= ~flag;
     346:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     348:	f022 0202 	bic.w	r2, r2, #2
     34c:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     34e:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADIV(3), ADC_CFG1_speed & ADC_CFG_ADIV(3));     // divisor for the clock source
     350:	6a83      	ldr	r3, [r0, #40]	; 0x28
            if ((state >> __builtin_ctzl(flag)) & 0x1)
     352:	2c00      	cmp	r4, #0
     354:	d05f      	beq.n	416 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x196>
        __disable_irq();
     356:	b672      	cpsid	i
        reg |= flag;
     358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     35a:	f042 0220 	orr.w	r2, r2, #32
     35e:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     360:	b662      	cpsie	i
            else
            { // lsb is 0
                clearBitFlag(reg, (uint32_t)(1 << __builtin_ctzl(flag)));
            }
            // msb
            if ((state >> (31 - __builtin_clzl(flag))) & 0x1)
     362:	2e00      	cmp	r6, #0
     364:	d05f      	beq.n	426 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1a6>
        __disable_irq();
     366:	b672      	cpsid	i
        reg |= flag;
     368:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     36a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     36e:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     370:	b662      	cpsie	i
}
     372:	bc70      	pop	{r4, r5, r6}
    conversion_speed = speed;
     374:	7781      	strb	r1, [r0, #30]
    calibrate();
     376:	f7ff bf69 	b.w	24c <ADC_Module::calibrate()>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
     37a:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     37c:	b672      	cpsid	i
        reg &= ~flag;
     37e:	6c53      	ldr	r3, [r2, #68]	; 0x44
     380:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
     384:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     386:	b662      	cpsie	i
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLPC);
     388:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     38a:	b672      	cpsid	i
        reg &= ~flag;
     38c:	6c53      	ldr	r3, [r2, #68]	; 0x44
     38e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     392:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     394:	b662      	cpsie	i
        ADC_CFG1_speed = get_CFG_MEDIUM_SPEED(ADC_F_BUS);
     396:	4a48      	ldr	r2, [pc, #288]	; (4b8 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x238>)
        if (f_adc_clock / 16 >= ADC_MIN_FREQ_16BITS)
     398:	4b48      	ldr	r3, [pc, #288]	; (4bc <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x23c>)
     39a:	6812      	ldr	r2, [r2, #0]
     39c:	429a      	cmp	r2, r3
     39e:	d258      	bcs.n	452 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1d2>
        else if (f_adc_clock / 8 >= ADC_MIN_FREQ_16BITS)
     3a0:	4b47      	ldr	r3, [pc, #284]	; (4c0 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x240>)
     3a2:	429a      	cmp	r2, r3
     3a4:	d268      	bcs.n	478 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1f8>
        else if (f_adc_clock / 4 >= ADC_MIN_FREQ_16BITS)
     3a6:	4b47      	ldr	r3, [pc, #284]	; (4c4 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x244>)
     3a8:	429a      	cmp	r2, r3
     3aa:	d273      	bcs.n	494 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x214>
     3ac:	2200      	movs	r2, #0
     3ae:	4616      	mov	r6, r2
     3b0:	4614      	mov	r4, r2
     3b2:	e7b6      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
     3b4:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     3b6:	b672      	cpsid	i
        reg |= flag;
     3b8:	6c53      	ldr	r3, [r2, #68]	; 0x44
     3ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     3be:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     3c0:	b662      	cpsie	i
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLPC);
     3c2:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     3c4:	b672      	cpsid	i
        reg &= ~flag;
     3c6:	6c53      	ldr	r3, [r2, #68]	; 0x44
     3c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     3cc:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     3ce:	b662      	cpsie	i
        ADC_CFG1_speed = get_CFG_HIGH_SPEED(ADC_F_BUS);
     3d0:	4b39      	ldr	r3, [pc, #228]	; (4b8 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x238>)
    }

    //! ADC_CFG1_HI_SPEED is the highest freq for under 16 bits @internal
    constexpr uint32_t get_CFG_HIGH_SPEED(uint32_t f_adc_clock)
    {
        if (f_adc_clock <= ADC_MAX_FREQ)
     3d2:	4a3e      	ldr	r2, [pc, #248]	; (4cc <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x24c>)
     3d4:	681b      	ldr	r3, [r3, #0]
     3d6:	4293      	cmp	r3, r2
     3d8:	d9e8      	bls.n	3ac <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x12c>
        {
            return (ADC_LIB_CFG1_ADIV(0) + ADC_LIB_CFG1_ADICLK(0));
        }
        else if (f_adc_clock / 2 <= ADC_MAX_FREQ)
     3da:	4a3d      	ldr	r2, [pc, #244]	; (4d0 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x250>)
     3dc:	4293      	cmp	r3, r2
     3de:	d955      	bls.n	48c <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x20c>
        else if (f_adc_clock / 4 <= ADC_MAX_FREQ_16BITS)
     3e0:	4a3c      	ldr	r2, [pc, #240]	; (4d4 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x254>)
     3e2:	4293      	cmp	r3, r2
     3e4:	d931      	bls.n	44a <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x1ca>
        else if (f_adc_clock / 8 <= ADC_MAX_FREQ_16BITS)
     3e6:	f102 6218 	add.w	r2, r2, #159383552	; 0x9800000
     3ea:	f502 2216 	add.w	r2, r2, #614400	; 0x96000
     3ee:	f602 0204 	addw	r2, r2, #2052	; 0x804
     3f2:	4293      	cmp	r3, r2
     3f4:	d80b      	bhi.n	40e <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x18e>
     3f6:	2601      	movs	r6, #1
     3f8:	2200      	movs	r2, #0
     3fa:	4634      	mov	r4, r6
     3fc:	e791      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADHSC);
     3fe:	6a82      	ldr	r2, [r0, #40]	; 0x28
        __disable_irq();
     400:	b672      	cpsid	i
        reg &= ~flag;
     402:	6c53      	ldr	r3, [r2, #68]	; 0x44
     404:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
     408:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     40a:	b662      	cpsie	i
    if (is_adack)
     40c:	e74e      	b.n	2ac <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x2c>
     40e:	2201      	movs	r2, #1
     410:	4616      	mov	r6, r2
     412:	4614      	mov	r4, r2
     414:	e785      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        __disable_irq();
     416:	b672      	cpsid	i
        reg &= ~flag;
     418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     41a:	f022 0220 	bic.w	r2, r2, #32
     41e:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     420:	b662      	cpsie	i
            if ((state >> (31 - __builtin_clzl(flag))) & 0x1)
     422:	2e00      	cmp	r6, #0
     424:	d19f      	bne.n	366 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xe6>
        __disable_irq();
     426:	b672      	cpsid	i
        reg &= ~flag;
     428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     42a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     42e:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     430:	b662      	cpsie	i
}
     432:	bc70      	pop	{r4, r5, r6}
    conversion_speed = speed;
     434:	7781      	strb	r1, [r0, #30]
    calibrate();
     436:	f7ff bf09 	b.w	24c <ADC_Module::calibrate()>
        __disable_irq();
     43a:	b672      	cpsid	i
        reg &= ~flag;
     43c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     43e:	f022 0201 	bic.w	r2, r2, #1
     442:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     444:	b662      	cpsie	i
    }
     446:	e77d      	b.n	344 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xc4>
     448:	4770      	bx	lr
     44a:	2200      	movs	r2, #0
     44c:	2601      	movs	r6, #1
     44e:	4614      	mov	r4, r2
     450:	e767      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        else if (f_adc_clock / 2 <= ADC_MAX_FREQ_16BITS)
     452:	4b1f      	ldr	r3, [pc, #124]	; (4d0 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x250>)
     454:	429a      	cmp	r2, r3
     456:	d923      	bls.n	4a0 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x220>
        else if (f_adc_clock / 4 <= ADC_MAX_FREQ_16BITS)
     458:	4b1e      	ldr	r3, [pc, #120]	; (4d4 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x254>)
     45a:	429a      	cmp	r2, r3
     45c:	d91e      	bls.n	49c <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x21c>
        else if (f_adc_clock / 8 <= ADC_MAX_FREQ_16BITS)
     45e:	f103 6318 	add.w	r3, r3, #159383552	; 0x9800000
            if ((state >> __builtin_ctzl(flag)) & 0x1)
     462:	2601      	movs	r6, #1
     464:	f503 2316 	add.w	r3, r3, #614400	; 0x96000
     468:	4634      	mov	r4, r6
     46a:	f603 0304 	addw	r3, r3, #2052	; 0x804
     46e:	429a      	cmp	r2, r3
     470:	bf94      	ite	ls
     472:	2200      	movls	r2, #0
     474:	2201      	movhi	r2, #1
     476:	e754      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        if (f_adc_clock <= ADC_MAX_FREQ_16BITS)
     478:	4b14      	ldr	r3, [pc, #80]	; (4cc <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x24c>)
     47a:	429a      	cmp	r2, r3
     47c:	d90a      	bls.n	494 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x214>
            return (ADC_LIB_CFG1_ADIV(1) + ADC_LIB_CFG1_ADICLK(0));
     47e:	2420      	movs	r4, #32
            return ADC_CFG1_HI_SPEED_16_BITS + 0x20;
     480:	3420      	adds	r4, #32
     482:	2200      	movs	r2, #0
     484:	2601      	movs	r6, #1
     486:	f3c4 1440 	ubfx	r4, r4, #5, #1
     48a:	e74a      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
     48c:	2200      	movs	r2, #0
     48e:	2401      	movs	r4, #1
     490:	4616      	mov	r6, r2
     492:	e746      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        if (f_adc_clock <= ADC_MAX_FREQ_16BITS)
     494:	2600      	movs	r6, #0
     496:	2401      	movs	r4, #1
     498:	4632      	mov	r2, r6
     49a:	e742      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
            return (ADC_LIB_CFG1_ADIV(2) + ADC_LIB_CFG1_ADICLK(0));
     49c:	2440      	movs	r4, #64	; 0x40
     49e:	e7ef      	b.n	480 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0x200>
        else if (f_adc_clock / 2 <= ADC_MAX_FREQ_16BITS)
     4a0:	2400      	movs	r4, #0
     4a2:	2601      	movs	r6, #1
     4a4:	4622      	mov	r2, r4
            return ADC_CFG1_HI_SPEED_16_BITS + 0x20;
     4a6:	e73c      	b.n	322 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)+0xa2>
        return static_cast<ADC_ERROR>(static_cast<uint16_t>(lhs) & static_cast<uint16_t>(rhs));
    }
    //! |= operator for ADC_ERRORs, it changes the left hand side ADC_ERROR. @internal
    inline ADC_ERROR operator|=(volatile ADC_ERROR &lhs, ADC_ERROR rhs)
    {
        return lhs = static_cast<ADC_ERROR>(static_cast<uint16_t>(lhs) | static_cast<uint16_t>(rhs));
     4a8:	8a43      	ldrh	r3, [r0, #18]
     4aa:	b29b      	uxth	r3, r3
     4ac:	f043 0301 	orr.w	r3, r3, #1
}
     4b0:	bc70      	pop	{r4, r5, r6}
     4b2:	8243      	strh	r3, [r0, #18]
     4b4:	4770      	bx	lr
     4b6:	bf00      	nop
     4b8:	200008c8 	.word	0x200008c8
     4bc:	03d09000 	.word	0x03d09000
     4c0:	01e84800 	.word	0x01e84800
     4c4:	00f42400 	.word	0x00f42400
     4c8:	007a1200 	.word	0x007a1200
     4cc:	02625a00 	.word	0x02625a00
     4d0:	04c4b401 	.word	0x04c4b401
     4d4:	09896803 	.word	0x09896803

000004d8 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)>:
* MED_SPEED adds +10 ADCK.
* HIGH_SPEED adds +6 ADCK.
* VERY_HIGH_SPEED is the highest possible sampling speed (0 ADCK added).
*/
void ADC_Module::setSamplingSpeed(ADC_SAMPLING_SPEED speed)
{
     4d8:	b538      	push	{r3, r4, r5, lr}
    if (calibrating)
     4da:	7d43      	ldrb	r3, [r0, #21]
{
     4dc:	4604      	mov	r4, r0
     4de:	460d      	mov	r5, r1
    if (calibrating)
     4e0:	b9eb      	cbnz	r3, 51e <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x46>
        wait_for_cal();

    switch (speed)
     4e2:	2d07      	cmp	r5, #7
     4e4:	d819      	bhi.n	51a <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x42>
     4e6:	e8df f005 	tbb	[pc, r5]
     4ea:	331d      	.short	0x331d
     4ec:	59534d40 	.word	0x59534d40
     4f0:	045f      	.short	0x045f
    case ADC_SAMPLING_SPEED::HIGH_VERY_HIGH_SPEED:
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time disabled
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADSTS(3), ADC_CFG_ADSTS(1));
        break;
    case ADC_SAMPLING_SPEED::VERY_HIGH_SPEED:
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time disabled
     4f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     4f4:	b672      	cpsid	i
        reg &= ~flag;
     4f6:	6c53      	ldr	r3, [r2, #68]	; 0x44
     4f8:	f023 0310 	bic.w	r3, r3, #16
     4fc:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     4fe:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADSTS(3), ADC_CFG_ADSTS(0));
     500:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     502:	b672      	cpsid	i
        reg &= ~flag;
     504:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     506:	f422 7280 	bic.w	r2, r2, #256	; 0x100
     50a:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     50c:	b662      	cpsie	i
        __disable_irq();
     50e:	b672      	cpsid	i
        reg &= ~flag;
     510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     512:	f422 7200 	bic.w	r2, r2, #512	; 0x200
     516:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     518:	b662      	cpsie	i
    case ADC_SAMPLING_SPEED::VERY_HIGH_SPEED:
        atomic::clearBitFlag(adc_regs.CFG1, ADC_CFG1_ADLSMP); // shortest sampling time
        break;
#endif
    }
    sampling_speed = speed;
     51a:	77e5      	strb	r5, [r4, #31]
}
     51c:	bd38      	pop	{r3, r4, r5, pc}
        wait_for_cal();
     51e:	f000 f849 	bl	5b4 <ADC_Module::wait_for_cal()>
     522:	e7de      	b.n	4e2 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0xa>
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time enable
     524:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     526:	b672      	cpsid	i
        reg |= flag;
     528:	6c53      	ldr	r3, [r2, #68]	; 0x44
     52a:	f043 0310 	orr.w	r3, r3, #16
        reg &= ~flag;
     52e:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     530:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADSTS(3), ADC_CFG_ADSTS(3));
     532:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     534:	b672      	cpsid	i
        reg |= flag;
     536:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
        reg &= ~flag;
     53c:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     53e:	b662      	cpsie	i
        __disable_irq();
     540:	b672      	cpsid	i
        reg |= flag;
     542:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
     548:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     54a:	b662      	cpsie	i
    sampling_speed = speed;
     54c:	77e5      	strb	r5, [r4, #31]
}
     54e:	bd38      	pop	{r3, r4, r5, pc}
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time enable
     550:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     552:	b672      	cpsid	i
        reg |= flag;
     554:	6c53      	ldr	r3, [r2, #68]	; 0x44
     556:	f043 0310 	orr.w	r3, r3, #16
     55a:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     55c:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADSTS(3), ADC_CFG_ADSTS(2));
     55e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     560:	b672      	cpsid	i
        reg &= ~flag;
     562:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     564:	f422 7280 	bic.w	r2, r2, #256	; 0x100
     568:	e7e8      	b.n	53c <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x64>
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time enable
     56a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     56c:	b672      	cpsid	i
        reg |= flag;
     56e:	6c53      	ldr	r3, [r2, #68]	; 0x44
     570:	f043 0310 	orr.w	r3, r3, #16
        reg &= ~flag;
     574:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     576:	b662      	cpsie	i
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_ADSTS(3), ADC_CFG_ADSTS(1));
     578:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     57a:	b672      	cpsid	i
        reg |= flag;
     57c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     57e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
     582:	e7c2      	b.n	50a <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x32>
        atomic::setBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time enable
     584:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     586:	b672      	cpsid	i
        reg |= flag;
     588:	6c53      	ldr	r3, [r2, #68]	; 0x44
     58a:	f043 0310 	orr.w	r3, r3, #16
     58e:	e7b5      	b.n	4fc <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x24>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time disabled
     590:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     592:	b672      	cpsid	i
        reg &= ~flag;
     594:	6c53      	ldr	r3, [r2, #68]	; 0x44
     596:	f023 0310 	bic.w	r3, r3, #16
     59a:	e7c8      	b.n	52e <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x56>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time disabled
     59c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     59e:	b672      	cpsid	i
        reg &= ~flag;
     5a0:	6c53      	ldr	r3, [r2, #68]	; 0x44
     5a2:	f023 0310 	bic.w	r3, r3, #16
     5a6:	e7d8      	b.n	55a <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x82>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_ADLSMP); // long sampling time disabled
     5a8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     5aa:	b672      	cpsid	i
        reg &= ~flag;
     5ac:	6c53      	ldr	r3, [r2, #68]	; 0x44
     5ae:	f023 0310 	bic.w	r3, r3, #16
     5b2:	e7df      	b.n	574 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)+0x9c>

000005b4 <ADC_Module::wait_for_cal()>:
{
     5b4:	b538      	push	{r3, r4, r5, lr}
     5b6:	2100      	movs	r1, #0
    while (atomic::getBitFlag(adc_regs.GC, ADC_GC_CAL))
     5b8:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if (init_calib)
     5ba:	7d82      	ldrb	r2, [r0, #22]
    }

    template <typename T>
    __attribute__((always_inline)) inline volatile bool getBitFlag(volatile T &reg, T flag)
    {
        return (volatile bool)((reg)&flag) >> (31 - __builtin_clzl(flag));
     5bc:	6c9d      	ldr	r5, [r3, #72]	; 0x48
     5be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    calibrating = 0;
     5c0:	7541      	strb	r1, [r0, #21]
    if (init_calib)
     5c2:	b902      	cbnz	r2, 5c6 <ADC_Module::wait_for_cal()+0x12>
}
     5c4:	bd38      	pop	{r3, r4, r5, pc}
     5c6:	4604      	mov	r4, r0
        setConversionSpeed(ADC_CONVERSION_SPEED::MED_SPEED);
     5c8:	2101      	movs	r1, #1
     5ca:	f7ff fe59 	bl	280 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)>
        setSamplingSpeed(ADC_SAMPLING_SPEED::MED_SPEED);
     5ce:	2103      	movs	r1, #3
     5d0:	f7ff ff82 	bl	4d8 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)>
*
*/
void ADC_Module::setAveraging(uint8_t num)
{

    if (calibrating)
     5d4:	7d63      	ldrb	r3, [r4, #21]
     5d6:	b993      	cbnz	r3, 5fe <ADC_Module::wait_for_cal()+0x4a>
    }
    else
    {
// ADC_SC3_avge = 1;
#ifdef ADC_TEENSY_4
        atomic::setBitFlag(adc_regs.GC, ADC_GC_AVGE);
     5d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     5da:	b672      	cpsid	i
        reg |= flag;
     5dc:	6c93      	ldr	r3, [r2, #72]	; 0x48
     5de:	f043 0320 	orr.w	r3, r3, #32
     5e2:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     5e4:	b662      	cpsie	i
        {
            num = 4;
// ADC_SC3_avgs0 = 0;
// ADC_SC3_avgs1 = 0;
#ifdef ADC_TEENSY_4
            atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3));
     5e6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     5e8:	b672      	cpsid	i
        reg &= ~flag;
     5ea:	6c53      	ldr	r3, [r2, #68]	; 0x44
     5ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
     5f0:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     5f2:	b662      	cpsie	i
#else
            atomic::setBitFlag(adc_regs.SC3, ADC_SC3_AVGS(3));
#endif
        }
    }
    analog_num_average = num;
     5f4:	2204      	movs	r2, #4
        init_calib = 0; // clear
     5f6:	2300      	movs	r3, #0
    analog_num_average = num;
     5f8:	7722      	strb	r2, [r4, #28]
        init_calib = 0; // clear
     5fa:	75a3      	strb	r3, [r4, #22]
}
     5fc:	bd38      	pop	{r3, r4, r5, pc}
        wait_for_cal();
     5fe:	4620      	mov	r0, r4
     600:	f7ff ffd8 	bl	5b4 <ADC_Module::wait_for_cal()>
     604:	e7e8      	b.n	5d8 <ADC_Module::wait_for_cal()+0x24>
     606:	bf00      	nop

00000608 <ADC_Module::setResolution(unsigned char)>:
{
     608:	b538      	push	{r3, r4, r5, lr}
    if (analog_res_bits == bits)
     60a:	7dc3      	ldrb	r3, [r0, #23]
     60c:	428b      	cmp	r3, r1
     60e:	d019      	beq.n	644 <ADC_Module::setResolution(unsigned char)+0x3c>
    if (calibrating)
     610:	7d43      	ldrb	r3, [r0, #21]
     612:	4604      	mov	r4, r0
     614:	460d      	mov	r5, r1
     616:	bb03      	cbnz	r3, 65a <ADC_Module::setResolution(unsigned char)+0x52>
    if (bits <= 9)
     618:	2d09      	cmp	r5, #9
     61a:	d914      	bls.n	646 <ADC_Module::setResolution(unsigned char)+0x3e>
    else if (bits <= 11)
     61c:	2d0b      	cmp	r5, #11
        atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_MODE(3), ADC_CFG_MODE(1));
     61e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    else if (bits <= 11)
     620:	d81e      	bhi.n	660 <ADC_Module::setResolution(unsigned char)+0x58>
        __disable_irq();
     622:	b672      	cpsid	i
        reg |= flag;
     624:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     626:	f042 0204 	orr.w	r2, r2, #4
     62a:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     62c:	b662      	cpsie	i
        __disable_irq();
     62e:	b672      	cpsid	i
        reg &= ~flag;
     630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     632:	f022 0208 	bic.w	r2, r2, #8
     636:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     638:	b662      	cpsie	i
        analog_max_val = 1023;
     63a:	f240 32ff 	movw	r2, #1023	; 0x3ff
     63e:	230a      	movs	r3, #10
        analog_max_val = 255; // diff mode 9 bits has 1 bit for sign, so max value is the same as single 8 bits
     640:	61a2      	str	r2, [r4, #24]
    analog_res_bits = config;
     642:	75e3      	strb	r3, [r4, #23]
}
     644:	bd38      	pop	{r3, r4, r5, pc}
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_MODE(3));
     646:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     648:	b672      	cpsid	i
        reg &= ~flag;
     64a:	6c53      	ldr	r3, [r2, #68]	; 0x44
     64c:	f023 030c 	bic.w	r3, r3, #12
     650:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     652:	b662      	cpsie	i
        analog_max_val = 255; // diff mode 9 bits has 1 bit for sign, so max value is the same as single 8 bits
     654:	22ff      	movs	r2, #255	; 0xff
     656:	2308      	movs	r3, #8
     658:	e7f2      	b.n	640 <ADC_Module::setResolution(unsigned char)+0x38>
        wait_for_cal();
     65a:	f7ff ffab 	bl	5b4 <ADC_Module::wait_for_cal()>
     65e:	e7db      	b.n	618 <ADC_Module::setResolution(unsigned char)+0x10>
        __disable_irq();
     660:	b672      	cpsid	i
        reg &= ~flag;
     662:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     664:	f022 0204 	bic.w	r2, r2, #4
     668:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     66a:	b662      	cpsie	i
        __disable_irq();
     66c:	b672      	cpsid	i
        reg |= flag;
     66e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     670:	f042 0208 	orr.w	r2, r2, #8
     674:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     676:	b662      	cpsie	i
        analog_max_val = 4095;
     678:	f640 72ff 	movw	r2, #4095	; 0xfff
     67c:	230c      	movs	r3, #12
     67e:	e7df      	b.n	640 <ADC_Module::setResolution(unsigned char)+0x38>

00000680 <ADC_Module::analog_init()>:
{
     680:	b510      	push	{r4, lr}

    //! Switch on clock to ADC
    void startClock()
    {
#if defined(ADC_TEENSY_4)
        if (ADC_num == 0)
     682:	7d03      	ldrb	r3, [r0, #20]
     684:	4604      	mov	r4, r0
        {
            CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
     686:	4a2b      	ldr	r2, [pc, #172]	; (734 <ADC_Module::analog_init()+0xb4>)
        if (ADC_num == 0)
     688:	2b00      	cmp	r3, #0
     68a:	d149      	bne.n	720 <ADC_Module::analog_init()+0xa0>
            CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
     68c:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
     68e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
     692:	66d3      	str	r3, [r2, #108]	; 0x6c
    analog_res_bits = 0;
     694:	2300      	movs	r3, #0
    analog_num_average = 0;
     696:	f44f 7200 	mov.w	r2, #512	; 0x200
    atomic::setBitFlag(adc_regs.CFG, ADC_CFG_OVWREN);
     69a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    analog_res_bits = 0;
     69c:	75e3      	strb	r3, [r4, #23]
    analog_max_val = 0;
     69e:	61a3      	str	r3, [r4, #24]
    analog_num_average = 0;
     6a0:	83a2      	strh	r2, [r4, #28]
    interrupts_enabled = false;
     6a2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        __disable_irq();
     6a6:	b672      	cpsid	i
        reg |= flag;
     6a8:	6c4a      	ldr	r2, [r1, #68]	; 0x44
     6aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     6ae:	644a      	str	r2, [r1, #68]	; 0x44
        __enable_irq();
     6b0:	b662      	cpsie	i
    conversion_speed = ADC_CONVERSION_SPEED::HIGH_SPEED; // set to something different from line 139 so it gets changed there
     6b2:	f240 7102 	movw	r1, #1794	; 0x702
    if (analog_reference_internal == ref_type)
     6b6:	7f62      	ldrb	r2, [r4, #29]
    calibrating = 0;
     6b8:	7563      	strb	r3, [r4, #21]
    fail_flag = ADC_ERROR::CLEAR; // clear all errors
     6ba:	8263      	strh	r3, [r4, #18]
    conversion_speed = ADC_CONVERSION_SPEED::HIGH_SPEED; // set to something different from line 139 so it gets changed there
     6bc:	83e1      	strh	r1, [r4, #30]
    num_measurements = 0;
     6be:	7463      	strb	r3, [r4, #17]
    if (analog_reference_internal == ref_type)
     6c0:	b152      	cbz	r2, 6d8 <ADC_Module::analog_init()+0x58>
        atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_REFSEL(3));
     6c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        analog_reference_internal = ADC_REF_SOURCE::REF_DEFAULT;
     6c4:	7763      	strb	r3, [r4, #29]
        __disable_irq();
     6c6:	b672      	cpsid	i
        reg &= ~flag;
     6c8:	6c53      	ldr	r3, [r2, #68]	; 0x44
     6ca:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
     6ce:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     6d0:	b662      	cpsie	i
    calibrate();
     6d2:	4620      	mov	r0, r4
     6d4:	f7ff fdba 	bl	24c <ADC_Module::calibrate()>
    setResolution(10);
     6d8:	210a      	movs	r1, #10
     6da:	4620      	mov	r0, r4
     6dc:	f7ff ff94 	bl	608 <ADC_Module::setResolution(unsigned char)>
    init_calib = 1;
     6e0:	2201      	movs	r2, #1
    if (calibrating)
     6e2:	7d63      	ldrb	r3, [r4, #21]
    init_calib = 1;
     6e4:	75a2      	strb	r2, [r4, #22]
    if (calibrating)
     6e6:	bb03      	cbnz	r3, 72a <ADC_Module::analog_init()+0xaa>
        atomic::setBitFlag(adc_regs.GC, ADC_GC_AVGE);
     6e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     6ea:	b672      	cpsid	i
        reg |= flag;
     6ec:	6c93      	ldr	r3, [r2, #72]	; 0x48
     6ee:	f043 0320 	orr.w	r3, r3, #32
     6f2:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     6f4:	b662      	cpsie	i
            atomic::setBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3));
     6f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     6f8:	b672      	cpsid	i
        reg |= flag;
     6fa:	6c53      	ldr	r3, [r2, #68]	; 0x44
     6fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
     700:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     702:	b662      	cpsie	i
    analog_num_average = num;
     704:	2320      	movs	r3, #32
    setConversionSpeed(ADC_CONVERSION_SPEED::LOW_SPEED);
     706:	4620      	mov	r0, r4
     708:	2100      	movs	r1, #0
    analog_num_average = num;
     70a:	7723      	strb	r3, [r4, #28]
    setConversionSpeed(ADC_CONVERSION_SPEED::LOW_SPEED);
     70c:	f7ff fdb8 	bl	280 <ADC_Module::setConversionSpeed(ADC_settings::ADC_CONVERSION_SPEED)>
    setSamplingSpeed(ADC_SAMPLING_SPEED::LOW_SPEED);
     710:	2101      	movs	r1, #1
     712:	f7ff fee1 	bl	4d8 <ADC_Module::setSamplingSpeed(ADC_settings::ADC_SAMPLING_SPEED)>
    calibrate();
     716:	4620      	mov	r0, r4
}
     718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    calibrate();
     71c:	f7ff bd96 	b.w	24c <ADC_Module::calibrate()>
        }
        else
        {
            CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
     720:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
     722:	f443 7340 	orr.w	r3, r3, #768	; 0x300
     726:	66d3      	str	r3, [r2, #108]	; 0x6c
     728:	e7b4      	b.n	694 <ADC_Module::analog_init()+0x14>
        wait_for_cal();
     72a:	4620      	mov	r0, r4
     72c:	f7ff ff42 	bl	5b4 <ADC_Module::wait_for_cal()>
     730:	e7da      	b.n	6e8 <ADC_Module::analog_init()+0x68>
     732:	bf00      	nop
     734:	400fc000 	.word	0x400fc000

00000738 <ADC_Module::ADC_Module(unsigned char, unsigned char const*, ADC_settings::ADC_REGS_t&)>:
                                                 XBAR_IN(ADC_num ? XBARA1_IN_QTIMER4_TIMER3 : XBARA1_IN_QTIMER4_TIMER0), XBAR_OUT(ADC_num ? XBARA1_OUT_ADC_ETC_TRIG10 : XBARA1_OUT_ADC_ETC_TRIG00), QTIMER4_INDEX(ADC_num ? 3 : 0), ADC_ETC_TRIGGER_INDEX(ADC_num ? 4 : 0), IRQ_ADC(ADC_num ? IRQ_NUMBER_t::IRQ_ADC2 : IRQ_NUMBER_t::IRQ_ADC1)
     738:	2900      	cmp	r1, #0
ADC_Module::ADC_Module(uint8_t ADC_number,
     73a:	b510      	push	{r4, lr}
                                                 adc_regs(a_adc_regs)
     73c:	6283      	str	r3, [r0, #40]	; 0x28
                                                 XBAR_IN(ADC_num ? XBARA1_IN_QTIMER4_TIMER3 : XBARA1_IN_QTIMER4_TIMER0), XBAR_OUT(ADC_num ? XBARA1_OUT_ADC_ETC_TRIG10 : XBARA1_OUT_ADC_ETC_TRIG00), QTIMER4_INDEX(ADC_num ? 3 : 0), ADC_ETC_TRIGGER_INDEX(ADC_num ? 4 : 0), IRQ_ADC(ADC_num ? IRQ_NUMBER_t::IRQ_ADC2 : IRQ_NUMBER_t::IRQ_ADC1)
     73e:	bf0c      	ite	eq
     740:	460b      	moveq	r3, r1
     742:	2303      	movne	r3, #3
                       ADC_REGS_t &a_adc_regs) : ADC_num(ADC_number), channel2sc1a(a_channel2sc1a)
     744:	6202      	str	r2, [r0, #32]
                                                 XBAR_IN(ADC_num ? XBARA1_IN_QTIMER4_TIMER3 : XBARA1_IN_QTIMER4_TIMER0), XBAR_OUT(ADC_num ? XBARA1_OUT_ADC_ETC_TRIG10 : XBARA1_OUT_ADC_ETC_TRIG00), QTIMER4_INDEX(ADC_num ? 3 : 0), ADC_ETC_TRIGGER_INDEX(ADC_num ? 4 : 0), IRQ_ADC(ADC_num ? IRQ_NUMBER_t::IRQ_ADC2 : IRQ_NUMBER_t::IRQ_ADC1)
     746:	bf14      	ite	ne
     748:	226b      	movne	r2, #107	; 0x6b
     74a:	2267      	moveq	r2, #103	; 0x67
     74c:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
     750:	bf0c      	ite	eq
     752:	460b      	moveq	r3, r1
     754:	2304      	movne	r3, #4
ADC_Module::ADC_Module(uint8_t ADC_number,
     756:	4604      	mov	r4, r0
                       ADC_REGS_t &a_adc_regs) : ADC_num(ADC_number), channel2sc1a(a_channel2sc1a)
     758:	7501      	strb	r1, [r0, #20]
                                                 XBAR_IN(ADC_num ? XBARA1_IN_QTIMER4_TIMER3 : XBARA1_IN_QTIMER4_TIMER0), XBAR_OUT(ADC_num ? XBARA1_OUT_ADC_ETC_TRIG10 : XBARA1_OUT_ADC_ETC_TRIG00), QTIMER4_INDEX(ADC_num ? 3 : 0), ADC_ETC_TRIGGER_INDEX(ADC_num ? 4 : 0), IRQ_ADC(ADC_num ? IRQ_NUMBER_t::IRQ_ADC2 : IRQ_NUMBER_t::IRQ_ADC1)
     75a:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
     75e:	bf14      	ite	ne
     760:	2327      	movne	r3, #39	; 0x27
     762:	2324      	moveq	r3, #36	; 0x24
     764:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
     768:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
     76c:	bf14      	ite	ne
     76e:	2344      	movne	r3, #68	; 0x44
     770:	2343      	moveq	r3, #67	; 0x43
     772:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
    analog_init();
     776:	f7ff ff83 	bl	680 <ADC_Module::analog_init()>
}
     77a:	4620      	mov	r0, r4
     77c:	bd10      	pop	{r4, pc}
     77e:	bf00      	nop

00000780 <ADC_Module::setAveraging(unsigned char)>:
{
     780:	b538      	push	{r3, r4, r5, lr}
    if (calibrating)
     782:	7d43      	ldrb	r3, [r0, #21]
{
     784:	4604      	mov	r4, r0
     786:	460d      	mov	r5, r1
    if (calibrating)
     788:	2b00      	cmp	r3, #0
     78a:	d130      	bne.n	7ee <ADC_Module::setAveraging(unsigned char)+0x6e>
    if (num <= 1)
     78c:	2d01      	cmp	r5, #1
        atomic::clearBitFlag(adc_regs.GC, ADC_GC_AVGE);
     78e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (num <= 1)
     790:	d924      	bls.n	7dc <ADC_Module::setAveraging(unsigned char)+0x5c>
        __disable_irq();
     792:	b672      	cpsid	i
        reg |= flag;
     794:	6c93      	ldr	r3, [r2, #72]	; 0x48
     796:	f043 0320 	orr.w	r3, r3, #32
     79a:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     79c:	b662      	cpsie	i
        if (num <= 4)
     79e:	2d04      	cmp	r5, #4
     7a0:	d809      	bhi.n	7b6 <ADC_Module::setAveraging(unsigned char)+0x36>
            atomic::clearBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3));
     7a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     7a4:	b672      	cpsid	i
        reg &= ~flag;
     7a6:	6c53      	ldr	r3, [r2, #68]	; 0x44
     7a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
     7ac:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     7ae:	b662      	cpsie	i
            num = 4;
     7b0:	2304      	movs	r3, #4
    analog_num_average = num;
     7b2:	7723      	strb	r3, [r4, #28]
}
     7b4:	bd38      	pop	{r3, r4, r5, pc}
        else if (num <= 8)
     7b6:	2d08      	cmp	r5, #8
     7b8:	d91c      	bls.n	7f4 <ADC_Module::setAveraging(unsigned char)+0x74>
        else if (num <= 16)
     7ba:	2d10      	cmp	r5, #16
     7bc:	d82a      	bhi.n	814 <ADC_Module::setAveraging(unsigned char)+0x94>
            atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3), ADC_CFG_AVGS(2));
     7be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     7c0:	b672      	cpsid	i
        reg &= ~flag;
     7c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     7c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
     7c8:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     7ca:	b662      	cpsie	i
        __disable_irq();
     7cc:	b672      	cpsid	i
        reg |= flag;
     7ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     7d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
     7d4:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     7d6:	b662      	cpsie	i
            num = 16;
     7d8:	2310      	movs	r3, #16
    }
     7da:	e7ea      	b.n	7b2 <ADC_Module::setAveraging(unsigned char)+0x32>
        __disable_irq();
     7dc:	b672      	cpsid	i
        reg &= ~flag;
     7de:	6c93      	ldr	r3, [r2, #72]	; 0x48
     7e0:	f023 0320 	bic.w	r3, r3, #32
     7e4:	6493      	str	r3, [r2, #72]	; 0x48
        __enable_irq();
     7e6:	b662      	cpsie	i
        num = 0;
     7e8:	2300      	movs	r3, #0
    analog_num_average = num;
     7ea:	7723      	strb	r3, [r4, #28]
}
     7ec:	bd38      	pop	{r3, r4, r5, pc}
        wait_for_cal();
     7ee:	f7ff fee1 	bl	5b4 <ADC_Module::wait_for_cal()>
     7f2:	e7cb      	b.n	78c <ADC_Module::setAveraging(unsigned char)+0xc>
            atomic::changeBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3), ADC_CFG_AVGS(1));
     7f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __disable_irq();
     7f6:	b672      	cpsid	i
        reg |= flag;
     7f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     7fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
     7fe:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     800:	b662      	cpsie	i
        __disable_irq();
     802:	b672      	cpsid	i
        reg &= ~flag;
     804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     806:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
     80a:	645a      	str	r2, [r3, #68]	; 0x44
        __enable_irq();
     80c:	b662      	cpsie	i
            num = 8;
     80e:	2308      	movs	r3, #8
    analog_num_average = num;
     810:	7723      	strb	r3, [r4, #28]
}
     812:	bd38      	pop	{r3, r4, r5, pc}
            atomic::setBitFlag(adc_regs.CFG, ADC_CFG_AVGS(3));
     814:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        __disable_irq();
     816:	b672      	cpsid	i
        reg |= flag;
     818:	6c53      	ldr	r3, [r2, #68]	; 0x44
     81a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
     81e:	6453      	str	r3, [r2, #68]	; 0x44
        __enable_irq();
     820:	b662      	cpsie	i
            num = 32;
     822:	2320      	movs	r3, #32
    }
     824:	e7c5      	b.n	7b2 <ADC_Module::setAveraging(unsigned char)+0x32>
     826:	bf00      	nop

00000828 <ADC_Module::analogRead(unsigned char)>:

// check whether the pin is a valid analog pin
bool ADC_Module::checkPin(uint8_t pin)
{

    if (pin > ADC_MAX_PIN)
     828:	2929      	cmp	r1, #41	; 0x29
* It waits until the value is read and then returns the result.
* If a comparison has been set up and fails, it will return ADC_ERROR_VALUE.
* Set the resolution, number of averages and voltage reference using the appropriate functions.
*/
int ADC_Module::analogRead(uint8_t pin)
{
     82a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     82e:	4604      	mov	r4, r0
    if (pin > ADC_MAX_PIN)
     830:	d85c      	bhi.n	8ec <ADC_Module::analogRead(unsigned char)+0xc4>
    const uint8_t sc1a_pin = channel2sc1a[pin];
     832:	6a03      	ldr	r3, [r0, #32]
     834:	468a      	mov	sl, r1
    if ((sc1a_pin & ADC_SC1A_CHANNELS) == ADC_SC1A_PIN_INVALID)
     836:	5c5b      	ldrb	r3, [r3, r1]
     838:	f003 031f 	and.w	r3, r3, #31
     83c:	2b1f      	cmp	r3, #31
     83e:	d055      	beq.n	8ec <ADC_Module::analogRead(unsigned char)+0xc4>
        fail_flag |= ADC_ERROR::WRONG_PIN;
        return ADC_ERROR_VALUE;
    }

    // increase the counter of measurements
    num_measurements++;
     840:	7c43      	ldrb	r3, [r0, #17]

    //digitalWriteFast(LED_BUILTIN, !digitalReadFast(LED_BUILTIN));

    if (calibrating)
     842:	7d42      	ldrb	r2, [r0, #21]
    num_measurements++;
     844:	3301      	adds	r3, #1
     846:	7443      	strb	r3, [r0, #17]
    if (calibrating)
     848:	2a00      	cmp	r2, #0
     84a:	d147      	bne.n	8dc <ADC_Module::analogRead(unsigned char)+0xb4>
        return atomic::getBitFlag(adc_regs.GS, ADC_GS_ADACT);
     84c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return (volatile bool)((reg)&flag) >> (31 - __builtin_clzl(flag));
     84e:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    // check if we are interrupting a measurement, store setting if so.
    // vars to save the current state of the ADC in case it's in use
    ADC_Config old_config = {};
    const uint8_t wasADCInUse = isConverting(); // is the ADC running now?

    if (wasADCInUse)
     850:	f015 0501 	ands.w	r5, r5, #1
     854:	d137      	bne.n	8c6 <ADC_Module::analogRead(unsigned char)+0x9e>
    ADC_Config old_config = {};
     856:	462e      	mov	r6, r5
     858:	462f      	mov	r7, r5
     85a:	46a8      	mov	r8, r5
     85c:	46a9      	mov	r9, r5
        __disable_irq();
     85e:	b672      	cpsid	i
        reg &= ~flag;
     860:	6c9a      	ldr	r2, [r3, #72]	; 0x48
     862:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     866:	649a      	str	r2, [r3, #72]	; 0x48
        __enable_irq();
     868:	b662      	cpsie	i
    const uint8_t sc1a_pin = channel2sc1a[pin];
     86a:	6a23      	ldr	r3, [r4, #32]
     86c:	f813 300a 	ldrb.w	r3, [r3, sl]
    __disable_irq();
     870:	b672      	cpsid	i
    adc_regs.HC0 = (sc1a_pin & ADC_SC1A_CHANNELS) + interrupts_enabled * ADC_HC_AIEN;
     872:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
     876:	f003 031f 	and.w	r3, r3, #31
     87a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
     87e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     880:	6013      	str	r3, [r2, #0]
    __enable_irq();
     882:	b662      	cpsie	i
     884:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        return (volatile bool)((reg)&flag) >> (31 - __builtin_clzl(flag));
     886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    singleMode();

    startReadFast(pin); // start single read

    // wait for the ADC to finish
    while (isConverting())
     888:	07d9      	lsls	r1, r3, #31
     88a:	d505      	bpl.n	898 <ADC_Module::analogRead(unsigned char)+0x70>
    {
        yield();
     88c:	f001 fdcc 	bl	2428 <yield>
     890:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    while (isConverting())
     894:	07db      	lsls	r3, r3, #31
     896:	d4f9      	bmi.n	88c <ADC_Module::analogRead(unsigned char)+0x64>
    }

    // it's done, check if the comparison (if any) was true
    int32_t result;
    __disable_irq(); // make sure nothing interrupts this part
     898:	b672      	cpsid	i
        return atomic::getBitFlag(adc_regs.HS, ADC_HS_COCO0);
     89a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     89c:	6a1a      	ldr	r2, [r3, #32]
    if (isComplete())
     89e:	07d2      	lsls	r2, r2, #31
     8a0:	d52c      	bpl.n	8fc <ADC_Module::analogRead(unsigned char)+0xd4>
        return (int16_t)(int32_t)adc_regs.R0;
     8a2:	6a58      	ldr	r0, [r3, #36]	; 0x24
    { // conversion succeded
        result = (uint16_t)readSingle();
     8a4:	b280      	uxth	r0, r0
    else
    { // comparison was false
        fail_flag |= ADC_ERROR::COMPARISON;
        result = ADC_ERROR_VALUE;
    }
    __enable_irq();
     8a6:	b662      	cpsie	i

    // if we interrupted a conversion, set it again
    if (wasADCInUse)
     8a8:	b145      	cbz	r5, 8bc <ADC_Module::analogRead(unsigned char)+0x94>
    {
        //digitalWriteFast(LED_BUILTIN, !digitalReadFast(LED_BUILTIN) );
        __disable_irq();
     8aa:	b672      	cpsid	i
        adc_regs.HC0 = config->savedHC0;
     8ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     8ae:	f8c3 9000 	str.w	r9, [r3]
        adc_regs.CFG = config->savedCFG;
     8b2:	f8c3 8044 	str.w	r8, [r3, #68]	; 0x44
        adc_regs.GC = config->savedGC;
     8b6:	649f      	str	r7, [r3, #72]	; 0x48
        adc_regs.GS = config->savedGS;
     8b8:	64de      	str	r6, [r3, #76]	; 0x4c
        loadConfig(&old_config);
        __enable_irq();
     8ba:	b662      	cpsie	i
    }

    num_measurements--;
     8bc:	7c63      	ldrb	r3, [r4, #17]
     8be:	3b01      	subs	r3, #1
     8c0:	7463      	strb	r3, [r4, #17]
    return result;

} // analogRead
     8c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        __disable_irq();
     8c6:	b672      	cpsid	i
        config->savedHC0 = adc_regs.HC0;
     8c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     8ca:	f8d3 9000 	ldr.w	r9, [r3]
        config->savedCFG = adc_regs.CFG;
     8ce:	f8d3 8044 	ldr.w	r8, [r3, #68]	; 0x44
        config->savedGC = adc_regs.GC;
     8d2:	6c9f      	ldr	r7, [r3, #72]	; 0x48
        config->savedGS = adc_regs.GS;
     8d4:	6cde      	ldr	r6, [r3, #76]	; 0x4c
        __enable_irq();
     8d6:	b662      	cpsie	i
        atomic::clearBitFlag(adc_regs.GC, ADC_GC_ADCO);
     8d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     8da:	e7c0      	b.n	85e <ADC_Module::analogRead(unsigned char)+0x36>
        wait_for_cal();
     8dc:	f7ff fe6a 	bl	5b4 <ADC_Module::wait_for_cal()>
        return atomic::getBitFlag(adc_regs.GS, ADC_GS_ADACT);
     8e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     8e2:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    if (wasADCInUse)
     8e4:	f015 0501 	ands.w	r5, r5, #1
     8e8:	d0b5      	beq.n	856 <ADC_Module::analogRead(unsigned char)+0x2e>
     8ea:	e7ec      	b.n	8c6 <ADC_Module::analogRead(unsigned char)+0x9e>
     8ec:	8a63      	ldrh	r3, [r4, #18]
        return ADC_ERROR_VALUE;
     8ee:	4807      	ldr	r0, [pc, #28]	; (90c <ADC_Module::analogRead(unsigned char)+0xe4>)
     8f0:	b29b      	uxth	r3, r3
     8f2:	f043 0304 	orr.w	r3, r3, #4
     8f6:	8263      	strh	r3, [r4, #18]
} // analogRead
     8f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     8fc:	8a63      	ldrh	r3, [r4, #18]
        result = ADC_ERROR_VALUE;
     8fe:	4803      	ldr	r0, [pc, #12]	; (90c <ADC_Module::analogRead(unsigned char)+0xe4>)
     900:	b29b      	uxth	r3, r3
     902:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     906:	8263      	strh	r3, [r4, #18]
     908:	e7cd      	b.n	8a6 <ADC_Module::analogRead(unsigned char)+0x7e>
     90a:	bf00      	nop
     90c:	fffeee90 	.word	0xfffeee90

00000910 <usb_serial_class::write(unsigned char)>:
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
     910:	4608      	mov	r0, r1
     912:	f001 bcf5 	b.w	2300 <usb_serial_putchar>
     916:	bf00      	nop

00000918 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>:
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
		return write((uint8_t)n);
	} else if (base == 1) {
		base = 10;
     918:	2a01      	cmp	r2, #1
size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
     91a:	b570      	push	{r4, r5, r6, lr}
		base = 10;
     91c:	bf08      	it	eq
     91e:	220a      	moveq	r2, #10
size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
     920:	b08a      	sub	sp, #40	; 0x28
	}


	if (n == 0) {
     922:	b391      	cbz	r1, 98a <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x72>
		buf[sizeof(buf) - 1] = '0';
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
     924:	f04f 0e21 	mov.w	lr, #33	; 0x21
     928:	e001      	b.n	92e <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x16>
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
			n /= base;
			if (n == 0) break;
			i--;
     92a:	fa5f fe86 	uxtb.w	lr, r6
     92e:	f10e 36ff 	add.w	r6, lr, #4294967295
			digit = n % base;
     932:	fbb1 f5f2 	udiv	r5, r1, r2
     936:	fb02 1415 	mls	r4, r2, r5, r1
     93a:	fa5f fc84 	uxtb.w	ip, r4
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     93e:	2c09      	cmp	r4, #9
     940:	f10c 0437 	add.w	r4, ip, #55	; 0x37
     944:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
     948:	bf98      	it	ls
     94a:	fa5f f48c 	uxtbls.w	r4, ip
     94e:	f10e 0c28 	add.w	ip, lr, #40	; 0x28
     952:	bf88      	it	hi
     954:	b2e4      	uxtbhi	r4, r4
			if (n == 0) break;
     956:	4291      	cmp	r1, r2
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     958:	44ec      	add	ip, sp
			n /= base;
     95a:	4629      	mov	r1, r5
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     95c:	f80c 4c24 	strb.w	r4, [ip, #-36]
			if (n == 0) break;
     960:	d2e3      	bcs.n	92a <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x12>
		}
	}
	if (sign) {
     962:	b14b      	cbz	r3, 978 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x60>
		i--;
     964:	f10e 3eff 	add.w	lr, lr, #4294967295
		buf[i] = '-';
     968:	222d      	movs	r2, #45	; 0x2d
		i--;
     96a:	fa5f fe8e 	uxtb.w	lr, lr
		buf[i] = '-';
     96e:	f10e 0328 	add.w	r3, lr, #40	; 0x28
     972:	446b      	add	r3, sp
     974:	f803 2c24 	strb.w	r2, [r3, #-36]
	}
	return write(buf + i, sizeof(buf) - i);
     978:	6803      	ldr	r3, [r0, #0]
     97a:	a901      	add	r1, sp, #4
     97c:	f1ce 0222 	rsb	r2, lr, #34	; 0x22
     980:	685b      	ldr	r3, [r3, #4]
     982:	4471      	add	r1, lr
     984:	4798      	blx	r3
}
     986:	b00a      	add	sp, #40	; 0x28
     988:	bd70      	pop	{r4, r5, r6, pc}
		buf[sizeof(buf) - 1] = '0';
     98a:	2230      	movs	r2, #48	; 0x30
		i = sizeof(buf) - 1;
     98c:	f04f 0e21 	mov.w	lr, #33	; 0x21
		buf[sizeof(buf) - 1] = '0';
     990:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
		i = sizeof(buf) - 1;
     994:	e7e5      	b.n	962 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]+0x4a>
     996:	bf00      	nop

00000998 <Print::print(long)>:
	if (n < 0) {
     998:	2900      	cmp	r1, #0
     99a:	db03      	blt.n	9a4 <Print::print(long)+0xc>
	uint8_t sign=0;
     99c:	2300      	movs	r3, #0
	if (base == 0) {
     99e:	220a      	movs	r2, #10
     9a0:	f7ff bfba 	b.w	918 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>
		n = -n;
     9a4:	4249      	negs	r1, r1
		sign = '-';
     9a6:	232d      	movs	r3, #45	; 0x2d
	if (base == 0) {
     9a8:	220a      	movs	r2, #10
     9aa:	f7ff bfb5 	b.w	918 <Print::printNumber(unsigned long, unsigned char, unsigned char) [clone .part.0]>
     9ae:	bf00      	nop

000009b0 <Print::println()>:
{
     9b0:	b500      	push	{lr}
	return write(buf, 2);
     9b2:	6803      	ldr	r3, [r0, #0]
{
     9b4:	b083      	sub	sp, #12
	uint8_t buf[2]={'\r', '\n'};
     9b6:	f640 2c0d 	movw	ip, #2573	; 0xa0d
	return write(buf, 2);
     9ba:	2202      	movs	r2, #2
     9bc:	a901      	add	r1, sp, #4
     9be:	685b      	ldr	r3, [r3, #4]
	uint8_t buf[2]={'\r', '\n'};
     9c0:	f8ad c004 	strh.w	ip, [sp, #4]
	return write(buf, 2);
     9c4:	4798      	blx	r3
}
     9c6:	b003      	add	sp, #12
     9c8:	f85d fb04 	ldr.w	pc, [sp], #4

000009cc <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
     9cc:	49a2      	ldr	r1, [pc, #648]	; (c58 <set_arm_clock+0x28c>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     9ce:	4ba3      	ldr	r3, [pc, #652]	; (c5c <set_arm_clock+0x290>)
	if (frequency > 528000000) {
     9d0:	4288      	cmp	r0, r1
{
     9d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t dcdc = DCDC_REG3;
     9d6:	4ca2      	ldr	r4, [pc, #648]	; (c60 <set_arm_clock+0x294>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     9d8:	695e      	ldr	r6, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
     9da:	699a      	ldr	r2, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
     9dc:	f8d4 800c 	ldr.w	r8, [r4, #12]
	if (frequency > 528000000) {
     9e0:	d91b      	bls.n	a1a <set_arm_clock+0x4e>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
     9e2:	4ba0      	ldr	r3, [pc, #640]	; (c64 <set_arm_clock+0x298>)
     9e4:	4298      	cmp	r0, r3
     9e6:	f240 8102 	bls.w	bee <set_arm_clock+0x222>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
     9ea:	1ac3      	subs	r3, r0, r3
     9ec:	499e      	ldr	r1, [pc, #632]	; (c68 <set_arm_clock+0x29c>)
     9ee:	0a1b      	lsrs	r3, r3, #8
     9f0:	fba1 1303 	umull	r1, r3, r1, r3
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     9f4:	f240 6127 	movw	r1, #1575	; 0x627
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
     9f8:	09db      	lsrs	r3, r3, #7
     9fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     9fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     a02:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     a06:	428b      	cmp	r3, r1
     a08:	bf28      	it	cs
     a0a:	460b      	movcs	r3, r1
     a0c:	f5a3 7748 	sub.w	r7, r3, #800	; 0x320
     a10:	4b96      	ldr	r3, [pc, #600]	; (c6c <set_arm_clock+0x2a0>)
     a12:	fba3 3707 	umull	r3, r7, r3, r7
     a16:	08ff      	lsrs	r7, r7, #3
     a18:	e004      	b.n	a24 <set_arm_clock+0x58>
	} else if (frequency <= 24000000) {
     a1a:	4f95      	ldr	r7, [pc, #596]	; (c70 <set_arm_clock+0x2a4>)
     a1c:	42b8      	cmp	r0, r7
     a1e:	bf8c      	ite	hi
     a20:	270e      	movhi	r7, #14
     a22:	2706      	movls	r7, #6
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     a24:	498d      	ldr	r1, [pc, #564]	; (c5c <set_arm_clock+0x290>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     a26:	f008 091f 	and.w	r9, r8, #31
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     a2a:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     a2e:	45b9      	cmp	r9, r7
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
     a30:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
     a34:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     a38:	d20c      	bcs.n	a54 <set_arm_clock+0x88>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
     a3a:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
     a3e:	f5a1 21f8 	sub.w	r1, r1, #507904	; 0x7c000
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
     a42:	ea48 0807 	orr.w	r8, r8, r7
		DCDC_REG3 = dcdc;
     a46:	f8c1 800c 	str.w	r8, [r1, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     a4a:	680b      	ldr	r3, [r1, #0]
     a4c:	2b00      	cmp	r3, #0
     a4e:	dafc      	bge.n	a4a <set_arm_clock+0x7e>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     a50:	f008 091f 	and.w	r9, r8, #31
	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
     a54:	f016 7300 	ands.w	r3, r6, #33554432	; 0x2000000
     a58:	d124      	bne.n	aa4 <set_arm_clock+0xd8>
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
     a5a:	4986      	ldr	r1, [pc, #536]	; (c74 <set_arm_clock+0x2a8>)
     a5c:	690c      	ldr	r4, [r1, #16]
     a5e:	4986      	ldr	r1, [pc, #536]	; (c78 <set_arm_clock+0x2ac>)
     a60:	43a1      	bics	r1, r4
     a62:	f000 80ea 	beq.w	c3a <set_arm_clock+0x26e>
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
     a66:	f482 5180 	eor.w	r1, r2, #4096	; 0x1000
     a6a:	4634      	mov	r4, r6
     a6c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
     a70:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
     a74:	d004      	beq.n	a80 <set_arm_clock+0xb4>
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
     a76:	f026 5660 	bic.w	r6, r6, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
     a7a:	431e      	orrs	r6, r3
			CCM_CBCDR = cbcdr;
     a7c:	4b77      	ldr	r3, [pc, #476]	; (c5c <set_arm_clock+0x290>)
     a7e:	615e      	str	r6, [r3, #20]
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
     a80:	f411 5f40 	tst.w	r1, #12288	; 0x3000
     a84:	d007      	beq.n	a96 <set_arm_clock+0xca>
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
     a86:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
			CCM_CBCMR = cbcmr;
     a8a:	4974      	ldr	r1, [pc, #464]	; (c5c <set_arm_clock+0x290>)
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
     a8c:	432a      	orrs	r2, r5
			CCM_CBCMR = cbcmr;
     a8e:	618a      	str	r2, [r1, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
     a90:	6c8b      	ldr	r3, [r1, #72]	; 0x48
     a92:	071a      	lsls	r2, r3, #28
     a94:	d4fc      	bmi.n	a90 <set_arm_clock+0xc4>
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
     a96:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
     a9a:	4a70      	ldr	r2, [pc, #448]	; (c5c <set_arm_clock+0x290>)
     a9c:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     a9e:	6c93      	ldr	r3, [r2, #72]	; 0x48
     aa0:	069b      	lsls	r3, r3, #26
     aa2:	d4fc      	bmi.n	a9e <set_arm_clock+0xd2>
	while (frequency * div_arm * div_ahb < 648000000) {
     aa4:	4c75      	ldr	r4, [pc, #468]	; (c7c <set_arm_clock+0x2b0>)
     aa6:	42a0      	cmp	r0, r4
     aa8:	f200 80ce 	bhi.w	c48 <set_arm_clock+0x27c>
	uint32_t div_ahb = 1;
     aac:	f04f 0c01 	mov.w	ip, #1
     ab0:	4601      	mov	r1, r0
	uint32_t div_arm = 1;
     ab2:	4663      	mov	r3, ip
	while (frequency * div_arm * div_ahb < 648000000) {
     ab4:	fb03 1201 	mla	r2, r3, r1, r1
			div_arm = div_arm + 1;
     ab8:	f103 0e01 	add.w	lr, r3, #1
				div_ahb = div_ahb + 1;
     abc:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     ac0:	42a2      	cmp	r2, r4
     ac2:	d818      	bhi.n	af6 <set_arm_clock+0x12a>
		if (div_arm < 8) {
     ac4:	f1be 0f08 	cmp.w	lr, #8
				div_arm = 1;
     ac8:	f04f 0301 	mov.w	r3, #1
		if (div_arm < 8) {
     acc:	f040 808d 	bne.w	bea <set_arm_clock+0x21e>
			if (div_ahb < 5) {
     ad0:	f1bc 0f04 	cmp.w	ip, #4
     ad4:	f200 8091 	bhi.w	bfa <set_arm_clock+0x22e>
	while (frequency * div_arm * div_ahb < 648000000) {
     ad8:	180a      	adds	r2, r1, r0
     ada:	42a2      	cmp	r2, r4
     adc:	f200 80a4 	bhi.w	c28 <set_arm_clock+0x25c>
     ae0:	fb05 f100 	mul.w	r1, r5, r0
				div_ahb = div_ahb + 1;
     ae4:	46ac      	mov	ip, r5
			div_arm = div_arm + 1;
     ae6:	f103 0e01 	add.w	lr, r3, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     aea:	fb03 1201 	mla	r2, r3, r1, r1
				div_ahb = div_ahb + 1;
     aee:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     af2:	42a2      	cmp	r2, r4
     af4:	d9e6      	bls.n	ac4 <set_arm_clock+0xf8>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     af6:	f10c 31ff 	add.w	r1, ip, #4294967295
     afa:	028c      	lsls	r4, r1, #10
     afc:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     b00:	485f      	ldr	r0, [pc, #380]	; (c80 <set_arm_clock+0x2b4>)
     b02:	4410      	add	r0, r2
	if (mult > 108) mult = 108;
     b04:	4a5f      	ldr	r2, [pc, #380]	; (c84 <set_arm_clock+0x2b8>)
     b06:	4290      	cmp	r0, r2
     b08:	d97f      	bls.n	c0a <set_arm_clock+0x23e>
     b0a:	f8df a1a4 	ldr.w	sl, [pc, #420]	; cb0 <set_arm_clock+0x2e4>
     b0e:	226c      	movs	r2, #108	; 0x6c
     b10:	485d      	ldr	r0, [pc, #372]	; (c88 <set_arm_clock+0x2bc>)
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     b12:	4d58      	ldr	r5, [pc, #352]	; (c74 <set_arm_clock+0x2a8>)
	frequency = mult * 12000000 / div_arm / div_ahb;
     b14:	fbb0 f0fe 	udiv	r0, r0, lr
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     b18:	f8d5 e000 	ldr.w	lr, [r5]
	frequency = mult * 12000000 / div_arm / div_ahb;
     b1c:	fbb0 f0fc 	udiv	r0, r0, ip
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
     b20:	f8df c190 	ldr.w	ip, [pc, #400]	; cb4 <set_arm_clock+0x2e8>
     b24:	ea0e 0c0c 	and.w	ip, lr, ip
     b28:	45d4      	cmp	ip, sl
     b2a:	d009      	beq.n	b40 <set_arm_clock+0x174>
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
     b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
     b30:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
     b34:	f8c5 c000 	str.w	ip, [r5]
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
     b38:	602a      	str	r2, [r5, #0]
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
     b3a:	682a      	ldr	r2, [r5, #0]
     b3c:	2a00      	cmp	r2, #0
     b3e:	dafc      	bge.n	b3a <set_arm_clock+0x16e>
	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
     b40:	4a46      	ldr	r2, [pc, #280]	; (c5c <set_arm_clock+0x290>)
     b42:	6915      	ldr	r5, [r2, #16]
     b44:	f005 0507 	and.w	r5, r5, #7
     b48:	429d      	cmp	r5, r3
     b4a:	d003      	beq.n	b54 <set_arm_clock+0x188>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
     b4c:	6113      	str	r3, [r2, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
     b4e:	6c93      	ldr	r3, [r2, #72]	; 0x48
     b50:	03dd      	lsls	r5, r3, #15
     b52:	d4fc      	bmi.n	b4e <set_arm_clock+0x182>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     b54:	f411 5fe0 	tst.w	r1, #7168	; 0x1c00
     b58:	d009      	beq.n	b6e <set_arm_clock+0x1a2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
     b5a:	f426 56e0 	bic.w	r6, r6, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
     b5e:	f404 54e0 	and.w	r4, r4, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
     b62:	4a3e      	ldr	r2, [pc, #248]	; (c5c <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
     b64:	4326      	orrs	r6, r4
		CCM_CBCDR = cbcdr;
     b66:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
     b68:	6c93      	ldr	r3, [r2, #72]	; 0x48
     b6a:	0799      	lsls	r1, r3, #30
     b6c:	d4fc      	bmi.n	b68 <set_arm_clock+0x19c>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
     b6e:	4947      	ldr	r1, [pc, #284]	; (c8c <set_arm_clock+0x2c0>)
	if (div_ipg > 4) div_ipg = 4;
     b70:	4a47      	ldr	r2, [pc, #284]	; (c90 <set_arm_clock+0x2c4>)
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
     b72:	4401      	add	r1, r0
	if (div_ipg > 4) div_ipg = 4;
     b74:	4291      	cmp	r1, r2
     b76:	d83c      	bhi.n	bf2 <set_arm_clock+0x226>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
     b78:	4b46      	ldr	r3, [pc, #280]	; (c94 <set_arm_clock+0x2c8>)
     b7a:	09c9      	lsrs	r1, r1, #7
     b7c:	fba3 3101 	umull	r3, r1, r3, r1
     b80:	0b09      	lsrs	r1, r1, #12
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
     b82:	1e4b      	subs	r3, r1, #1
     b84:	021b      	lsls	r3, r3, #8
     b86:	ea86 0203 	eor.w	r2, r6, r3
     b8a:	f412 7f40 	tst.w	r2, #768	; 0x300
     b8e:	d006      	beq.n	b9e <set_arm_clock+0x1d2>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
     b90:	f426 7640 	bic.w	r6, r6, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     b94:	f403 7340 	and.w	r3, r3, #768	; 0x300
		CCM_CBCDR = cbcdr;
     b98:	4a30      	ldr	r2, [pc, #192]	; (c5c <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     b9a:	4333      	orrs	r3, r6
		CCM_CBCDR = cbcdr;
     b9c:	6153      	str	r3, [r2, #20]
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
     b9e:	4a2f      	ldr	r2, [pc, #188]	; (c5c <set_arm_clock+0x290>)
     ba0:	6953      	ldr	r3, [r2, #20]
     ba2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
     ba6:	6153      	str	r3, [r2, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     ba8:	6c93      	ldr	r3, [r2, #72]	; 0x48
     baa:	069b      	lsls	r3, r3, #26
     bac:	d4fc      	bmi.n	ba8 <set_arm_clock+0x1dc>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     bae:	4b3a      	ldr	r3, [pc, #232]	; (c98 <set_arm_clock+0x2cc>)
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     bb0:	454f      	cmp	r7, r9
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     bb2:	fba3 2300 	umull	r2, r3, r3, r0
     bb6:	f04f 32ff 	mov.w	r2, #4294967295
     bba:	ea4f 4393 	mov.w	r3, r3, lsr #18
	F_BUS_ACTUAL = frequency / div_ipg;
     bbe:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     bc2:	fbb2 f3f3 	udiv	r3, r2, r3
	F_CPU_ACTUAL = frequency;
     bc6:	4a35      	ldr	r2, [pc, #212]	; (c9c <set_arm_clock+0x2d0>)
     bc8:	6010      	str	r0, [r2, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
     bca:	4a35      	ldr	r2, [pc, #212]	; (ca0 <set_arm_clock+0x2d4>)
     bcc:	6011      	str	r1, [r2, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     bce:	4a35      	ldr	r2, [pc, #212]	; (ca4 <set_arm_clock+0x2d8>)
     bd0:	6013      	str	r3, [r2, #0]
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     bd2:	d208      	bcs.n	be6 <set_arm_clock+0x21a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
     bd4:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
     bd8:	4a21      	ldr	r2, [pc, #132]	; (c60 <set_arm_clock+0x294>)
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
     bda:	ea48 0707 	orr.w	r7, r8, r7
		DCDC_REG3 = dcdc;
     bde:	60d7      	str	r7, [r2, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     be0:	6813      	ldr	r3, [r2, #0]
     be2:	2b00      	cmp	r3, #0
     be4:	dafc      	bge.n	be0 <set_arm_clock+0x214>
	}

	return frequency;
}
     be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     bea:	4673      	mov	r3, lr
     bec:	e762      	b.n	ab4 <set_arm_clock+0xe8>
     bee:	2712      	movs	r7, #18
     bf0:	e718      	b.n	a24 <set_arm_clock+0x58>
     bf2:	f44f 7340 	mov.w	r3, #768	; 0x300
	if (div_ipg > 4) div_ipg = 4;
     bf6:	2104      	movs	r1, #4
     bf8:	e7c5      	b.n	b86 <set_arm_clock+0x1ba>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     bfa:	f10c 31ff 	add.w	r1, ip, #4294967295
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     bfe:	4820      	ldr	r0, [pc, #128]	; (c80 <set_arm_clock+0x2b4>)
     c00:	2307      	movs	r3, #7
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     c02:	028c      	lsls	r4, r1, #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     c04:	4410      	add	r0, r2
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     c06:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     c0a:	4a27      	ldr	r2, [pc, #156]	; (ca8 <set_arm_clock+0x2dc>)
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
     c0c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; cb8 <set_arm_clock+0x2ec>
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     c10:	fba2 2000 	umull	r2, r0, r2, r0
     c14:	0d02      	lsrs	r2, r0, #20
	frequency = mult * 12000000 / div_arm / div_ahb;
     c16:	4825      	ldr	r0, [pc, #148]	; (cac <set_arm_clock+0x2e0>)
     c18:	2a36      	cmp	r2, #54	; 0x36
     c1a:	bf38      	it	cc
     c1c:	2236      	movcc	r2, #54	; 0x36
     c1e:	fb02 f000 	mul.w	r0, r2, r0
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
     c22:	ea42 0a0a 	orr.w	sl, r2, sl
     c26:	e774      	b.n	b12 <set_arm_clock+0x146>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     c28:	ea4f 248c 	mov.w	r4, ip, lsl #10
     c2c:	2300      	movs	r3, #0
     c2e:	ea86 218c 	eor.w	r1, r6, ip, lsl #10
				div_arm = 1;
     c32:	f04f 0e01 	mov.w	lr, #1
				div_ahb = div_ahb + 1;
     c36:	46ac      	mov	ip, r5
     c38:	e762      	b.n	b00 <set_arm_clock+0x134>
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
     c3a:	461d      	mov	r5, r3
     c3c:	f086 54c0 	eor.w	r4, r6, #402653184	; 0x18000000
     c40:	4611      	mov	r1, r2
     c42:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
     c46:	e713      	b.n	a70 <set_arm_clock+0xa4>
	while (frequency * div_arm * div_ahb < 648000000) {
     c48:	2400      	movs	r4, #0
	uint32_t div_ahb = 1;
     c4a:	f04f 0c01 	mov.w	ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     c4e:	4602      	mov	r2, r0
     c50:	4631      	mov	r1, r6
     c52:	4623      	mov	r3, r4
	uint32_t div_arm = 1;
     c54:	46e6      	mov	lr, ip
     c56:	e753      	b.n	b00 <set_arm_clock+0x134>
     c58:	1f78a400 	.word	0x1f78a400
     c5c:	400fc000 	.word	0x400fc000
     c60:	40080000 	.word	0x40080000
     c64:	23c34600 	.word	0x23c34600
     c68:	004cb223 	.word	0x004cb223
     c6c:	51eb851f 	.word	0x51eb851f
     c70:	016e3600 	.word	0x016e3600
     c74:	400d8000 	.word	0x400d8000
     c78:	80003040 	.word	0x80003040
     c7c:	269fb1ff 	.word	0x269fb1ff
     c80:	005b8d80 	.word	0x005b8d80
     c84:	4df67eff 	.word	0x4df67eff
     c88:	4d3f6400 	.word	0x4d3f6400
     c8c:	08f0d17f 	.word	0x08f0d17f
     c90:	2cb4177f 	.word	0x2cb4177f
     c94:	00e5109f 	.word	0x00e5109f
     c98:	431bde83 	.word	0x431bde83
     c9c:	200008cc 	.word	0x200008cc
     ca0:	200008c8 	.word	0x200008c8
     ca4:	200016b0 	.word	0x200016b0
     ca8:	165e9f81 	.word	0x165e9f81
     cac:	00b71b00 	.word	0x00b71b00
     cb0:	8000206c 	.word	0x8000206c
     cb4:	8001307f 	.word	0x8001307f
     cb8:	80002000 	.word	0x80002000

00000cbc <delay>:
	if (msec == 0) return;
     cbc:	b900      	cbnz	r0, cc0 <delay+0x4>
     cbe:	4770      	bx	lr
{
     cc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     cc4:	2101      	movs	r1, #1
     cc6:	4681      	mov	r9, r0
     cc8:	4c21      	ldr	r4, [pc, #132]	; (d50 <delay+0x94>)
     cca:	4d22      	ldr	r5, [pc, #136]	; (d54 <delay+0x98>)
     ccc:	4e22      	ldr	r6, [pc, #136]	; (d58 <delay+0x9c>)
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     cce:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     cd2:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     cd4:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     cd6:	e844 1300 	strex	r3, r1, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     cda:	2b00      	cmp	r3, #0
     cdc:	d1f7      	bne.n	cce <delay+0x12>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     cde:	491f      	ldr	r1, [pc, #124]	; (d5c <delay+0xa0>)
     ce0:	684b      	ldr	r3, [r1, #4]
	uint32_t usec = 1000*smc + frac;
     ce2:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     ce6:	f8df a078 	ldr.w	sl, [pc, #120]	; d60 <delay+0xa4>
	uint32_t ccdelta = cyccnt - scc;
     cea:	1a1b      	subs	r3, r3, r0
     cec:	2701      	movs	r7, #1
	uint32_t usec = 1000*smc + frac;
     cee:	fb0b f802 	mul.w	r8, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     cf2:	f8da 2000 	ldr.w	r2, [sl]
     cf6:	fba3 3202 	umull	r3, r2, r3, r2
	uint32_t usec = 1000*smc + frac;
     cfa:	455a      	cmp	r2, fp
     cfc:	bf94      	ite	ls
     cfe:	4490      	addls	r8, r2
     d00:	44d8      	addhi	r8, fp
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     d02:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     d06:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     d08:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     d0a:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     d0e:	2b00      	cmp	r3, #0
     d10:	d1f7      	bne.n	d02 <delay+0x46>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     d12:	684b      	ldr	r3, [r1, #4]
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     d14:	f8da c000 	ldr.w	ip, [sl]
	uint32_t ccdelta = cyccnt - scc;
     d18:	1a1b      	subs	r3, r3, r0
	uint32_t usec = 1000*smc + frac;
     d1a:	fb0b f202 	mul.w	r2, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     d1e:	fba3 3c0c 	umull	r3, ip, r3, ip
	uint32_t usec = 1000*smc + frac;
     d22:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
     d26:	bf94      	ite	ls
     d28:	4462      	addls	r2, ip
     d2a:	f502 727a 	addhi.w	r2, r2, #1000	; 0x3e8
		while ((micros() - start) >= 1000) {
     d2e:	eba2 0208 	sub.w	r2, r2, r8
     d32:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
     d36:	d306      	bcc.n	d46 <delay+0x8a>
			if (--msec == 0) return;
     d38:	f1b9 0901 	subs.w	r9, r9, #1
			start += 1000;
     d3c:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
			if (--msec == 0) return;
     d40:	d1df      	bne.n	d02 <delay+0x46>
}
     d42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		yield();
     d46:	f001 fb6f 	bl	2428 <yield>
		while ((micros() - start) >= 1000) {
     d4a:	4904      	ldr	r1, [pc, #16]	; (d5c <delay+0xa0>)
     d4c:	e7d9      	b.n	d02 <delay+0x46>
     d4e:	bf00      	nop
     d50:	200016bc 	.word	0x200016bc
     d54:	200016b8 	.word	0x200016b8
     d58:	200016b4 	.word	0x200016b4
     d5c:	e0001000 	.word	0xe0001000
     d60:	200016b0 	.word	0x200016b0

00000d64 <digitalWrite>:
void digitalWrite(uint8_t pin, uint8_t val)
{
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
     d64:	2836      	cmp	r0, #54	; 0x36
     d66:	d816      	bhi.n	d96 <digitalWrite+0x32>
	p = digital_pin_to_info_PGM + pin;
     d68:	0102      	lsls	r2, r0, #4
     d6a:	4b10      	ldr	r3, [pc, #64]	; (dac <digitalWrite+0x48>)
     d6c:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	pinmode = *(p->reg + 1);
     d70:	589b      	ldr	r3, [r3, r2]
{
     d72:	b410      	push	{r4}
	mask = p->mask;
     d74:	68c2      	ldr	r2, [r0, #12]
	pinmode = *(p->reg + 1);
     d76:	685c      	ldr	r4, [r3, #4]
	if (pinmode & mask) {
     d78:	4214      	tst	r4, r2
     d7a:	d005      	beq.n	d88 <digitalWrite+0x24>
		// pin is configured for output mode
		if (val) {
     d7c:	b961      	cbnz	r1, d98 <digitalWrite+0x34>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		}
	}
}
     d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->reg + 0x22) = mask; // clear register
     d82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     d86:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     d88:	6883      	ldr	r3, [r0, #8]
		if (val) {
     d8a:	b151      	cbz	r1, da2 <digitalWrite+0x3e>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     d8c:	4a08      	ldr	r2, [pc, #32]	; (db0 <digitalWrite+0x4c>)
}
     d8e:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     d92:	601a      	str	r2, [r3, #0]
}
     d94:	4770      	bx	lr
     d96:	4770      	bx	lr
     d98:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->reg + 0x21) = mask; // set register
     d9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
     da0:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     da2:	4a04      	ldr	r2, [pc, #16]	; (db4 <digitalWrite+0x50>)
}
     da4:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     da8:	601a      	str	r2, [r3, #0]
}
     daa:	4770      	bx	lr
     dac:	200003b0 	.word	0x200003b0
     db0:	0001f038 	.word	0x0001f038
     db4:	00013038 	.word	0x00013038

00000db8 <pinMode>:

void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
     db8:	2836      	cmp	r0, #54	; 0x36
     dba:	d829      	bhi.n	e10 <pinMode+0x58>
	p = digital_pin_to_info_PGM + pin;
     dbc:	4b16      	ldr	r3, [pc, #88]	; (e18 <pinMode+0x60>)
     dbe:	0102      	lsls	r2, r0, #4
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     dc0:	2901      	cmp	r1, #1
	p = digital_pin_to_info_PGM + pin;
     dc2:	eb03 1000 	add.w	r0, r3, r0, lsl #4
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     dc6:	589a      	ldr	r2, [r3, r2]
{
     dc8:	b410      	push	{r4}
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     dca:	6853      	ldr	r3, [r2, #4]
     dcc:	68c4      	ldr	r4, [r0, #12]
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     dce:	d00e      	beq.n	dee <pinMode+0x36>
     dd0:	2904      	cmp	r1, #4
     dd2:	d00c      	beq.n	dee <pinMode+0x36>
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     dd4:	ea23 0304 	bic.w	r3, r3, r4
     dd8:	6053      	str	r3, [r2, #4]
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
     dda:	6883      	ldr	r3, [r0, #8]
		if (mode == INPUT) {
     ddc:	b1a9      	cbz	r1, e0a <pinMode+0x52>
		} else if (mode == INPUT_PULLUP) {
     dde:	2902      	cmp	r1, #2
     de0:	d017      	beq.n	e12 <pinMode+0x5a>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
     de2:	2903      	cmp	r1, #3
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     de4:	bf0c      	ite	eq
     de6:	4a0d      	ldreq	r2, [pc, #52]	; (e1c <pinMode+0x64>)
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
     de8:	4a0d      	ldrne	r2, [pc, #52]	; (e20 <pinMode+0x68>)
     dea:	601a      	str	r2, [r3, #0]
     dec:	e007      	b.n	dfe <pinMode+0x46>
		*(p->reg + 1) |= p->mask; // TODO: atomic
     dee:	4323      	orrs	r3, r4
		if (mode == OUTPUT) {
     df0:	2901      	cmp	r1, #1
		*(p->reg + 1) |= p->mask; // TODO: atomic
     df2:	6053      	str	r3, [r2, #4]
			*(p->pad) = IOMUXC_PAD_DSE(7);
     df4:	6883      	ldr	r3, [r0, #8]
		if (mode == OUTPUT) {
     df6:	d008      	beq.n	e0a <pinMode+0x52>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
     df8:	f640 0238 	movw	r2, #2104	; 0x838
     dfc:	601a      	str	r2, [r3, #0]
		}
	}
	*(p->mux) = 5 | 0x10;
     dfe:	6843      	ldr	r3, [r0, #4]
     e00:	2215      	movs	r2, #21
}
     e02:	f85d 4b04 	ldr.w	r4, [sp], #4
	*(p->mux) = 5 | 0x10;
     e06:	601a      	str	r2, [r3, #0]
}
     e08:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7);
     e0a:	2238      	movs	r2, #56	; 0x38
     e0c:	601a      	str	r2, [r3, #0]
     e0e:	e7f6      	b.n	dfe <pinMode+0x46>
     e10:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     e12:	4a04      	ldr	r2, [pc, #16]	; (e24 <pinMode+0x6c>)
     e14:	601a      	str	r2, [r3, #0]
     e16:	e7f2      	b.n	dfe <pinMode+0x46>
     e18:	200003b0 	.word	0x200003b0
     e1c:	00013038 	.word	0x00013038
     e20:	00010038 	.word	0x00010038
     e24:	0001f038 	.word	0x0001f038

00000e28 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
     e28:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
     e2a:	f7ff f91d 	bl	68 <setup>
	while (1) {
		loop();
     e2e:	f7ff f9ab 	bl	188 <loop>
		yield();
     e32:	f001 faf9 	bl	2428 <yield>
	while (1) {
     e36:	e7fa      	b.n	e2e <main+0x6>

00000e38 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
     e38:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
     e3a:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
     e3e:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
     e42:	d16d      	bne.n	f20 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
     e44:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
     e46:	d341      	bcc.n	ecc <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     e48:	f851 3b04 	ldr.w	r3, [r1], #4
     e4c:	f840 3b04 	str.w	r3, [r0], #4
     e50:	f851 3b04 	ldr.w	r3, [r1], #4
     e54:	f840 3b04 	str.w	r3, [r0], #4
     e58:	f851 3b04 	ldr.w	r3, [r1], #4
     e5c:	f840 3b04 	str.w	r3, [r0], #4
     e60:	f851 3b04 	ldr.w	r3, [r1], #4
     e64:	f840 3b04 	str.w	r3, [r0], #4
     e68:	f851 3b04 	ldr.w	r3, [r1], #4
     e6c:	f840 3b04 	str.w	r3, [r0], #4
     e70:	f851 3b04 	ldr.w	r3, [r1], #4
     e74:	f840 3b04 	str.w	r3, [r0], #4
     e78:	f851 3b04 	ldr.w	r3, [r1], #4
     e7c:	f840 3b04 	str.w	r3, [r0], #4
     e80:	f851 3b04 	ldr.w	r3, [r1], #4
     e84:	f840 3b04 	str.w	r3, [r0], #4
     e88:	f851 3b04 	ldr.w	r3, [r1], #4
     e8c:	f840 3b04 	str.w	r3, [r0], #4
     e90:	f851 3b04 	ldr.w	r3, [r1], #4
     e94:	f840 3b04 	str.w	r3, [r0], #4
     e98:	f851 3b04 	ldr.w	r3, [r1], #4
     e9c:	f840 3b04 	str.w	r3, [r0], #4
     ea0:	f851 3b04 	ldr.w	r3, [r1], #4
     ea4:	f840 3b04 	str.w	r3, [r0], #4
     ea8:	f851 3b04 	ldr.w	r3, [r1], #4
     eac:	f840 3b04 	str.w	r3, [r0], #4
     eb0:	f851 3b04 	ldr.w	r3, [r1], #4
     eb4:	f840 3b04 	str.w	r3, [r0], #4
     eb8:	f851 3b04 	ldr.w	r3, [r1], #4
     ebc:	f840 3b04 	str.w	r3, [r0], #4
     ec0:	f851 3b04 	ldr.w	r3, [r1], #4
     ec4:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
     ec8:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
     eca:	d2bd      	bcs.n	e48 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
     ecc:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
     ece:	d311      	bcc.n	ef4 <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     ed0:	f851 3b04 	ldr.w	r3, [r1], #4
     ed4:	f840 3b04 	str.w	r3, [r0], #4
     ed8:	f851 3b04 	ldr.w	r3, [r1], #4
     edc:	f840 3b04 	str.w	r3, [r0], #4
     ee0:	f851 3b04 	ldr.w	r3, [r1], #4
     ee4:	f840 3b04 	str.w	r3, [r0], #4
     ee8:	f851 3b04 	ldr.w	r3, [r1], #4
     eec:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
     ef0:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
     ef2:	d2ed      	bcs.n	ed0 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
     ef4:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
     ef6:	d305      	bcc.n	f04 <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
     ef8:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
     efc:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
     f00:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
     f02:	d2f9      	bcs.n	ef8 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
     f04:	3204      	adds	r2, #4
	beq	.Ldone
     f06:	d008      	beq.n	f1a <memcpy+0xe2>

	lsls	r2, r2, #31
     f08:	07d2      	lsls	r2, r2, #31
	itt ne
     f0a:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     f0c:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     f10:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
     f14:	d301      	bcc.n	f1a <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
     f16:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
     f18:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     f1a:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     f1c:	4770      	bx	lr
     f1e:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
     f20:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
     f22:	d313      	bcc.n	f4c <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
     f24:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
     f26:	d08d      	beq.n	e44 <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
     f28:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
     f2c:	d08a      	beq.n	e44 <memcpy+0xc>

	rsb	r3, #4
     f2e:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
     f32:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
     f34:	07db      	lsls	r3, r3, #31
	itt ne
     f36:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     f38:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     f3c:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
     f40:	d380      	bcc.n	e44 <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
     f42:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
     f46:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
     f4a:	e77b      	b.n	e44 <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
     f4c:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
     f4e:	d3d9      	bcc.n	f04 <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
     f50:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
     f52:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
     f56:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
     f5a:	d2f9      	bcs.n	f50 <memcpy+0x118>

	ldrb	r3, [r1]
     f5c:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
     f5e:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
     f60:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
     f62:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
     f64:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
     f66:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     f68:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     f6a:	4770      	bx	lr

00000f6c <operator new(unsigned int)>:

#include <stdlib.h>

void * operator new(size_t size)
{
	return malloc(size);
     f6c:	f001 bb76 	b.w	265c <malloc>

00000f70 <ultoa>:


char * ultoa(unsigned long val, char *buf, int radix)
{
	unsigned digit;
	int i=0, j;
     f70:	f101 3cff 	add.w	ip, r1, #4294967295
{
     f74:	b570      	push	{r4, r5, r6, lr}
	char t;

	while (1) {
		digit = val % radix;
     f76:	4666      	mov	r6, ip
	int i=0, j;
     f78:	2400      	movs	r4, #0
     f7a:	e000      	b.n	f7e <ultoa+0xe>
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
     f7c:	3401      	adds	r4, #1
		digit = val % radix;
     f7e:	fbb0 f5f2 	udiv	r5, r0, r2
     f82:	fb02 0315 	mls	r3, r2, r5, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     f86:	2b09      	cmp	r3, #9
     f88:	f103 0e37 	add.w	lr, r3, #55	; 0x37
     f8c:	f103 0330 	add.w	r3, r3, #48	; 0x30
     f90:	fa5f fe8e 	uxtb.w	lr, lr
     f94:	bf98      	it	ls
     f96:	fa5f fe83 	uxtbls.w	lr, r3
		if (val == 0) break;
     f9a:	4290      	cmp	r0, r2
		val /= radix;
     f9c:	4628      	mov	r0, r5
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     f9e:	f806 ef01 	strb.w	lr, [r6, #1]!
		if (val == 0) break;
     fa2:	d2eb      	bcs.n	f7c <ultoa+0xc>
	}
	buf[i + 1] = 0;
     fa4:	1c63      	adds	r3, r4, #1
     fa6:	2200      	movs	r2, #0
     fa8:	18c8      	adds	r0, r1, r3
     faa:	54ca      	strb	r2, [r1, r3]
	for (j=0; j < i; j++, i--) {
     fac:	b17c      	cbz	r4, fce <ultoa+0x5e>
		t = buf[j];
     fae:	4662      	mov	r2, ip
     fb0:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
		buf[j] = buf[i];
     fb4:	f810 6d01 	ldrb.w	r6, [r0, #-1]!
	for (j=0; j < i; j++, i--) {
     fb8:	eba1 030c 	sub.w	r3, r1, ip
     fbc:	3202      	adds	r2, #2
		buf[j] = buf[i];
     fbe:	f88c 6000 	strb.w	r6, [ip]
	for (j=0; j < i; j++, i--) {
     fc2:	3b01      	subs	r3, #1
     fc4:	1a52      	subs	r2, r2, r1
		buf[i] = t;
     fc6:	7005      	strb	r5, [r0, #0]
	for (j=0; j < i; j++, i--) {
     fc8:	4423      	add	r3, r4
     fca:	429a      	cmp	r2, r3
     fcc:	dbef      	blt.n	fae <ultoa+0x3e>
	}
	return buf;
}
     fce:	4608      	mov	r0, r1
     fd0:	bd70      	pop	{r4, r5, r6, pc}
     fd2:	bf00      	nop

00000fd4 <flexpwm_init>:
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
     fd4:	2300      	movs	r3, #0
	p->FSTS0 = 0x000F; // clear fault status
     fd6:	220f      	movs	r2, #15
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
     fd8:	f248 2cb8 	movw	ip, #33464	; 0x82b8
	for (i=0; i < 4; i++) {
     fdc:	4619      	mov	r1, r3
{
     fde:	b510      	push	{r4, lr}
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
     fe0:	f44f 4470 	mov.w	r4, #61440	; 0xf000
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
     fe4:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
     fe8:	f8a0 418c 	strh.w	r4, [r0, #396]	; 0x18c
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
     fec:	f44f 4460 	mov.w	r4, #57344	; 0xe000
	p->FSTS0 = 0x000F; // clear fault status
     ff0:	f8a0 218e 	strh.w	r2, [r0, #398]	; 0x18e
		p->SM[i].OCTRL = 0;
     ff4:	460a      	mov	r2, r1
	p->FFILT0 = 0;
     ff6:	f8a0 3190 	strh.w	r3, [r0, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
     ffa:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
     ffe:	b29b      	uxth	r3, r3
    1000:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
    1004:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1008:	eb01 0341 	add.w	r3, r1, r1, lsl #1
	for (i=0; i < 4; i++) {
    100c:	3101      	adds	r1, #1
    100e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
    1012:	2904      	cmp	r1, #4
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1014:	809c      	strh	r4, [r3, #4]
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    1016:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    101a:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    101c:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    101e:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    1020:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    1022:	f8a3 c00e 	strh.w	ip, [r3, #14]
		p->SM[i].VAL2 = 0;
    1026:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    1028:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    102a:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    102c:	83da      	strh	r2, [r3, #30]
	for (i=0; i < 4; i++) {
    102e:	d1eb      	bne.n	1008 <flexpwm_init+0x34>
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    1030:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1034:	b29b      	uxth	r3, r3
    1036:	f043 030f 	orr.w	r3, r3, #15
    103a:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    103e:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1042:	b29b      	uxth	r3, r3
    1044:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    1048:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
}
    104c:	bd10      	pop	{r4, pc}
    104e:	bf00      	nop

00001050 <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1050:	4b37      	ldr	r3, [pc, #220]	; (1130 <pwm_init+0xe0>)
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1052:	4a38      	ldr	r2, [pc, #224]	; (1134 <pwm_init+0xe4>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1054:	6f99      	ldr	r1, [r3, #120]	; 0x78
		CCM_CCGR6_QTIMER3(CCM_CCGR_ON) | CCM_CCGR6_QTIMER4(CCM_CCGR_ON);
	flexpwm_init(&IMXRT_FLEXPWM1);
    1056:	4838      	ldr	r0, [pc, #224]	; (1138 <pwm_init+0xe8>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1058:	f441 017f 	orr.w	r1, r1, #16711680	; 0xff0000
{
    105c:	b570      	push	{r4, r5, r6, lr}
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    105e:	6799      	str	r1, [r3, #120]	; 0x78
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1060:	f241 0601 	movw	r6, #4097	; 0x1001
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1064:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1068:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    106c:	f243 0426 	movw	r4, #12326	; 0x3026
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1070:	430a      	orrs	r2, r1
    1072:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	flexpwm_init(&IMXRT_FLEXPWM1);
    1076:	f7ff ffad 	bl	fd4 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM2);
    107a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    107e:	f7ff ffa9 	bl	fd4 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM3);
    1082:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1086:	f7ff ffa5 	bl	fd4 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM4);
    108a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    108e:	f7ff ffa1 	bl	fd4 <flexpwm_init>
	for (i=0; i < 4; i++) {
    1092:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    1094:	f5a0 1003 	sub.w	r0, r0, #2146304	; 0x20c000
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1098:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CTRL = 0; // stop timer
    109c:	4611      	mov	r1, r2
    109e:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    10a2:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    10a6:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    10a8:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    10aa:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    10ac:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    10ae:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    10b2:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    10b4:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    10b6:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    10ba:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    10bc:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    10be:	d1ee      	bne.n	109e <pwm_init+0x4e>
    10c0:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    10c2:	481e      	ldr	r0, [pc, #120]	; (113c <pwm_init+0xec>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    10c4:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    10c8:	f241 0601 	movw	r6, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    10cc:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    10ce:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    10d2:	f243 0426 	movw	r4, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    10d6:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    10da:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    10de:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    10e0:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    10e2:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    10e4:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    10e6:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    10ea:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    10ec:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    10ee:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    10f2:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    10f4:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    10f6:	d1ee      	bne.n	10d6 <pwm_init+0x86>
    10f8:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    10fa:	4811      	ldr	r0, [pc, #68]	; (1140 <pwm_init+0xf0>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    10fc:	260f      	movs	r6, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    10fe:	f241 0501 	movw	r5, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    1102:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1104:	f645 54c0 	movw	r4, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1108:	f243 0e26 	movw	lr, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    110c:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    1110:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1114:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    1116:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    1118:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    111a:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    111c:	81de      	strh	r6, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    111e:	829d      	strh	r5, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1120:	80dc      	strh	r4, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1122:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1126:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1128:	f8a3 e00c 	strh.w	lr, [r3, #12]
	for (i=0; i < 4; i++) {
    112c:	d1ee      	bne.n	110c <pwm_init+0xbc>
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    112e:	bd70      	pop	{r4, r5, r6, pc}
    1130:	400fc000 	.word	0x400fc000
    1134:	fc030000 	.word	0xfc030000
    1138:	403dc000 	.word	0x403dc000
    113c:	401e0000 	.word	0x401e0000
    1140:	401e4000 	.word	0x401e4000

00001144 <unused_interrupt_vector>:
	__disable_irq();
    1144:	b672      	cpsid	i
	asm volatile("mrs %0, ipsr\n" : "=r" (ipsr) :: "memory");
    1146:	f3ef 8305 	mrs	r3, IPSR
	info->ipsr = ipsr;
    114a:	4c52      	ldr	r4, [pc, #328]	; (1294 <unused_interrupt_vector+0x150>)
    114c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	asm volatile("tst lr, #4\nite eq\nmrseq %0, msp\nmrsne %0, psp\n" : "=r" (stack) :: "memory");
    1150:	f01e 0f04 	tst.w	lr, #4
    1154:	bf0c      	ite	eq
    1156:	f3ef 8208 	mrseq	r2, MSP
    115a:	f3ef 8209 	mrsne	r2, PSP
	info->cfsr = SCB_CFSR;
    115e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	p = (uint32_t *)info;
    1162:	4e4d      	ldr	r6, [pc, #308]	; (1298 <unused_interrupt_vector+0x154>)
	while (p < end) {
    1164:	4d4d      	ldr	r5, [pc, #308]	; (129c <unused_interrupt_vector+0x158>)
	info->cfsr = SCB_CFSR;
    1166:	f8d3 0d28 	ldr.w	r0, [r3, #3368]	; 0xd28
	info->hfsr = SCB_HFSR;
    116a:	f8d3 1d2c 	ldr.w	r1, [r3, #3372]	; 0xd2c
    116e:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
	info->mmfar = SCB_MMFAR;
    1172:	f8d3 1d34 	ldr.w	r1, [r3, #3380]	; 0xd34
	info->bfar = SCB_BFAR;
    1176:	f8d3 3d38 	ldr.w	r3, [r3, #3384]	; 0xd38
    117a:	e9c4 1324 	strd	r1, r3, [r4, #144]	; 0x90
	info->ret = stack[6];
    117e:	6993      	ldr	r3, [r2, #24]
    1180:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	info->xpsr = stack[7];
    1184:	69d3      	ldr	r3, [r2, #28]
    1186:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	info->temp = tempmonGetTemp();
    118a:	f000 f8bd 	bl	1308 <tempmonGetTemp>
    118e:	ed84 0a28 	vstr	s0, [r4, #160]	; 0xa0
	info->time = rtc_get();
    1192:	f001 f9e9 	bl	2568 <rtc_get>
	info->len = sizeof(*info) / 4;
    1196:	210b      	movs	r1, #11
	crc = 0xFFFFFFFF;
    1198:	f04f 32ff 	mov.w	r2, #4294967295
	info->time = rtc_get();
    119c:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
	info->len = sizeof(*info) / 4;
    11a0:	460b      	mov	r3, r1
    11a2:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
    11a6:	493e      	ldr	r1, [pc, #248]	; (12a0 <unused_interrupt_vector+0x15c>)
		crc ^= *p++;
    11a8:	1d30      	adds	r0, r6, #4
    11aa:	405a      	eors	r2, r3
    11ac:	2420      	movs	r4, #32
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
    11ae:	f002 0301 	and.w	r3, r2, #1
    11b2:	3c01      	subs	r4, #1
    11b4:	fb01 f303 	mul.w	r3, r1, r3
    11b8:	ea83 0252 	eor.w	r2, r3, r2, lsr #1
    11bc:	d1f7      	bne.n	11ae <unused_interrupt_vector+0x6a>
	while (p < end) {
    11be:	42a8      	cmp	r0, r5
    11c0:	d002      	beq.n	11c8 <unused_interrupt_vector+0x84>
		crc ^= *p++;
    11c2:	6873      	ldr	r3, [r6, #4]
    11c4:	4606      	mov	r6, r0
    11c6:	e7ef      	b.n	11a8 <unused_interrupt_vector+0x64>
	info->crc = crc;
    11c8:	4b32      	ldr	r3, [pc, #200]	; (1294 <unused_interrupt_vector+0x150>)
    11ca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    11ce:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    11d2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    11d6:	4930      	ldr	r1, [pc, #192]	; (1298 <unused_interrupt_vector+0x154>)
    11d8:	4a32      	ldr	r2, [pc, #200]	; (12a4 <unused_interrupt_vector+0x160>)
    11da:	f8c3 1f70 	str.w	r1, [r3, #3952]	; 0xf70
    11de:	f8c3 2f70 	str.w	r2, [r3, #3952]	; 0xf70
		location += 32;
	} while (location < end_addr);
	asm("dsb");
    11e2:	f3bf 8f4f 	dsb	sy
	asm("isb");
    11e6:	f3bf 8f6f 	isb	sy
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
    11ea:	4a2f      	ldr	r2, [pc, #188]	; (12a8 <unused_interrupt_vector+0x164>)
	PIT_MCR = PIT_MCR_MDIS;
    11ec:	2502      	movs	r5, #2
    11ee:	482f      	ldr	r0, [pc, #188]	; (12ac <unused_interrupt_vector+0x168>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
    11f0:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
    11f2:	492f      	ldr	r1, [pc, #188]	; (12b0 <unused_interrupt_vector+0x16c>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
    11f4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
    11f8:	66d3      	str	r3, [r2, #108]	; 0x6c
	PIT_MCR = PIT_MCR_MDIS;
    11fa:	6005      	str	r5, [r0, #0]
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
    11fc:	69d3      	ldr	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
    11fe:	482d      	ldr	r0, [pc, #180]	; (12b4 <unused_interrupt_vector+0x170>)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
    1200:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    1204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1208:	61d3      	str	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
    120a:	680b      	ldr	r3, [r1, #0]
    120c:	4283      	cmp	r3, r0
    120e:	d83d      	bhi.n	128c <unused_interrupt_vector+0x148>
	PIT_MCR = 0;
    1210:	4d26      	ldr	r5, [pc, #152]	; (12ac <unused_interrupt_vector+0x168>)
    1212:	2100      	movs	r1, #0
	NVIC_ICER0 = 0xFFFFFFFF;
    1214:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1218:	f04f 32ff 	mov.w	r2, #4294967295
	PIT_MCR = 0;
    121c:	6029      	str	r1, [r5, #0]
	PIT_TCTRL0 = PIT_TCTRL_TEN;
    121e:	2601      	movs	r6, #1
	PIT_TCTRL0 = 0;
    1220:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
	PIT_LDVAL0 = 2400000; // 2400000 = 100ms
    1224:	4924      	ldr	r1, [pc, #144]	; (12b8 <unused_interrupt_vector+0x174>)
    1226:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
	PIT_TCTRL0 = PIT_TCTRL_TEN;
    122a:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
	NVIC_ICER0 = 0xFFFFFFFF;
    122e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ICER1 = 0xFFFFFFFF;
    1232:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ICER2 = 0xFFFFFFFF;
    1236:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	NVIC_ICER3 = 0xFFFFFFFF;
    123a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	NVIC_ICER4 = 0xFFFFFFFF;
    123e:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	count = 0;
    1242:	e001      	b.n	1248 <unused_interrupt_vector+0x104>
		usb_isr();
    1244:	f000 f952 	bl	14ec <usb_isr>
		if (PIT_TFLG0) {
    1248:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
    124c:	2b00      	cmp	r3, #0
    124e:	d0f9      	beq.n	1244 <unused_interrupt_vector+0x100>
			if (++count >= 80) break;  // reboot after 8 seconds
    1250:	3401      	adds	r4, #1
			PIT_TFLG0 = 1;
    1252:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
			if (++count >= 80) break;  // reboot after 8 seconds
    1256:	2c4f      	cmp	r4, #79	; 0x4f
    1258:	d9f4      	bls.n	1244 <unused_interrupt_vector+0x100>
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
    125a:	4b18      	ldr	r3, [pc, #96]	; (12bc <unused_interrupt_vector+0x178>)
	USB1_USBCMD = USB_USBCMD_RST;
    125c:	2002      	movs	r0, #2
    125e:	4918      	ldr	r1, [pc, #96]	; (12c0 <unused_interrupt_vector+0x17c>)
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
    1260:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	USB1_USBCMD = USB_USBCMD_RST;
    1264:	f8c1 0140 	str.w	r0, [r1, #320]	; 0x140
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
    1268:	635a      	str	r2, [r3, #52]	; 0x34
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
    126a:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
    126e:	b93b      	cbnz	r3, 1280 <unused_interrupt_vector+0x13c>
	SRC_GPR5 = 0x0BAD00F1;
    1270:	4814      	ldr	r0, [pc, #80]	; (12c4 <unused_interrupt_vector+0x180>)
    1272:	4915      	ldr	r1, [pc, #84]	; (12c8 <unused_interrupt_vector+0x184>)
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
    1274:	4a0d      	ldr	r2, [pc, #52]	; (12ac <unused_interrupt_vector+0x168>)
	SRC_GPR5 = 0x0BAD00F1;
    1276:	6301      	str	r1, [r0, #48]	; 0x30
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
    1278:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
    127c:	2b00      	cmp	r3, #0
    127e:	d0fa      	beq.n	1276 <unused_interrupt_vector+0x132>
	SCB_AIRCR = 0x05FA0004;
    1280:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1284:	4a11      	ldr	r2, [pc, #68]	; (12cc <unused_interrupt_vector+0x188>)
    1286:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
	while (1) ;
    128a:	e7fe      	b.n	128a <unused_interrupt_vector+0x146>
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
    128c:	f7ff fb9e 	bl	9cc <set_arm_clock>
    1290:	e7be      	b.n	1210 <unused_interrupt_vector+0xcc>
    1292:	bf00      	nop
    1294:	2027ff00 	.word	0x2027ff00
    1298:	2027ff80 	.word	0x2027ff80
    129c:	2027ffa8 	.word	0x2027ffa8
    12a0:	edb88320 	.word	0xedb88320
    12a4:	2027ffa0 	.word	0x2027ffa0
    12a8:	400fc000 	.word	0x400fc000
    12ac:	40084000 	.word	0x40084000
    12b0:	200008cc 	.word	0x200008cc
    12b4:	0bcd3d80 	.word	0x0bcd3d80
    12b8:	00249f00 	.word	0x00249f00
    12bc:	400d9000 	.word	0x400d9000
    12c0:	402e0000 	.word	0x402e0000
    12c4:	400f8000 	.word	0x400f8000
    12c8:	0bad00f1 	.word	0x0bad00f1
    12cc:	05fa0004 	.word	0x05fa0004

000012d0 <_sbrk>:
char *__brkval = (char *)&_heap_start;

__attribute__((weak))
void * _sbrk(int incr)
{
        char *prev = __brkval;
    12d0:	490a      	ldr	r1, [pc, #40]	; (12fc <_sbrk+0x2c>)
    12d2:	680a      	ldr	r2, [r1, #0]
        if (incr != 0) {
    12d4:	b138      	cbz	r0, 12e6 <_sbrk+0x16>
{
    12d6:	b508      	push	{r3, lr}
                if (prev + incr > (char *)&_heap_end) {
    12d8:	1813      	adds	r3, r2, r0
    12da:	4809      	ldr	r0, [pc, #36]	; (1300 <_sbrk+0x30>)
    12dc:	4283      	cmp	r3, r0
    12de:	d804      	bhi.n	12ea <_sbrk+0x1a>
                        return (void *)-1;
                }
                __brkval = prev + incr;
        }
        return prev;
}
    12e0:	4610      	mov	r0, r2
                __brkval = prev + incr;
    12e2:	600b      	str	r3, [r1, #0]
}
    12e4:	bd08      	pop	{r3, pc}
    12e6:	4610      	mov	r0, r2
    12e8:	4770      	bx	lr
                        errno = ENOMEM;
    12ea:	f001 fcdf 	bl	2cac <__errno>
    12ee:	230c      	movs	r3, #12
                        return (void *)-1;
    12f0:	f04f 32ff 	mov.w	r2, #4294967295
                        errno = ENOMEM;
    12f4:	6003      	str	r3, [r0, #0]
}
    12f6:	4610      	mov	r0, r2
    12f8:	bd08      	pop	{r3, pc}
    12fa:	bf00      	nop
    12fc:	200008e0 	.word	0x200008e0
    1300:	20280000 	.word	0x20280000

00001304 <Panic_Temp_isr>:
  unused_interrupt_vector();
    1304:	f7ff bf1e 	b.w	1144 <unused_interrupt_vector>

00001308 <tempmonGetTemp>:
float tempmonGetTemp(void)
{
    uint32_t nmeas;
    float tmeas;

    while (!(TEMPMON_TEMPSENSE0 & 0x4U))
    1308:	4a12      	ldr	r2, [pc, #72]	; (1354 <tempmonGetTemp+0x4c>)
    130a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    130e:	075b      	lsls	r3, r3, #29
    1310:	d5fb      	bpl.n	130a <tempmonGetTemp+0x2>
    {
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1312:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    /* Calculate temperature */
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    1316:	4810      	ldr	r0, [pc, #64]	; (1358 <tempmonGetTemp+0x50>)
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1318:	f3c3 230b 	ubfx	r3, r3, #8, #12
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    131c:	490f      	ldr	r1, [pc, #60]	; (135c <tempmonGetTemp+0x54>)
    131e:	ed90 7a00 	vldr	s14, [r0]
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    1322:	ee07 3a90 	vmov	s15, r3
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
    1326:	ed91 6a00 	vldr	s12, [r1]
    132a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    132e:	4a0c      	ldr	r2, [pc, #48]	; (1360 <tempmonGetTemp+0x58>)
    1330:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1334:	4b0b      	ldr	r3, [pc, #44]	; (1364 <tempmonGetTemp+0x5c>)
    1336:	edd2 6a00 	vldr	s13, [r2]
    133a:	ee77 7ac7 	vsub.f32	s15, s15, s14
    133e:	ed93 7a00 	vldr	s14, [r3]
    1342:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    1346:	ee67 7a86 	vmul.f32	s15, s15, s12
    134a:	ee87 0aa6 	vdiv.f32	s0, s15, s13

    return tmeas;
}
    134e:	ee37 0a40 	vsub.f32	s0, s14, s0
    1352:	4770      	bx	lr
    1354:	400d8100 	.word	0x400d8100
    1358:	200016a0 	.word	0x200016a0
    135c:	200016a8 	.word	0x200016a8
    1360:	200016ac 	.word	0x200016ac
    1364:	200016a4 	.word	0x200016a4

00001368 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    1368:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
    136a:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint->callback_function) {
    136c:	b11b      	cbz	r3, 1376 <schedule_transfer+0xe>
		transfer->status |= (1<<15);
    136e:	6853      	ldr	r3, [r2, #4]
    1370:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1374:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
    1376:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    1378:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
    137a:	b33c      	cbz	r4, 13cc <schedule_transfer+0x64>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    137c:	4b1a      	ldr	r3, [pc, #104]	; (13e8 <schedule_transfer+0x80>)
		last->next = (uint32_t)transfer;
    137e:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    1380:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    1384:	420c      	tst	r4, r1
    1386:	d11d      	bne.n	13c4 <schedule_transfer+0x5c>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
    1388:	4e18      	ldr	r6, [pc, #96]	; (13ec <schedule_transfer+0x84>)
    138a:	6877      	ldr	r7, [r6, #4]
    138c:	e004      	b.n	1398 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    138e:	6874      	ldr	r4, [r6, #4]
    1390:	1be4      	subs	r4, r4, r7
    1392:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
    1396:	d20b      	bcs.n	13b0 <schedule_transfer+0x48>
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    1398:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    139c:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
    13a0:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    13a4:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    13a8:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
    13ac:	0464      	lsls	r4, r4, #17
    13ae:	d5ee      	bpl.n	138e <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    13b0:	400d      	ands	r5, r1
    13b2:	d107      	bne.n	13c4 <schedule_transfer+0x5c>
		//ret |= 0x02;
		endpoint->next = (uint32_t)transfer;
		endpoint->status = 0;
		USB1_ENDPTPRIME |= epmask;
    13b4:	4c0c      	ldr	r4, [pc, #48]	; (13e8 <schedule_transfer+0x80>)
		endpoint->status = 0;
    13b6:	e9c0 2502 	strd	r2, r5, [r0, #8]
		USB1_ENDPTPRIME |= epmask;
    13ba:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    13be:	430b      	orrs	r3, r1
    13c0:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
	USB1_ENDPTPRIME |= epmask;
	endpoint->first_transfer = transfer;
end:
	endpoint->last_transfer = transfer;
    13c4:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    13c6:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
    13c8:	bcf0      	pop	{r4, r5, r6, r7}
    13ca:	4770      	bx	lr
	USB1_ENDPTPRIME |= epmask;
    13cc:	4d06      	ldr	r5, [pc, #24]	; (13e8 <schedule_transfer+0x80>)
	endpoint->status = 0;
    13ce:	e9c0 2402 	strd	r2, r4, [r0, #8]
	USB1_ENDPTPRIME |= epmask;
    13d2:	f8d5 31b0 	ldr.w	r3, [r5, #432]	; 0x1b0
    13d6:	430b      	orrs	r3, r1
    13d8:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    13dc:	6302      	str	r2, [r0, #48]	; 0x30
	endpoint->last_transfer = transfer;
    13de:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
    13e0:	b662      	cpsie	i
}
    13e2:	bcf0      	pop	{r4, r5, r6, r7}
    13e4:	4770      	bx	lr
    13e6:	bf00      	nop
    13e8:	402e0000 	.word	0x402e0000
    13ec:	e0001000 	.word	0xe0001000

000013f0 <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
    13f0:	b570      	push	{r4, r5, r6, lr}
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    13f2:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (first == NULL) return;
    13f4:	b19d      	cbz	r5, 141e <run_callbacks+0x2e>
    13f6:	4606      	mov	r6, r0
    13f8:	462a      	mov	r2, r5

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
    13fa:	2400      	movs	r4, #0
    13fc:	e003      	b.n	1406 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    13fe:	6812      	ldr	r2, [r2, #0]
		count++;
    1400:	3401      	adds	r4, #1
		if ((uint32_t)t == 1) {
    1402:	2a01      	cmp	r2, #1
    1404:	d00c      	beq.n	1420 <run_callbacks+0x30>
		if (t->status & (1<<7)) {
    1406:	6853      	ldr	r3, [r2, #4]
    1408:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    140c:	d0f7      	beq.n	13fe <run_callbacks+0xe>
			ep->first_transfer = t;
    140e:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    1410:	b12c      	cbz	r4, 141e <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
    1412:	4628      	mov	r0, r5
		ep->callback_function(first);
    1414:	6bb3      	ldr	r3, [r6, #56]	; 0x38
		transfer_t *next = (transfer_t *)first->next;
    1416:	682d      	ldr	r5, [r5, #0]
		ep->callback_function(first);
    1418:	4798      	blx	r3
	while (count) {
    141a:	3c01      	subs	r4, #1
    141c:	d1f9      	bne.n	1412 <run_callbacks+0x22>
		first = next;
		count--;
	}
}
    141e:	bd70      	pop	{r4, r5, r6, pc}
			ep->last_transfer = NULL;
    1420:	e9c6 330c 	strd	r3, r3, [r6, #48]	; 0x30
			break;
    1424:	e7f4      	b.n	1410 <run_callbacks+0x20>
    1426:	bf00      	nop

00001428 <endpoint0_transmit.constprop.0>:
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
    1428:	b430      	push	{r4, r5}
	if (len > 0) {
    142a:	b9d9      	cbnz	r1, 1464 <endpoint0_transmit.constprop.0+0x3c>
    142c:	4c1f      	ldr	r4, [pc, #124]	; (14ac <endpoint0_transmit.constprop.0+0x84>)
	endpoint0_transfer_ack.next = 1;
    142e:	4b20      	ldr	r3, [pc, #128]	; (14b0 <endpoint0_transmit.constprop.0+0x88>)
	endpoint0_transfer_ack.pointer0 = 0;
    1430:	2100      	movs	r1, #0
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1432:	4a20      	ldr	r2, [pc, #128]	; (14b4 <endpoint0_transmit.constprop.0+0x8c>)
	endpoint0_transfer_ack.next = 1;
    1434:	2501      	movs	r5, #1
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1436:	f04f 1001 	mov.w	r0, #65537	; 0x10001
	endpoint0_transfer_ack.pointer0 = 0;
    143a:	6099      	str	r1, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    143c:	601d      	str	r5, [r3, #0]
	endpoint_queue_head[0].status = 0;
    143e:	e9c4 3102 	strd	r3, r1, [r4, #8]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1442:	2480      	movs	r4, #128	; 0x80
    1444:	605c      	str	r4, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1446:	f8c2 01bc 	str.w	r0, [r2, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    144a:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    144e:	481a      	ldr	r0, [pc, #104]	; (14b8 <endpoint0_transmit.constprop.0+0x90>)
	USB1_ENDPTPRIME |= (1<<0);
    1450:	432b      	orrs	r3, r5
    1452:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    1456:	6001      	str	r1, [r0, #0]
	while (USB1_ENDPTPRIME) ;
    1458:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    145c:	2b00      	cmp	r3, #0
    145e:	d1fb      	bne.n	1458 <endpoint0_transmit.constprop.0+0x30>
}
    1460:	bc30      	pop	{r4, r5}
    1462:	4770      	bx	lr
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1464:	0409      	lsls	r1, r1, #16
		endpoint0_transfer_data.next = 1;
    1466:	4b15      	ldr	r3, [pc, #84]	; (14bc <endpoint0_transmit.constprop.0+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    1468:	4c10      	ldr	r4, [pc, #64]	; (14ac <endpoint0_transmit.constprop.0+0x84>)
		endpoint0_transfer_data.next = 1;
    146a:	2501      	movs	r5, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    146c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    1470:	6098      	str	r0, [r3, #8]
		USB1_ENDPTPRIME |= (1<<16);
    1472:	4a10      	ldr	r2, [pc, #64]	; (14b4 <endpoint0_transmit.constprop.0+0x8c>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    1474:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    1476:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
		endpoint0_transfer_data.next = 1;
    147a:	601d      	str	r5, [r3, #0]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    147c:	60d9      	str	r1, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    147e:	f500 5100 	add.w	r1, r0, #8192	; 0x2000
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    1482:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.pointer2 = addr + 8192;
    1484:	6119      	str	r1, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    1486:	f500 5140 	add.w	r1, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    148a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    148e:	6159      	str	r1, [r3, #20]
		endpoint_queue_head[1].status = 0;
    1490:	2100      	movs	r1, #0
		endpoint0_transfer_data.pointer4 = addr + 16384;
    1492:	6198      	str	r0, [r3, #24]
		endpoint_queue_head[1].status = 0;
    1494:	64e1      	str	r1, [r4, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
    1496:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    149a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    149e:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    14a2:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    14a6:	2b00      	cmp	r3, #0
    14a8:	d1fb      	bne.n	14a2 <endpoint0_transmit.constprop.0+0x7a>
    14aa:	e7c0      	b.n	142e <endpoint0_transmit.constprop.0+0x6>
    14ac:	20000000 	.word	0x20000000
    14b0:	200012c0 	.word	0x200012c0
    14b4:	402e0000 	.word	0x402e0000
    14b8:	20001634 	.word	0x20001634
    14bc:	200012e0 	.word	0x200012e0

000014c0 <usb_stop_sof_interrupts>:
	sof_usage &= ~(1 << interface);
    14c0:	4908      	ldr	r1, [pc, #32]	; (14e4 <usb_stop_sof_interrupts+0x24>)
    14c2:	2201      	movs	r2, #1
    14c4:	780b      	ldrb	r3, [r1, #0]
    14c6:	fa02 f000 	lsl.w	r0, r2, r0
    14ca:	ea23 0000 	bic.w	r0, r3, r0
    14ce:	7008      	strb	r0, [r1, #0]
	if (sof_usage == 0) {
    14d0:	b930      	cbnz	r0, 14e0 <usb_stop_sof_interrupts+0x20>
		USB1_USBINTR &= ~USB_USBINTR_SRE;
    14d2:	4a05      	ldr	r2, [pc, #20]	; (14e8 <usb_stop_sof_interrupts+0x28>)
    14d4:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
    14d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    14dc:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
    14e0:	4770      	bx	lr
    14e2:	bf00      	nop
    14e4:	200016e1 	.word	0x200016e1
    14e8:	402e0000 	.word	0x402e0000

000014ec <usb_isr>:
{
    14ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t status = USB1_USBSTS;
    14f0:	4c97      	ldr	r4, [pc, #604]	; (1750 <usb_isr+0x264>)
{
    14f2:	b083      	sub	sp, #12
	uint32_t status = USB1_USBSTS;
    14f4:	f8d4 7144 	ldr.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
    14f8:	07fb      	lsls	r3, r7, #31
	USB1_USBSTS = status;
    14fa:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
    14fe:	d553      	bpl.n	15a8 <usb_isr+0xbc>
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
    1500:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
    1504:	2a00      	cmp	r2, #0
    1506:	d04a      	beq.n	159e <usb_isr+0xb2>
    1508:	4e92      	ldr	r6, [pc, #584]	; (1754 <usb_isr+0x268>)
    150a:	f8df a260 	ldr.w	sl, [pc, #608]	; 176c <usb_isr+0x280>
		uint32_t addr = (uint32_t)data;
    150e:	f8df 9274 	ldr.w	r9, [pc, #628]	; 1784 <usb_isr+0x298>
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
    1512:	f8df b274 	ldr.w	fp, [pc, #628]	; 1788 <usb_isr+0x29c>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    1516:	f8df 8274 	ldr.w	r8, [pc, #628]	; 178c <usb_isr+0x2a0>
			USB1_ENDPTSETUPSTAT = setupstatus;
    151a:	f8c4 21ac 	str.w	r2, [r4, #428]	; 0x1ac
				s.word2 = endpoint_queue_head[0].setup1;
    151e:	e9d6 200a 	ldrd	r2, r0, [r6, #40]	; 0x28
				USB1_USBCMD |= USB_USBCMD_SUTW;
    1522:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    1526:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    152a:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
    152e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    1532:	049d      	lsls	r5, r3, #18
    1534:	d5f5      	bpl.n	1522 <usb_isr+0x36>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
    1536:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    153a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    153e:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    1542:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    1546:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
    154a:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
    154e:	f015 1501 	ands.w	r5, r5, #65537	; 0x10001
    1552:	d1fa      	bne.n	154a <usb_isr+0x5e>
			endpoint0_notify_mask = 0;
    1554:	b293      	uxth	r3, r2
	setup.bothwords = setupdata;
    1556:	4684      	mov	ip, r0
			endpoint0_notify_mask = 0;
    1558:	f8ca 5000 	str.w	r5, [sl]
	switch (setup.wRequestAndType) {
    155c:	f5b3 6f08 	cmp.w	r3, #2176	; 0x880
    1560:	f000 81cf 	beq.w	1902 <usb_isr+0x416>
    1564:	f200 80db 	bhi.w	171e <usb_isr+0x232>
    1568:	f240 3102 	movw	r1, #770	; 0x302
    156c:	428b      	cmp	r3, r1
    156e:	f000 81e7 	beq.w	1940 <usb_isr+0x454>
    1572:	f200 809a 	bhi.w	16aa <usb_isr+0x1be>
    1576:	2b82      	cmp	r3, #130	; 0x82
    1578:	f000 81cb 	beq.w	1912 <usb_isr+0x426>
    157c:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
    1580:	f040 808a 	bne.w	1698 <usb_isr+0x1ac>
		if (endpoint > 7) break;
    1584:	f010 0f78 	tst.w	r0, #120	; 0x78
    1588:	b283      	uxth	r3, r0
    158a:	f000 8203 	beq.w	1994 <usb_isr+0x4a8>
	USB1_ENDPTCTRL0 = 0x000010001; // stall
    158e:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    1592:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    1596:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
    159a:	2a00      	cmp	r2, #0
    159c:	d1bd      	bne.n	151a <usb_isr+0x2e>
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
    159e:	4a6c      	ldr	r2, [pc, #432]	; (1750 <usb_isr+0x264>)
    15a0:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
    15a4:	2b00      	cmp	r3, #0
    15a6:	d142      	bne.n	162e <usb_isr+0x142>
	if (status & USB_USBSTS_URI) { // page 3164
    15a8:	067e      	lsls	r6, r7, #25
    15aa:	d516      	bpl.n	15da <usb_isr+0xee>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    15ac:	4b68      	ldr	r3, [pc, #416]	; (1750 <usb_isr+0x264>)
    15ae:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
    15b2:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
    15b6:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
    15ba:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    15be:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    15c2:	2c00      	cmp	r4, #0
    15c4:	d1fb      	bne.n	15be <usb_isr+0xd2>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
    15c6:	f04f 32ff 	mov.w	r2, #4294967295
    15ca:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
    15ce:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
		usb_serial_reset();
    15d2:	f000 fd2d 	bl	2030 <usb_serial_reset>
		endpointN_notify_mask = 0;
    15d6:	4b60      	ldr	r3, [pc, #384]	; (1758 <usb_isr+0x26c>)
    15d8:	601c      	str	r4, [r3, #0]
	if (status & USB_USBSTS_TI0) {
    15da:	01fc      	lsls	r4, r7, #7
    15dc:	d503      	bpl.n	15e6 <usb_isr+0xfa>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
    15de:	4b5f      	ldr	r3, [pc, #380]	; (175c <usb_isr+0x270>)
    15e0:	681b      	ldr	r3, [r3, #0]
    15e2:	b103      	cbz	r3, 15e6 <usb_isr+0xfa>
    15e4:	4798      	blx	r3
	if (status & USB_USBSTS_TI1) {
    15e6:	01b8      	lsls	r0, r7, #6
    15e8:	d503      	bpl.n	15f2 <usb_isr+0x106>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
    15ea:	4b5d      	ldr	r3, [pc, #372]	; (1760 <usb_isr+0x274>)
    15ec:	681b      	ldr	r3, [r3, #0]
    15ee:	b103      	cbz	r3, 15f2 <usb_isr+0x106>
    15f0:	4798      	blx	r3
	if (status & USB_USBSTS_PCI) {
    15f2:	0779      	lsls	r1, r7, #29
    15f4:	d508      	bpl.n	1608 <usb_isr+0x11c>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
    15f6:	4b56      	ldr	r3, [pc, #344]	; (1750 <usb_isr+0x264>)
    15f8:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
    15fc:	f413 7300 	ands.w	r3, r3, #512	; 0x200
    1600:	d047      	beq.n	1692 <usb_isr+0x1a6>
			usb_high_speed = 1;
    1602:	4b58      	ldr	r3, [pc, #352]	; (1764 <usb_isr+0x278>)
    1604:	2201      	movs	r2, #1
    1606:	701a      	strb	r2, [r3, #0]
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
    1608:	4b51      	ldr	r3, [pc, #324]	; (1750 <usb_isr+0x264>)
    160a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
    160e:	061a      	lsls	r2, r3, #24
    1610:	d50a      	bpl.n	1628 <usb_isr+0x13c>
    1612:	063b      	lsls	r3, r7, #24
    1614:	d508      	bpl.n	1628 <usb_isr+0x13c>
		if (usb_reboot_timer) {
    1616:	4a54      	ldr	r2, [pc, #336]	; (1768 <usb_isr+0x27c>)
    1618:	7813      	ldrb	r3, [r2, #0]
    161a:	b12b      	cbz	r3, 1628 <usb_isr+0x13c>
			if (--usb_reboot_timer == 0) {
    161c:	3b01      	subs	r3, #1
    161e:	b2db      	uxtb	r3, r3
    1620:	7013      	strb	r3, [r2, #0]
    1622:	2b00      	cmp	r3, #0
    1624:	f000 8272 	beq.w	1b0c <usb_isr+0x620>
}
    1628:	b003      	add	sp, #12
    162a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (completestatus & endpoint0_notify_mask) {
    162e:	494f      	ldr	r1, [pc, #316]	; (176c <usb_isr+0x280>)
			USB1_ENDPTCOMPLETE = completestatus;
    1630:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			if (completestatus & endpoint0_notify_mask) {
    1634:	6808      	ldr	r0, [r1, #0]
    1636:	4203      	tst	r3, r0
    1638:	f040 81d1 	bne.w	19de <usb_isr+0x4f2>
			completestatus &= endpointN_notify_mask;
    163c:	4a46      	ldr	r2, [pc, #280]	; (1758 <usb_isr+0x26c>)
    163e:	6814      	ldr	r4, [r2, #0]
			if (completestatus) {
    1640:	401c      	ands	r4, r3
    1642:	d0b1      	beq.n	15a8 <usb_isr+0xbc>
				while (tx) {
    1644:	ea5f 4814 	movs.w	r8, r4, lsr #16
    1648:	d010      	beq.n	166c <usb_isr+0x180>
    164a:	4e42      	ldr	r6, [pc, #264]	; (1754 <usb_isr+0x268>)
					tx &= ~(1<<p);
    164c:	f04f 0901 	mov.w	r9, #1
					int p=__builtin_ctz(tx);
    1650:	fa98 f5a8 	rbit	r5, r8
    1654:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    1658:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					tx &= ~(1<<p);
    165c:	fa09 f505 	lsl.w	r5, r9, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    1660:	3040      	adds	r0, #64	; 0x40
    1662:	f7ff fec5 	bl	13f0 <run_callbacks>
				while (tx) {
    1666:	ea38 0805 	bics.w	r8, r8, r5
    166a:	d1f1      	bne.n	1650 <usb_isr+0x164>
				uint32_t rx = completestatus & 0xffff;
    166c:	b2a4      	uxth	r4, r4
				while(rx) {
    166e:	2c00      	cmp	r4, #0
    1670:	d09a      	beq.n	15a8 <usb_isr+0xbc>
    1672:	4e38      	ldr	r6, [pc, #224]	; (1754 <usb_isr+0x268>)
					rx &= ~(1<<p);
    1674:	f04f 0801 	mov.w	r8, #1
					int p=__builtin_ctz(rx);
    1678:	fa94 f5a4 	rbit	r5, r4
    167c:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
    1680:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					rx &= ~(1<<p);
    1684:	fa08 f505 	lsl.w	r5, r8, r5
					run_callbacks(endpoint_queue_head + p * 2);
    1688:	f7ff feb2 	bl	13f0 <run_callbacks>
				while(rx) {
    168c:	43ac      	bics	r4, r5
    168e:	d1f3      	bne.n	1678 <usb_isr+0x18c>
    1690:	e78a      	b.n	15a8 <usb_isr+0xbc>
			usb_high_speed = 0;
    1692:	4a34      	ldr	r2, [pc, #208]	; (1764 <usb_isr+0x278>)
    1694:	7013      	strb	r3, [r2, #0]
    1696:	e7b7      	b.n	1608 <usb_isr+0x11c>
	switch (setup.wRequestAndType) {
    1698:	2b80      	cmp	r3, #128	; 0x80
    169a:	f47f af78 	bne.w	158e <usb_isr+0xa2>
		reply_buffer[0] = 0;
    169e:	4834      	ldr	r0, [pc, #208]	; (1770 <usb_isr+0x284>)
		endpoint0_transmit(reply_buffer, 2, 0);
    16a0:	2102      	movs	r1, #2
		reply_buffer[0] = 0;
    16a2:	8005      	strh	r5, [r0, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
    16a4:	f7ff fec0 	bl	1428 <endpoint0_transmit.constprop.0>
		return;
    16a8:	e775      	b.n	1596 <usb_isr+0xaa>
	switch (setup.wRequestAndType) {
    16aa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    16ae:	f000 810b 	beq.w	18c8 <usb_isr+0x3dc>
    16b2:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
    16b6:	2b01      	cmp	r3, #1
    16b8:	f63f af69 	bhi.w	158e <usb_isr+0xa2>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    16bc:	4b2d      	ldr	r3, [pc, #180]	; (1774 <usb_isr+0x288>)
    16be:	685d      	ldr	r5, [r3, #4]
    16c0:	2d00      	cmp	r5, #0
    16c2:	f43f af64 	beq.w	158e <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    16c6:	fa1f fc8c 	uxth.w	ip, ip
    16ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
    16ce:	e004      	b.n	16da <usb_isr+0x1ee>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    16d0:	691d      	ldr	r5, [r3, #16]
    16d2:	330c      	adds	r3, #12
    16d4:	2d00      	cmp	r5, #0
    16d6:	f43f af5a 	beq.w	158e <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    16da:	881a      	ldrh	r2, [r3, #0]
    16dc:	4572      	cmp	r2, lr
    16de:	d1f7      	bne.n	16d0 <usb_isr+0x1e4>
    16e0:	885a      	ldrh	r2, [r3, #2]
    16e2:	4562      	cmp	r2, ip
    16e4:	d1f4      	bne.n	16d0 <usb_isr+0x1e4>
				if ((setup.wValue >> 8) == 3) {
    16e6:	ea4f 221e 	mov.w	r2, lr, lsr #8
    16ea:	2a03      	cmp	r2, #3
    16ec:	f000 81a5 	beq.w	1a3a <usb_isr+0x54e>
					datalen = list->length;
    16f0:	891a      	ldrh	r2, [r3, #8]
				if (datalen > setup.wLength) datalen = setup.wLength;
    16f2:	0c00      	lsrs	r0, r0, #16
    16f4:	4282      	cmp	r2, r0
    16f6:	bf28      	it	cs
    16f8:	4602      	movcs	r2, r0
				if (setup.wValue == 0x200) {
    16fa:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    16fe:	f040 81a1 	bne.w	1a44 <usb_isr+0x558>
					if (usb_high_speed) src = usb_config_descriptor_480;
    1702:	4b18      	ldr	r3, [pc, #96]	; (1764 <usb_isr+0x278>)
    1704:	491c      	ldr	r1, [pc, #112]	; (1778 <usb_isr+0x28c>)
    1706:	7818      	ldrb	r0, [r3, #0]
    1708:	4b1c      	ldr	r3, [pc, #112]	; (177c <usb_isr+0x290>)
					memcpy(usb_descriptor_buffer, src, datalen);
    170a:	9201      	str	r2, [sp, #4]
    170c:	2800      	cmp	r0, #0
    170e:	bf18      	it	ne
    1710:	4619      	movne	r1, r3
    1712:	481b      	ldr	r0, [pc, #108]	; (1780 <usb_isr+0x294>)
    1714:	f7ff fb90 	bl	e38 <memcpy>
    1718:	4d19      	ldr	r5, [pc, #100]	; (1780 <usb_isr+0x294>)
    171a:	9a01      	ldr	r2, [sp, #4]
    171c:	e1e1      	b.n	1ae2 <usb_isr+0x5f6>
	switch (setup.wRequestAndType) {
    171e:	f242 2121 	movw	r1, #8737	; 0x2221
    1722:	428b      	cmp	r3, r1
    1724:	d07c      	beq.n	1820 <usb_isr+0x334>
    1726:	d933      	bls.n	1790 <usb_isr+0x2a4>
    1728:	f242 3121 	movw	r1, #8993	; 0x2321
    172c:	428b      	cmp	r3, r1
    172e:	f000 8081 	beq.w	1834 <usb_isr+0x348>
    1732:	f64f 01c0 	movw	r1, #63680	; 0xf8c0
    1736:	428b      	cmp	r3, r1
    1738:	f47f af29 	bne.w	158e <usb_isr+0xa2>
		if ((setup.wIndex & 0xFF00) != 0) break; // 1=Genre, 4=Compat ID, 5=Properties
    173c:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
    1740:	b283      	uxth	r3, r0
    1742:	f47f af24 	bne.w	158e <usb_isr+0xa2>
		setup.wIndex |= 0xEE00; // alter wIndex and treat as normal USB descriptor
    1746:	f443 436e 	orr.w	r3, r3, #60928	; 0xee00
    174a:	f363 0c0f 	bfi	ip, r3, #0, #16
    174e:	e7b5      	b.n	16bc <usb_isr+0x1d0>
    1750:	402e0000 	.word	0x402e0000
    1754:	20000000 	.word	0x20000000
    1758:	20001638 	.word	0x20001638
    175c:	200016cc 	.word	0x200016cc
    1760:	200016d0 	.word	0x200016d0
    1764:	200016e7 	.word	0x200016e7
    1768:	200016e8 	.word	0x200016e8
    176c:	20001634 	.word	0x20001634
    1770:	20001668 	.word	0x20001668
    1774:	20000724 	.word	0x20000724
    1778:	60001ebc 	.word	0x60001ebc
    177c:	60001f20 	.word	0x60001f20
    1780:	20200000 	.word	0x20200000
    1784:	2000162c 	.word	0x2000162c
    1788:	b8c6cf5d 	.word	0xb8c6cf5d
    178c:	402e01c0 	.word	0x402e01c0
	switch (setup.wRequestAndType) {
    1790:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    1794:	d066      	beq.n	1864 <usb_isr+0x378>
    1796:	f242 0121 	movw	r1, #8225	; 0x2021
    179a:	428b      	cmp	r3, r1
    179c:	f47f aef7 	bne.w	158e <usb_isr+0xa2>
		if (setup.wLength != 7) break;
    17a0:	0c03      	lsrs	r3, r0, #16
    17a2:	2b07      	cmp	r3, #7
    17a4:	f47f aef3 	bne.w	158e <usb_isr+0xa2>
		endpoint0_transfer_data.next = 1;
    17a8:	4bb2      	ldr	r3, [pc, #712]	; (1a74 <usb_isr+0x588>)
		endpoint0_transfer_data.pointer1 = addr + 4096;
    17aa:	49b3      	ldr	r1, [pc, #716]	; (1a78 <usb_isr+0x58c>)
		endpoint_queue_head[0].status = 0;
    17ac:	60f5      	str	r5, [r6, #12]
		endpoint0_transfer_data.pointer1 = addr + 4096;
    17ae:	60d9      	str	r1, [r3, #12]
		endpoint0_setupdata.bothwords = setupdata;
    17b0:	49b2      	ldr	r1, [pc, #712]	; (1a7c <usb_isr+0x590>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
    17b2:	60b3      	str	r3, [r6, #8]
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    17b4:	f8c3 9008 	str.w	r9, [r3, #8]
		endpoint0_setupdata.bothwords = setupdata;
    17b8:	e9c1 2000 	strd	r2, r0, [r1]
		endpoint0_transfer_data.next = 1;
    17bc:	2201      	movs	r2, #1
    17be:	601a      	str	r2, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    17c0:	4aaf      	ldr	r2, [pc, #700]	; (1a80 <usb_isr+0x594>)
    17c2:	605a      	str	r2, [r3, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    17c4:	4aaf      	ldr	r2, [pc, #700]	; (1a84 <usb_isr+0x598>)
    17c6:	611a      	str	r2, [r3, #16]
		USB1_ENDPTPRIME |= (1<<0);
    17c8:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
    17cc:	f041 0101 	orr.w	r1, r1, #1
    17d0:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.pointer3 = addr + 12288;
    17d4:	f502 5180 	add.w	r1, r2, #4096	; 0x1000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    17d8:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    17dc:	6159      	str	r1, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    17de:	619a      	str	r2, [r3, #24]
		while (USB1_ENDPTPRIME) ;
    17e0:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    17e4:	2b00      	cmp	r3, #0
    17e6:	d1fb      	bne.n	17e0 <usb_isr+0x2f4>
	endpoint0_transfer_ack.next = 1;
    17e8:	4aa7      	ldr	r2, [pc, #668]	; (1a88 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    17ea:	64f3      	str	r3, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    17ec:	6093      	str	r3, [r2, #8]
	endpoint0_transfer_ack.next = 1;
    17ee:	2301      	movs	r3, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    17f0:	64b2      	str	r2, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    17f2:	6013      	str	r3, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    17f4:	f248 0380 	movw	r3, #32896	; 0x8080
    17f8:	6053      	str	r3, [r2, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    17fa:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    17fe:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    1802:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    180a:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    180e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1812:	f8ca 3000 	str.w	r3, [sl]
	while (USB1_ENDPTPRIME) ;
    1816:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    181a:	2b00      	cmp	r3, #0
    181c:	d1fb      	bne.n	1816 <usb_isr+0x32a>
    181e:	e6ba      	b.n	1596 <usb_isr+0xaa>
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
    1820:	b280      	uxth	r0, r0
    1822:	b938      	cbnz	r0, 1834 <usb_isr+0x348>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    1824:	4b99      	ldr	r3, [pc, #612]	; (1a8c <usb_isr+0x5a0>)
			usb_cdc_line_rtsdtr = setup.wValue;
    1826:	f3c2 4207 	ubfx	r2, r2, #16, #8
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    182a:	6819      	ldr	r1, [r3, #0]
    182c:	4b98      	ldr	r3, [pc, #608]	; (1a90 <usb_isr+0x5a4>)
    182e:	6019      	str	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    1830:	4b98      	ldr	r3, [pc, #608]	; (1a94 <usb_isr+0x5a8>)
    1832:	701a      	strb	r2, [r3, #0]
	endpoint0_transfer_ack.next = 1;
    1834:	4b94      	ldr	r3, [pc, #592]	; (1a88 <usb_isr+0x59c>)
	endpoint0_transfer_ack.pointer0 = 0;
    1836:	2200      	movs	r2, #0
    1838:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[1].status = 0;
    183a:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
    183c:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    183e:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    1840:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1842:	2280      	movs	r2, #128	; 0x80
    1844:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1846:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    184a:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    184e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1852:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1856:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    185a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    185e:	2b00      	cmp	r3, #0
    1860:	d1fb      	bne.n	185a <usb_isr+0x36e>
    1862:	e698      	b.n	1596 <usb_isr+0xaa>
		usb_configuration = setup.wValue;
    1864:	f3c2 4207 	ubfx	r2, r2, #16, #8
    1868:	4b8b      	ldr	r3, [pc, #556]	; (1a98 <usb_isr+0x5ac>)
    186a:	701a      	strb	r2, [r3, #0]
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    186c:	4b8b      	ldr	r3, [pc, #556]	; (1a9c <usb_isr+0x5b0>)
    186e:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    1872:	4b8b      	ldr	r3, [pc, #556]	; (1aa0 <usb_isr+0x5b4>)
    1874:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    1878:	4b8a      	ldr	r3, [pc, #552]	; (1aa4 <usb_isr+0x5b8>)
    187a:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
		usb_serial_configure();
    187e:	f000 fbd9 	bl	2034 <usb_serial_configure>
		memset(endpoint_queue_head + 2, 0, sizeof(endpoint_t) * 2);
    1882:	2280      	movs	r2, #128	; 0x80
    1884:	4629      	mov	r1, r5
    1886:	4888      	ldr	r0, [pc, #544]	; (1aa8 <usb_isr+0x5bc>)
    1888:	f001 f9ac 	bl	2be4 <memset>
		endpoint_queue_head[3].pointer4 = 0x74D59319;
    188c:	4b87      	ldr	r3, [pc, #540]	; (1aac <usb_isr+0x5c0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    188e:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
    1890:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		endpoint_queue_head[3].pointer4 = 0x74D59319;
    1894:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
	endpoint0_transfer_ack.next = 1;
    1898:	4b7b      	ldr	r3, [pc, #492]	; (1a88 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    189a:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    189c:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.next = 1;
    189e:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    18a0:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.pointer0 = 0;
    18a2:	609d      	str	r5, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    18a4:	601a      	str	r2, [r3, #0]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    18a6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    18aa:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    18ae:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    18b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    18b6:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    18ba:	f8ca 5000 	str.w	r5, [sl]
	while (USB1_ENDPTPRIME) ;
    18be:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    18c2:	2b00      	cmp	r3, #0
    18c4:	d1fb      	bne.n	18be <usb_isr+0x3d2>
    18c6:	e666      	b.n	1596 <usb_isr+0xaa>
	endpoint0_transfer_ack.next = 1;
    18c8:	4b6f      	ldr	r3, [pc, #444]	; (1a88 <usb_isr+0x59c>)
    18ca:	2101      	movs	r1, #1
	endpoint_queue_head[1].status = 0;
    18cc:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
    18ce:	6019      	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    18d0:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
    18d2:	609d      	str	r5, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    18d4:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    18d6:	6059      	str	r1, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    18d8:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    18dc:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    18e0:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    18e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    18e8:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    18ec:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    18f0:	2b00      	cmp	r3, #0
    18f2:	d1fb      	bne.n	18ec <usb_isr+0x400>
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
    18f4:	0c13      	lsrs	r3, r2, #16
    18f6:	065b      	lsls	r3, r3, #25
    18f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    18fc:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		return;
    1900:	e649      	b.n	1596 <usb_isr+0xaa>
		reply_buffer[0] = usb_configuration;
    1902:	4b65      	ldr	r3, [pc, #404]	; (1a98 <usb_isr+0x5ac>)
		endpoint0_transmit(reply_buffer, 1, 0);
    1904:	2101      	movs	r1, #1
		reply_buffer[0] = usb_configuration;
    1906:	486a      	ldr	r0, [pc, #424]	; (1ab0 <usb_isr+0x5c4>)
    1908:	781b      	ldrb	r3, [r3, #0]
    190a:	7003      	strb	r3, [r0, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
    190c:	f7ff fd8c 	bl	1428 <endpoint0_transmit.constprop.0>
		return;
    1910:	e641      	b.n	1596 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
    1912:	b283      	uxth	r3, r0
		if (endpoint > 7) break;
    1914:	f010 0078 	ands.w	r0, r0, #120	; 0x78
    1918:	f47f ae39 	bne.w	158e <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
    191c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    1920:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
		reply_buffer[0] = 0;
    1924:	4a62      	ldr	r2, [pc, #392]	; (1ab0 <usb_isr+0x5c4>)
    1926:	8010      	strh	r0, [r2, #0]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    1928:	0618      	lsls	r0, r3, #24
    192a:	f100 809e 	bmi.w	1a6a <usb_isr+0x57e>
    192e:	07cb      	lsls	r3, r1, #31
    1930:	d501      	bpl.n	1936 <usb_isr+0x44a>
			reply_buffer[0] = 1;
    1932:	2301      	movs	r3, #1
    1934:	7013      	strb	r3, [r2, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
    1936:	2102      	movs	r1, #2
    1938:	485d      	ldr	r0, [pc, #372]	; (1ab0 <usb_isr+0x5c4>)
    193a:	f7ff fd75 	bl	1428 <endpoint0_transmit.constprop.0>
		return;
    193e:	e62a      	b.n	1596 <usb_isr+0xaa>
		if (endpoint > 7) break;
    1940:	f010 0f78 	tst.w	r0, #120	; 0x78
    1944:	b283      	uxth	r3, r0
    1946:	f47f ae22 	bne.w	158e <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
    194a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
    194e:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    1952:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
    1956:	bf14      	ite	ne
    1958:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    195c:	f043 0301 	orreq.w	r3, r3, #1
    1960:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
    1964:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
    1966:	4b48      	ldr	r3, [pc, #288]	; (1a88 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    1968:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    196a:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    196c:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    196e:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    1970:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    1972:	2280      	movs	r2, #128	; 0x80
    1974:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    1976:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    197a:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    197e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    1982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    1986:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    198a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    198e:	2b00      	cmp	r3, #0
    1990:	d1fb      	bne.n	198a <usb_isr+0x49e>
    1992:	e600      	b.n	1596 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
    1994:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
    1998:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    199c:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
    19a0:	bf14      	ite	ne
    19a2:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
    19a6:	f023 0301 	biceq.w	r3, r3, #1
    19aa:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
    19ae:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
    19b0:	4b35      	ldr	r3, [pc, #212]	; (1a88 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
    19b2:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
    19b4:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
    19b6:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    19b8:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
    19ba:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    19bc:	2280      	movs	r2, #128	; 0x80
    19be:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    19c0:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    19c4:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    19c8:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    19cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    19d0:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
    19d4:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    19d8:	2b00      	cmp	r3, #0
    19da:	d1fb      	bne.n	19d4 <usb_isr+0x4e8>
    19dc:	e5db      	b.n	1596 <usb_isr+0xaa>
				endpoint0_notify_mask = 0;
    19de:	2000      	movs	r0, #0
    19e0:	6008      	str	r0, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
    19e2:	4926      	ldr	r1, [pc, #152]	; (1a7c <usb_isr+0x590>)
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    19e4:	880c      	ldrh	r4, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
    19e6:	6848      	ldr	r0, [r1, #4]
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    19e8:	f242 0121 	movw	r1, #8225	; 0x2021
    19ec:	428c      	cmp	r4, r1
    19ee:	f47f ae25 	bne.w	163c <usb_isr+0x150>
    19f2:	b280      	uxth	r0, r0
    19f4:	2800      	cmp	r0, #0
    19f6:	f47f ae21 	bne.w	163c <usb_isr+0x150>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    19fa:	492e      	ldr	r1, [pc, #184]	; (1ab4 <usb_isr+0x5c8>)
    19fc:	4c2e      	ldr	r4, [pc, #184]	; (1ab8 <usb_isr+0x5cc>)
    19fe:	c903      	ldmia	r1, {r0, r1}
    1a00:	80a1      	strh	r1, [r4, #4]
		if (usb_cdc_line_coding[0] == 134) {
    1a02:	2886      	cmp	r0, #134	; 0x86
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    1a04:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1a08:	6020      	str	r0, [r4, #0]
    1a0a:	71a1      	strb	r1, [r4, #6]
		if (usb_cdc_line_coding[0] == 134) {
    1a0c:	f47f ae16 	bne.w	163c <usb_isr+0x150>
	__disable_irq();
    1a10:	b672      	cpsid	i
	sof_usage |= (1 << interface);
    1a12:	482a      	ldr	r0, [pc, #168]	; (1abc <usb_isr+0x5d0>)
    1a14:	7801      	ldrb	r1, [r0, #0]
    1a16:	f041 0108 	orr.w	r1, r1, #8
    1a1a:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
    1a1c:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
    1a20:	060d      	lsls	r5, r1, #24
    1a22:	d405      	bmi.n	1a30 <usb_isr+0x544>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    1a24:	2080      	movs	r0, #128	; 0x80
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    1a26:	4301      	orrs	r1, r0
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    1a28:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    1a2c:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	__enable_irq();
    1a30:	b662      	cpsie	i
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
    1a32:	4a23      	ldr	r2, [pc, #140]	; (1ac0 <usb_isr+0x5d4>)
    1a34:	2150      	movs	r1, #80	; 0x50
    1a36:	7011      	strb	r1, [r2, #0]
    1a38:	e600      	b.n	163c <usb_isr+0x150>
				if (datalen > setup.wLength) datalen = setup.wLength;
    1a3a:	0c00      	lsrs	r0, r0, #16
					datalen = *(list->addr);
    1a3c:	782a      	ldrb	r2, [r5, #0]
    1a3e:	4282      	cmp	r2, r0
    1a40:	bf28      	it	cs
    1a42:	4602      	movcs	r2, r0
				} else if (setup.wValue == 0x700) {
    1a44:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
    1a48:	d144      	bne.n	1ad4 <usb_isr+0x5e8>
					if (usb_high_speed) src = usb_config_descriptor_12;
    1a4a:	4b1e      	ldr	r3, [pc, #120]	; (1ac4 <usb_isr+0x5d8>)
					memcpy(usb_descriptor_buffer, src, datalen);
    1a4c:	4d1e      	ldr	r5, [pc, #120]	; (1ac8 <usb_isr+0x5dc>)
					if (usb_high_speed) src = usb_config_descriptor_12;
    1a4e:	7818      	ldrb	r0, [r3, #0]
    1a50:	491e      	ldr	r1, [pc, #120]	; (1acc <usb_isr+0x5e0>)
    1a52:	4b1f      	ldr	r3, [pc, #124]	; (1ad0 <usb_isr+0x5e4>)
					memcpy(usb_descriptor_buffer, src, datalen);
    1a54:	9201      	str	r2, [sp, #4]
    1a56:	2800      	cmp	r0, #0
    1a58:	bf18      	it	ne
    1a5a:	4619      	movne	r1, r3
    1a5c:	4628      	mov	r0, r5
    1a5e:	f7ff f9eb 	bl	e38 <memcpy>
					usb_descriptor_buffer[1] = 7;
    1a62:	2307      	movs	r3, #7
    1a64:	706b      	strb	r3, [r5, #1]
    1a66:	9a01      	ldr	r2, [sp, #4]
    1a68:	e03b      	b.n	1ae2 <usb_isr+0x5f6>
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    1a6a:	03c9      	lsls	r1, r1, #15
    1a6c:	f53f af61 	bmi.w	1932 <usb_isr+0x446>
    1a70:	e761      	b.n	1936 <usb_isr+0x44a>
    1a72:	bf00      	nop
    1a74:	200012e0 	.word	0x200012e0
    1a78:	2000262c 	.word	0x2000262c
    1a7c:	20001480 	.word	0x20001480
    1a80:	00070080 	.word	0x00070080
    1a84:	2000362c 	.word	0x2000362c
    1a88:	200012c0 	.word	0x200012c0
    1a8c:	200016b8 	.word	0x200016b8
    1a90:	200016c8 	.word	0x200016c8
    1a94:	200016e5 	.word	0x200016e5
    1a98:	200016e6 	.word	0x200016e6
    1a9c:	00cc0002 	.word	0x00cc0002
    1aa0:	000200c8 	.word	0x000200c8
    1aa4:	00c80002 	.word	0x00c80002
    1aa8:	20000080 	.word	0x20000080
    1aac:	74d59319 	.word	0x74d59319
    1ab0:	20001668 	.word	0x20001668
    1ab4:	2000162c 	.word	0x2000162c
    1ab8:	200016c0 	.word	0x200016c0
    1abc:	200016e1 	.word	0x200016e1
    1ac0:	200016e8 	.word	0x200016e8
    1ac4:	200016e7 	.word	0x200016e7
    1ac8:	20200000 	.word	0x20200000
    1acc:	60001f20 	.word	0x60001f20
    1ad0:	60001ebc 	.word	0x60001ebc
					memcpy(usb_descriptor_buffer, list->addr, datalen);
    1ad4:	4629      	mov	r1, r5
    1ad6:	4d10      	ldr	r5, [pc, #64]	; (1b18 <usb_isr+0x62c>)
    1ad8:	9201      	str	r2, [sp, #4]
    1ada:	4628      	mov	r0, r5
    1adc:	f7ff f9ac 	bl	e38 <memcpy>
    1ae0:	9a01      	ldr	r2, [sp, #4]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    1ae2:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
    1ae6:	4415      	add	r5, r2
	asm("dsb");
    1ae8:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    1aec:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    1af0:	f8c1 3f70 	str.w	r3, [r1, #3952]	; 0xf70
		location += 32;
    1af4:	3320      	adds	r3, #32
	} while (location < end_addr);
    1af6:	429d      	cmp	r5, r3
    1af8:	d8fa      	bhi.n	1af0 <usb_isr+0x604>
	asm("dsb");
    1afa:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1afe:	f3bf 8f6f 	isb	sy
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
    1b02:	4805      	ldr	r0, [pc, #20]	; (1b18 <usb_isr+0x62c>)
    1b04:	4611      	mov	r1, r2
    1b06:	f7ff fc8f 	bl	1428 <endpoint0_transmit.constprop.0>
				return;
    1b0a:	e544      	b.n	1596 <usb_isr+0xaa>
				usb_stop_sof_interrupts(NUM_INTERFACE);
    1b0c:	2003      	movs	r0, #3
    1b0e:	f7ff fcd7 	bl	14c0 <usb_stop_sof_interrupts>
				_reboot_Teensyduino_();
    1b12:	f001 fa55 	bl	2fc0 <___reboot_Teensyduino__veneer>
    1b16:	bf00      	nop
    1b18:	20200000 	.word	0x20200000

00001b1c <usb_config_rx>:
{
    1b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1b20:	461f      	mov	r7, r3
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1b22:	1e83      	subs	r3, r0, #2
    1b24:	2b02      	cmp	r3, #2
    1b26:	d901      	bls.n	1b2c <usb_config_rx+0x10>
}
    1b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    1b2c:	f8df 904c 	ldr.w	r9, [pc, #76]	; 1b7c <usb_config_rx+0x60>
    1b30:	4615      	mov	r5, r2
    1b32:	460c      	mov	r4, r1
	memset(qh, 0, sizeof(endpoint_t));
    1b34:	223c      	movs	r2, #60	; 0x3c
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    1b36:	eb09 18c0 	add.w	r8, r9, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
    1b3a:	4606      	mov	r6, r0
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    1b3c:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
    1b40:	2100      	movs	r1, #0
    1b42:	f108 0004 	add.w	r0, r8, #4
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1b46:	0424      	lsls	r4, r4, #16
	memset(qh, 0, sizeof(endpoint_t));
    1b48:	f001 f84c 	bl	2be4 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1b4c:	fab5 f285 	clz	r2, r5
	qh->next = 1; // Terminate bit = 1
    1b50:	2301      	movs	r3, #1
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1b52:	0952      	lsrs	r2, r2, #5
    1b54:	ea44 7442 	orr.w	r4, r4, r2, lsl #29
	qh->config = config;
    1b58:	f849 400a 	str.w	r4, [r9, sl]
	qh->callback_function = callback;
    1b5c:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
    1b60:	f8c8 3008 	str.w	r3, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << ep);
    1b64:	2f00      	cmp	r7, #0
    1b66:	d0df      	beq.n	1b28 <usb_config_rx+0xc>
    1b68:	4a03      	ldr	r2, [pc, #12]	; (1b78 <usb_config_rx+0x5c>)
    1b6a:	40b3      	lsls	r3, r6
    1b6c:	6811      	ldr	r1, [r2, #0]
    1b6e:	430b      	orrs	r3, r1
    1b70:	6013      	str	r3, [r2, #0]
}
    1b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1b76:	bf00      	nop
    1b78:	20001638 	.word	0x20001638
    1b7c:	20000000 	.word	0x20000000

00001b80 <usb_config_tx>:
{
    1b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1b84:	460d      	mov	r5, r1
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    1b86:	1e81      	subs	r1, r0, #2
    1b88:	2902      	cmp	r1, #2
    1b8a:	d901      	bls.n	1b90 <usb_config_tx+0x10>
}
    1b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    1b90:	01c7      	lsls	r7, r0, #7
    1b92:	f8df 904c 	ldr.w	r9, [pc, #76]	; 1be0 <usb_config_tx+0x60>
    1b96:	4692      	mov	sl, r2
    1b98:	4604      	mov	r4, r0
    1b9a:	3740      	adds	r7, #64	; 0x40
	memset(qh, 0, sizeof(endpoint_t));
    1b9c:	223c      	movs	r2, #60	; 0x3c
    1b9e:	2100      	movs	r1, #0
    1ba0:	461e      	mov	r6, r3
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    1ba2:	eb09 0807 	add.w	r8, r9, r7
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1ba6:	042d      	lsls	r5, r5, #16
	memset(qh, 0, sizeof(endpoint_t));
    1ba8:	f108 0004 	add.w	r0, r8, #4
    1bac:	f001 f81a 	bl	2be4 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    1bb0:	faba f28a 	clz	r2, sl
    1bb4:	0952      	lsrs	r2, r2, #5
    1bb6:	ea45 7242 	orr.w	r2, r5, r2, lsl #29
	qh->config = config;
    1bba:	f849 2007 	str.w	r2, [r9, r7]
	qh->next = 1; // Terminate bit = 1
    1bbe:	2201      	movs	r2, #1
	qh->callback_function = callback;
    1bc0:	f8c8 6038 	str.w	r6, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
    1bc4:	f8c8 2008 	str.w	r2, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    1bc8:	2e00      	cmp	r6, #0
    1bca:	d0df      	beq.n	1b8c <usb_config_tx+0xc>
    1bcc:	4b03      	ldr	r3, [pc, #12]	; (1bdc <usb_config_tx+0x5c>)
    1bce:	3410      	adds	r4, #16
    1bd0:	6819      	ldr	r1, [r3, #0]
    1bd2:	40a2      	lsls	r2, r4
    1bd4:	430a      	orrs	r2, r1
    1bd6:	601a      	str	r2, [r3, #0]
}
    1bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1bdc:	20001638 	.word	0x20001638
    1be0:	20000000 	.word	0x20000000

00001be4 <usb_prepare_transfer>:
	transfer->status = (len << 16) | (1<<7);
    1be4:	0412      	lsls	r2, r2, #16
	transfer->pointer0 = addr;
    1be6:	6081      	str	r1, [r0, #8]
	transfer->callback_param = param;
    1be8:	61c3      	str	r3, [r0, #28]
	transfer->pointer3 = addr + 12288;
    1bea:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
	transfer->status = (len << 16) | (1<<7);
    1bee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
{
    1bf2:	b410      	push	{r4}
	transfer->next = 1;
    1bf4:	2401      	movs	r4, #1
	transfer->status = (len << 16) | (1<<7);
    1bf6:	6042      	str	r2, [r0, #4]
	transfer->pointer2 = addr + 8192;
    1bf8:	f501 5200 	add.w	r2, r1, #8192	; 0x2000
	transfer->next = 1;
    1bfc:	6004      	str	r4, [r0, #0]
	transfer->pointer1 = addr + 4096;
    1bfe:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
	transfer->pointer4 = addr + 16384;
    1c02:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
	transfer->pointer1 = addr + 4096;
    1c06:	60c4      	str	r4, [r0, #12]
	transfer->pointer4 = addr + 16384;
    1c08:	6181      	str	r1, [r0, #24]
}
    1c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
	transfer->pointer3 = addr + 12288;
    1c0e:	e9c0 2304 	strd	r2, r3, [r0, #16]
}
    1c12:	4770      	bx	lr

00001c14 <usb_transmit>:

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1c14:	1e83      	subs	r3, r0, #2
{
    1c16:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1c18:	2b02      	cmp	r3, #2
    1c1a:	d900      	bls.n	1c1e <usb_transmit+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
    1c1c:	4770      	bx	lr
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    1c1e:	4b06      	ldr	r3, [pc, #24]	; (1c38 <usb_transmit+0x24>)
	uint32_t mask = 1 << (endpoint_number + 16);
    1c20:	f100 0110 	add.w	r1, r0, #16
    1c24:	f04f 0c01 	mov.w	ip, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    1c28:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
	schedule_transfer(endpoint, mask, transfer);
    1c2c:	fa0c f101 	lsl.w	r1, ip, r1
    1c30:	3040      	adds	r0, #64	; 0x40
    1c32:	f7ff bb99 	b.w	1368 <schedule_transfer>
    1c36:	bf00      	nop
    1c38:	20000000 	.word	0x20000000

00001c3c <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1c3c:	1e83      	subs	r3, r0, #2
{
    1c3e:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1c40:	2b02      	cmp	r3, #2
    1c42:	d900      	bls.n	1c46 <usb_receive+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
    1c44:	4770      	bx	lr
	uint32_t mask = 1 << endpoint_number;
    1c46:	2101      	movs	r1, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
    1c48:	4b02      	ldr	r3, [pc, #8]	; (1c54 <usb_receive+0x18>)
	schedule_transfer(endpoint, mask, transfer);
    1c4a:	4081      	lsls	r1, r0
    1c4c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
    1c50:	f7ff bb8a 	b.w	1368 <schedule_transfer>
    1c54:	20000000 	.word	0x20000000

00001c58 <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
    1c58:	6840      	ldr	r0, [r0, #4]
#endif
}
    1c5a:	4770      	bx	lr

00001c5c <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    1c5c:	4a12      	ldr	r2, [pc, #72]	; (1ca8 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    1c5e:	4b13      	ldr	r3, [pc, #76]	; (1cac <usb_init_serialnumber+0x50>)
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    1c60:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
    1c64:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	if (num < 10000000) num = num * 10;
    1c68:	4298      	cmp	r0, r3
{
    1c6a:	b510      	push	{r4, lr}
    1c6c:	b084      	sub	sp, #16
	if (num < 10000000) num = num * 10;
    1c6e:	d202      	bcs.n	1c76 <usb_init_serialnumber+0x1a>
    1c70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    1c74:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
    1c76:	4c0e      	ldr	r4, [pc, #56]	; (1cb0 <usb_init_serialnumber+0x54>)
    1c78:	a901      	add	r1, sp, #4
    1c7a:	220a      	movs	r2, #10
    1c7c:	f7ff f978 	bl	f70 <ultoa>
	for (i=0; i<10; i++) {
    1c80:	a901      	add	r1, sp, #4
    1c82:	2300      	movs	r3, #0
    1c84:	4620      	mov	r0, r4
		char c = buf[i];
    1c86:	f811 2b01 	ldrb.w	r2, [r1], #1
	for (i=0; i<10; i++) {
    1c8a:	3301      	adds	r3, #1
		if (!c) break;
    1c8c:	b13a      	cbz	r2, 1c9e <usb_init_serialnumber+0x42>
	for (i=0; i<10; i++) {
    1c8e:	2b0a      	cmp	r3, #10
		usb_string_serial_number_default.wString[i] = c;
    1c90:	f820 2f02 	strh.w	r2, [r0, #2]!
	for (i=0; i<10; i++) {
    1c94:	d1f7      	bne.n	1c86 <usb_init_serialnumber+0x2a>
    1c96:	2316      	movs	r3, #22
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    1c98:	7023      	strb	r3, [r4, #0]
}
    1c9a:	b004      	add	sp, #16
    1c9c:	bd10      	pop	{r4, pc}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    1c9e:	005b      	lsls	r3, r3, #1
    1ca0:	b2db      	uxtb	r3, r3
    1ca2:	7023      	strb	r3, [r4, #0]
}
    1ca4:	b004      	add	sp, #16
    1ca6:	bd10      	pop	{r4, pc}
    1ca8:	401f4400 	.word	0x401f4400
    1cac:	00989680 	.word	0x00989680
    1cb0:	20000d48 	.word	0x20000d48

00001cb4 <usb_serial_class::clear()>:
        virtual void clear(void) { usb_serial_flush_input(); }
    1cb4:	f000 badc 	b.w	2270 <usb_serial_flush_input>

00001cb8 <usb_serial_class::peek()>:
        virtual int peek() { return usb_serial_peekchar(); }
    1cb8:	f000 baac 	b.w	2214 <usb_serial_peekchar>

00001cbc <usb_serial_class::read()>:
        virtual int read() { return usb_serial_getchar(); }
    1cbc:	f000 bb10 	b.w	22e0 <usb_serial_getchar>

00001cc0 <usb_serial_class::available()>:
        virtual int available() { return usb_serial_available(); }
    1cc0:	f000 baca 	b.w	2258 <usb_serial_available>

00001cc4 <usb_serial_class::flush()>:
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
    1cc4:	f000 bb66 	b.w	2394 <usb_serial_flush_output>

00001cc8 <usb_serial_class::availableForWrite()>:
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
    1cc8:	f000 bb3c 	b.w	2344 <usb_serial_write_buffer_free>

00001ccc <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
    1ccc:	4608      	mov	r0, r1
    1cce:	4611      	mov	r1, r2
    1cd0:	f000 bb2c 	b.w	232c <usb_serial_write>

00001cd4 <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
    1cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    1cd6:	4c14      	ldr	r4, [pc, #80]	; (1d28 <rx_queue_transfer+0x54>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1cd8:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    1cdc:	4e13      	ldr	r6, [pc, #76]	; (1d2c <rx_queue_transfer+0x58>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    1ce2:	eb04 2440 	add.w	r4, r4, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    1ce6:	4f12      	ldr	r7, [pc, #72]	; (1d30 <rx_queue_transfer+0x5c>)
    1ce8:	eb06 1640 	add.w	r6, r6, r0, lsl #5
{
    1cec:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1cee:	f8c5 218c 	str.w	r2, [r5, #396]	; 0x18c
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    1cf2:	4621      	mov	r1, r4
    1cf4:	883a      	ldrh	r2, [r7, #0]
    1cf6:	4630      	mov	r0, r6
    1cf8:	f7ff ff74 	bl	1be4 <usb_prepare_transfer>
	arm_dcache_delete(buffer, rx_packet_size);
    1cfc:	883b      	ldrh	r3, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
    1cfe:	4423      	add	r3, r4
	asm("dsb");
    1d00:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCIMVAC = location;
    1d04:	f8c5 4f5c 	str.w	r4, [r5, #3932]	; 0xf5c
		location += 32;
    1d08:	3420      	adds	r4, #32
	} while (location < end_addr);
    1d0a:	42a3      	cmp	r3, r4
    1d0c:	d8fa      	bhi.n	1d04 <rx_queue_transfer+0x30>
	asm("dsb");
    1d0e:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1d12:	f3bf 8f6f 	isb	sy
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    1d16:	2003      	movs	r0, #3
    1d18:	4631      	mov	r1, r6
    1d1a:	f7ff ff8f 	bl	1c3c <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1d1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    1d22:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
}
    1d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d28:	20200080 	.word	0x20200080
    1d2c:	20001300 	.word	0x20001300
    1d30:	200016d4 	.word	0x200016d4

00001d34 <rx_event>:

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1d34:	4b24      	ldr	r3, [pc, #144]	; (1dc8 <rx_event+0x94>)
{
    1d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1d3a:	881c      	ldrh	r4, [r3, #0]
    1d3c:	6843      	ldr	r3, [r0, #4]
	int i = t->callback_param;
    1d3e:	69c5      	ldr	r5, [r0, #28]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1d40:	f3c3 430e 	ubfx	r3, r3, #16, #15
    1d44:	1ae4      	subs	r4, r4, r3
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
    1d46:	2c00      	cmp	r4, #0
    1d48:	dd24      	ble.n	1d94 <rx_event+0x60>
		// received a packet with data
		uint32_t head = rx_head;
    1d4a:	4920      	ldr	r1, [pc, #128]	; (1dcc <rx_event+0x98>)
		if (head != rx_tail) {
    1d4c:	4820      	ldr	r0, [pc, #128]	; (1dd0 <rx_event+0x9c>)
		uint32_t head = rx_head;
    1d4e:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
    1d50:	7800      	ldrb	r0, [r0, #0]
		uint32_t head = rx_head;
    1d52:	b2d3      	uxtb	r3, r2
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
    1d54:	4e1f      	ldr	r6, [pc, #124]	; (1dd4 <rx_event+0xa0>)
		if (head != rx_tail) {
    1d56:	4282      	cmp	r2, r0
			uint32_t ii = rx_list[head];
    1d58:	481f      	ldr	r0, [pc, #124]	; (1dd8 <rx_event+0xa4>)
		if (head != rx_tail) {
    1d5a:	d007      	beq.n	1d6c <rx_event+0x38>
			uint32_t ii = rx_list[head];
    1d5c:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    1d60:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    1d64:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
    1d68:	4294      	cmp	r4, r2
    1d6a:	d918      	bls.n	1d9e <rx_event+0x6a>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    1d6c:	3301      	adds	r3, #1
		rx_index[i] = 0;
    1d6e:	2200      	movs	r2, #0
		rx_count[i] = len;
    1d70:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
    1d74:	2b08      	cmp	r3, #8
		rx_index[i] = 0;
    1d76:	4e19      	ldr	r6, [pc, #100]	; (1ddc <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    1d78:	bf88      	it	hi
    1d7a:	4613      	movhi	r3, r2
		rx_index[i] = 0;
    1d7c:	f826 2015 	strh.w	r2, [r6, r5, lsl #1]
		rx_list[head] = i;
		rx_head = head;
    1d80:	bf98      	it	ls
    1d82:	b2da      	uxtbls	r2, r3
		rx_list[head] = i;
    1d84:	54c5      	strb	r5, [r0, r3]
		rx_available += len;
    1d86:	4b16      	ldr	r3, [pc, #88]	; (1de0 <rx_event+0xac>)
		rx_head = head;
    1d88:	700a      	strb	r2, [r1, #0]
		rx_available += len;
    1d8a:	681a      	ldr	r2, [r3, #0]
    1d8c:	4414      	add	r4, r2
    1d8e:	601c      	str	r4, [r3, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
    1d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_queue_transfer(i);
    1d94:	4628      	mov	r0, r5
}
    1d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_queue_transfer(i);
    1d9a:	f7ff bf9b 	b.w	1cd4 <rx_queue_transfer>
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1d9e:	eb07 2048 	add.w	r0, r7, r8, lsl #9
    1da2:	4910      	ldr	r1, [pc, #64]	; (1de4 <rx_event+0xb0>)
    1da4:	4622      	mov	r2, r4
				rx_count[ii] = count + len;
    1da6:	4427      	add	r7, r4
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1da8:	4408      	add	r0, r1
    1daa:	eb01 2145 	add.w	r1, r1, r5, lsl #9
    1dae:	f7ff f843 	bl	e38 <memcpy>
				rx_available += len;
    1db2:	4a0b      	ldr	r2, [pc, #44]	; (1de0 <rx_event+0xac>)
				rx_queue_transfer(i);
    1db4:	4628      	mov	r0, r5
				rx_count[ii] = count + len;
    1db6:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    1dba:	6813      	ldr	r3, [r2, #0]
    1dbc:	4423      	add	r3, r4
}
    1dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				rx_available += len;
    1dc2:	6013      	str	r3, [r2, #0]
				rx_queue_transfer(i);
    1dc4:	f7ff bf86 	b.w	1cd4 <rx_queue_transfer>
    1dc8:	200016d4 	.word	0x200016d4
    1dcc:	200016df 	.word	0x200016df
    1dd0:	200016e0 	.word	0x200016e0
    1dd4:	20001674 	.word	0x20001674
    1dd8:	20001694 	.word	0x20001694
    1ddc:	20001684 	.word	0x20001684
    1de0:	20001670 	.word	0x20001670
    1de4:	20200080 	.word	0x20200080

00001de8 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    1de8:	4b1d      	ldr	r3, [pc, #116]	; (1e60 <usb_serial_flush_callback+0x78>)
    1dea:	781a      	ldrb	r2, [r3, #0]
    1dec:	2a00      	cmp	r2, #0
    1dee:	d136      	bne.n	1e5e <usb_serial_flush_callback+0x76>
	if (!usb_configuration) return;
    1df0:	f002 03ff 	and.w	r3, r2, #255	; 0xff
    1df4:	4a1b      	ldr	r2, [pc, #108]	; (1e64 <usb_serial_flush_callback+0x7c>)
    1df6:	7812      	ldrb	r2, [r2, #0]
    1df8:	b38a      	cbz	r2, 1e5e <usb_serial_flush_callback+0x76>
{
    1dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_available == 0) return;
    1dfe:	4d1a      	ldr	r5, [pc, #104]	; (1e68 <usb_serial_flush_callback+0x80>)
    1e00:	882a      	ldrh	r2, [r5, #0]
    1e02:	b352      	cbz	r2, 1e5a <usb_serial_flush_callback+0x72>
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    1e04:	4e19      	ldr	r6, [pc, #100]	; (1e6c <usb_serial_flush_callback+0x84>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    1e06:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    1e0a:	4f19      	ldr	r7, [pc, #100]	; (1e70 <usb_serial_flush_callback+0x88>)
    1e0c:	7832      	ldrb	r2, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1e0e:	4c19      	ldr	r4, [pc, #100]	; (1e74 <usb_serial_flush_callback+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    1e10:	eb07 1742 	add.w	r7, r7, r2, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1e14:	eb04 24c2 	add.w	r4, r4, r2, lsl #11
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1e18:	4642      	mov	r2, r8
    1e1a:	4638      	mov	r0, r7
    1e1c:	4621      	mov	r1, r4
    1e1e:	f7ff fee1 	bl	1be4 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    1e22:	eb04 0208 	add.w	r2, r4, r8
	asm("dsb");
    1e26:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    1e2a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1e2e:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    1e32:	3420      	adds	r4, #32
	} while (location < end_addr);
    1e34:	42a2      	cmp	r2, r4
    1e36:	d8fa      	bhi.n	1e2e <usb_serial_flush_callback+0x46>
	asm("dsb");
    1e38:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1e3c:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    1e40:	2004      	movs	r0, #4
    1e42:	4639      	mov	r1, r7
    1e44:	f7ff fee6 	bl	1c14 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    1e48:	7833      	ldrb	r3, [r6, #0]
    1e4a:	3301      	adds	r3, #1
    1e4c:	b2db      	uxtb	r3, r3
    1e4e:	2b03      	cmp	r3, #3
    1e50:	bf88      	it	hi
    1e52:	2300      	movhi	r3, #0
    1e54:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    1e56:	2300      	movs	r3, #0
    1e58:	802b      	strh	r3, [r5, #0]
}
    1e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1e5e:	4770      	bx	lr
    1e60:	200016e4 	.word	0x200016e4
    1e64:	200016e6 	.word	0x200016e6
    1e68:	200016d6 	.word	0x200016d6
    1e6c:	200016e3 	.word	0x200016e3
    1e70:	20001400 	.word	0x20001400
    1e74:	20201080 	.word	0x20201080

00001e78 <usb_serial_write.part.0>:
int usb_serial_write(const void *buffer, uint32_t size)
    1e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e7c:	b085      	sub	sp, #20
	while (size > 0) {
    1e7e:	e9cd 1001 	strd	r1, r0, [sp, #4]
    1e82:	2900      	cmp	r1, #0
    1e84:	f000 80bf 	beq.w	2006 <usb_serial_write.part.0+0x18e>
	uint32_t sent=0;
    1e88:	2300      	movs	r3, #0
    1e8a:	4c60      	ldr	r4, [pc, #384]	; (200c <usb_serial_write.part.0+0x194>)
    1e8c:	f8df 8198 	ldr.w	r8, [pc, #408]	; 2028 <usb_serial_write.part.0+0x1b0>
    1e90:	f8df a198 	ldr.w	sl, [pc, #408]	; 202c <usb_serial_write.part.0+0x1b4>
				wait_begin_at = systick_millis_count;
    1e94:	4f5e      	ldr	r7, [pc, #376]	; (2010 <usb_serial_write.part.0+0x198>)
	uint32_t sent=0;
    1e96:	9300      	str	r3, [sp, #0]
		tx_noautoflush = 1;
    1e98:	2301      	movs	r3, #1
		transfer_t *xfer = tx_transfer + tx_head;
    1e9a:	4a5e      	ldr	r2, [pc, #376]	; (2014 <usb_serial_write.part.0+0x19c>)
		tx_noautoflush = 1;
    1e9c:	7023      	strb	r3, [r4, #0]
		transfer_t *xfer = tx_transfer + tx_head;
    1e9e:	4b5e      	ldr	r3, [pc, #376]	; (2018 <usb_serial_write.part.0+0x1a0>)
    1ea0:	7819      	ldrb	r1, [r3, #0]
		while (!tx_available) {
    1ea2:	f8b8 3000 	ldrh.w	r3, [r8]
		transfer_t *xfer = tx_transfer + tx_head;
    1ea6:	eb02 1941 	add.w	r9, r2, r1, lsl #5
		while (!tx_available) {
    1eaa:	2b00      	cmp	r3, #0
    1eac:	f040 80a7 	bne.w	1ffe <usb_serial_write.part.0+0x186>
		uint32_t wait_begin_at=0;
    1eb0:	461e      	mov	r6, r3
		int waiting=0;
    1eb2:	461d      	mov	r5, r3
			tx_noautoflush = 0;
    1eb4:	469b      	mov	fp, r3
			uint32_t status = usb_transfer_status(xfer);
    1eb6:	4648      	mov	r0, r9
    1eb8:	f7ff fece 	bl	1c58 <usb_transfer_status>
			if (!(status & 0x80)) {
    1ebc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    1ec0:	f000 808c 	beq.w	1fdc <usb_serial_write.part.0+0x164>
			asm("dsb" ::: "memory");
    1ec4:	f3bf 8f4f 	dsb	sy
			if (transmit_previous_timeout) return sent;
    1ec8:	f89a 3000 	ldrb.w	r3, [sl]
			tx_noautoflush = 0;
    1ecc:	f884 b000 	strb.w	fp, [r4]
			if (!waiting) {
    1ed0:	b905      	cbnz	r5, 1ed4 <usb_serial_write.part.0+0x5c>
				wait_begin_at = systick_millis_count;
    1ed2:	683e      	ldr	r6, [r7, #0]
			if (transmit_previous_timeout) return sent;
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d17d      	bne.n	1fd4 <usb_serial_write.part.0+0x15c>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    1ed8:	683b      	ldr	r3, [r7, #0]
    1eda:	1b9b      	subs	r3, r3, r6
    1edc:	2b78      	cmp	r3, #120	; 0x78
    1ede:	f200 8087 	bhi.w	1ff0 <usb_serial_write.part.0+0x178>
			if (!usb_configuration) return sent;
    1ee2:	4b4e      	ldr	r3, [pc, #312]	; (201c <usb_serial_write.part.0+0x1a4>)
    1ee4:	781b      	ldrb	r3, [r3, #0]
    1ee6:	2b00      	cmp	r3, #0
    1ee8:	d074      	beq.n	1fd4 <usb_serial_write.part.0+0x15c>
			yield();
    1eea:	f000 fa9d 	bl	2428 <yield>
			tx_noautoflush = 1;
    1eee:	2201      	movs	r2, #1
		while (!tx_available) {
    1ef0:	f8b8 3000 	ldrh.w	r3, [r8]
    1ef4:	4615      	mov	r5, r2
			tx_noautoflush = 1;
    1ef6:	7022      	strb	r2, [r4, #0]
		while (!tx_available) {
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d0dc      	beq.n	1eb6 <usb_serial_write.part.0+0x3e>
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1efc:	4a46      	ldr	r2, [pc, #280]	; (2018 <usb_serial_write.part.0+0x1a0>)
    1efe:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    1f02:	7811      	ldrb	r1, [r2, #0]
    1f04:	461a      	mov	r2, r3
    1f06:	eb00 20c1 	add.w	r0, r0, r1, lsl #11
    1f0a:	4d45      	ldr	r5, [pc, #276]	; (2020 <usb_serial_write.part.0+0x1a8>)
    1f0c:	02c9      	lsls	r1, r1, #11
    1f0e:	4428      	add	r0, r5
		if (size >= tx_available) {
    1f10:	9d01      	ldr	r5, [sp, #4]
    1f12:	4295      	cmp	r5, r2
    1f14:	d217      	bcs.n	1f46 <usb_serial_write.part.0+0xce>
			memcpy(txdata, data, size);
    1f16:	9303      	str	r3, [sp, #12]
    1f18:	e9dd 5101 	ldrd	r5, r1, [sp, #4]
    1f1c:	462a      	mov	r2, r5
    1f1e:	f7fe ff8b 	bl	e38 <memcpy>
			tx_available -= size;
    1f22:	9b03      	ldr	r3, [sp, #12]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1f24:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
			tx_available -= size;
    1f28:	1b5b      	subs	r3, r3, r5
    1f2a:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    1f2e:	4b3d      	ldr	r3, [pc, #244]	; (2024 <usb_serial_write.part.0+0x1ac>)
    1f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		asm("dsb" ::: "memory");
    1f34:	f3bf 8f4f 	dsb	sy
			sent += size;
    1f38:	9800      	ldr	r0, [sp, #0]
		tx_noautoflush = 0;
    1f3a:	2300      	movs	r3, #0
			sent += size;
    1f3c:	4428      	add	r0, r5
		tx_noautoflush = 0;
    1f3e:	7023      	strb	r3, [r4, #0]
}
    1f40:	b005      	add	sp, #20
    1f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1f46:	4b36      	ldr	r3, [pc, #216]	; (2020 <usb_serial_write.part.0+0x1a8>)
    1f48:	18cd      	adds	r5, r1, r3
			memcpy(txdata, data, tx_available);
    1f4a:	9902      	ldr	r1, [sp, #8]
    1f4c:	f7fe ff74 	bl	e38 <memcpy>
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    1f50:	2300      	movs	r3, #0
    1f52:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1f56:	4629      	mov	r1, r5
    1f58:	4648      	mov	r0, r9
    1f5a:	f7ff fe43 	bl	1be4 <usb_prepare_transfer>
	asm("dsb");
    1f5e:	f3bf 8f4f 	dsb	sy
    1f62:	f105 0220 	add.w	r2, r5, #32
	uint32_t end_addr = (uint32_t)addr + size;
    1f66:	f505 6300 	add.w	r3, r5, #2048	; 0x800
    1f6a:	4293      	cmp	r3, r2
    1f6c:	bf34      	ite	cc
    1f6e:	2301      	movcc	r3, #1
    1f70:	2340      	movcs	r3, #64	; 0x40
		SCB_CACHE_DCCIMVAC = location;
    1f72:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    1f76:	eb05 1343 	add.w	r3, r5, r3, lsl #5
    1f7a:	f8c2 5f70 	str.w	r5, [r2, #3952]	; 0xf70
		location += 32;
    1f7e:	3520      	adds	r5, #32
	} while (location < end_addr);
    1f80:	42ab      	cmp	r3, r5
    1f82:	d1fa      	bne.n	1f7a <usb_serial_write.part.0+0x102>
	asm("dsb");
    1f84:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1f88:	f3bf 8f6f 	isb	sy
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    1f8c:	2004      	movs	r0, #4
    1f8e:	4649      	mov	r1, r9
    1f90:	f7ff fe40 	bl	1c14 <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    1f94:	4a20      	ldr	r2, [pc, #128]	; (2018 <usb_serial_write.part.0+0x1a0>)
    1f96:	7813      	ldrb	r3, [r2, #0]
    1f98:	3301      	adds	r3, #1
    1f9a:	b2db      	uxtb	r3, r3
    1f9c:	2b03      	cmp	r3, #3
    1f9e:	bf84      	itt	hi
    1fa0:	2300      	movhi	r3, #0
    1fa2:	4a1d      	ldrhi	r2, [pc, #116]	; (2018 <usb_serial_write.part.0+0x1a0>)
    1fa4:	7013      	strb	r3, [r2, #0]
			size -= tx_available;
    1fa6:	f8b8 3000 	ldrh.w	r3, [r8]
    1faa:	9a01      	ldr	r2, [sp, #4]
    1fac:	1ad1      	subs	r1, r2, r3
			sent += tx_available;
    1fae:	9a00      	ldr	r2, [sp, #0]
    1fb0:	441a      	add	r2, r3
			size -= tx_available;
    1fb2:	9101      	str	r1, [sp, #4]
			sent += tx_available;
    1fb4:	9200      	str	r2, [sp, #0]
			data += tx_available;
    1fb6:	9a02      	ldr	r2, [sp, #8]
    1fb8:	441a      	add	r2, r3
			tx_available = 0;
    1fba:	2300      	movs	r3, #0
			data += tx_available;
    1fbc:	9202      	str	r2, [sp, #8]
	USB1_GPTIMER0CTRL = 0;
    1fbe:	4a19      	ldr	r2, [pc, #100]	; (2024 <usb_serial_write.part.0+0x1ac>)
			tx_available = 0;
    1fc0:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = 0;
    1fc4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		asm("dsb" ::: "memory");
    1fc8:	f3bf 8f4f 	dsb	sy
		tx_noautoflush = 0;
    1fcc:	7023      	strb	r3, [r4, #0]
	while (size > 0) {
    1fce:	2900      	cmp	r1, #0
    1fd0:	f47f af62 	bne.w	1e98 <usb_serial_write.part.0+0x20>
	return sent;
    1fd4:	9800      	ldr	r0, [sp, #0]
}
    1fd6:	b005      	add	sp, #20
    1fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				tx_available = TX_SIZE;
    1fdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1fe0:	4b0d      	ldr	r3, [pc, #52]	; (2018 <usb_serial_write.part.0+0x1a0>)
				transmit_previous_timeout = 0;
    1fe2:	f88a 0000 	strb.w	r0, [sl]
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1fe6:	7819      	ldrb	r1, [r3, #0]
				break;
    1fe8:	4613      	mov	r3, r2
				tx_available = TX_SIZE;
    1fea:	f8a8 2000 	strh.w	r2, [r8]
				break;
    1fee:	e78a      	b.n	1f06 <usb_serial_write.part.0+0x8e>
				transmit_previous_timeout = 1;
    1ff0:	2301      	movs	r3, #1
				return sent;
    1ff2:	9800      	ldr	r0, [sp, #0]
				transmit_previous_timeout = 1;
    1ff4:	f88a 3000 	strb.w	r3, [sl]
}
    1ff8:	b005      	add	sp, #20
    1ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1ffe:	461a      	mov	r2, r3
    2000:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    2004:	e77f      	b.n	1f06 <usb_serial_write.part.0+0x8e>
	while (size > 0) {
    2006:	9801      	ldr	r0, [sp, #4]
	return sent;
    2008:	e7e5      	b.n	1fd6 <usb_serial_write.part.0+0x15e>
    200a:	bf00      	nop
    200c:	200016e4 	.word	0x200016e4
    2010:	200016b8 	.word	0x200016b8
    2014:	20001400 	.word	0x20001400
    2018:	200016e3 	.word	0x200016e3
    201c:	200016e6 	.word	0x200016e6
    2020:	20201080 	.word	0x20201080
    2024:	402e0000 	.word	0x402e0000
    2028:	200016d6 	.word	0x200016d6
    202c:	200016e2 	.word	0x200016e2

00002030 <usb_serial_reset>:
}
    2030:	4770      	bx	lr
    2032:	bf00      	nop

00002034 <usb_serial_configure>:
	if (usb_high_speed) {
    2034:	4b2d      	ldr	r3, [pc, #180]	; (20ec <usb_serial_configure+0xb8>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
    2036:	2100      	movs	r1, #0
    2038:	2280      	movs	r2, #128	; 0x80
    203a:	482d      	ldr	r0, [pc, #180]	; (20f0 <usb_serial_configure+0xbc>)
{
    203c:	b570      	push	{r4, r5, r6, lr}
	if (usb_high_speed) {
    203e:	781b      	ldrb	r3, [r3, #0]
	tx_head = 0;
    2040:	2400      	movs	r4, #0
		tx_packet_size = CDC_TX_SIZE_480;
    2042:	4d2c      	ldr	r5, [pc, #176]	; (20f4 <usb_serial_configure+0xc0>)
	if (usb_high_speed) {
    2044:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_480;
    2046:	4e2c      	ldr	r6, [pc, #176]	; (20f8 <usb_serial_configure+0xc4>)
	if (usb_high_speed) {
    2048:	bf0c      	ite	eq
    204a:	2340      	moveq	r3, #64	; 0x40
    204c:	f44f 7300 	movne.w	r3, #512	; 0x200
		tx_packet_size = CDC_TX_SIZE_480;
    2050:	802b      	strh	r3, [r5, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    2052:	8033      	strh	r3, [r6, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
    2054:	f000 fdc6 	bl	2be4 <memset>
	tx_head = 0;
    2058:	4a28      	ldr	r2, [pc, #160]	; (20fc <usb_serial_configure+0xc8>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    205a:	4621      	mov	r1, r4
	tx_available = 0;
    205c:	4b28      	ldr	r3, [pc, #160]	; (2100 <usb_serial_configure+0xcc>)
	tx_head = 0;
    205e:	7014      	strb	r4, [r2, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    2060:	f44f 7280 	mov.w	r2, #256	; 0x100
    2064:	4827      	ldr	r0, [pc, #156]	; (2104 <usb_serial_configure+0xd0>)
	tx_available = 0;
    2066:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    2068:	f000 fdbc 	bl	2be4 <memset>
	memset(rx_count, 0, sizeof(rx_count));
    206c:	4a26      	ldr	r2, [pc, #152]	; (2108 <usb_serial_configure+0xd4>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    206e:	2110      	movs	r1, #16
	memset(rx_index, 0, sizeof(rx_index));
    2070:	4b26      	ldr	r3, [pc, #152]	; (210c <usb_serial_configure+0xd8>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    2072:	2002      	movs	r0, #2
	memset(rx_count, 0, sizeof(rx_count));
    2074:	e9c2 4400 	strd	r4, r4, [r2]
    2078:	e9c2 4402 	strd	r4, r4, [r2, #8]
	rx_head = 0;
    207c:	4a24      	ldr	r2, [pc, #144]	; (2110 <usb_serial_configure+0xdc>)
	memset(rx_index, 0, sizeof(rx_index));
    207e:	e9c3 4400 	strd	r4, r4, [r3]
	rx_head = 0;
    2082:	7014      	strb	r4, [r2, #0]
	rx_available = 0;
    2084:	4a23      	ldr	r2, [pc, #140]	; (2114 <usb_serial_configure+0xe0>)
	memset(rx_index, 0, sizeof(rx_index));
    2086:	e9c3 4402 	strd	r4, r4, [r3, #8]
	rx_tail = 0;
    208a:	4b23      	ldr	r3, [pc, #140]	; (2118 <usb_serial_configure+0xe4>)
    208c:	701c      	strb	r4, [r3, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    208e:	4623      	mov	r3, r4
	rx_available = 0;
    2090:	6014      	str	r4, [r2, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    2092:	4622      	mov	r2, r4
    2094:	f7ff fd74 	bl	1b80 <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    2098:	4622      	mov	r2, r4
    209a:	8831      	ldrh	r1, [r6, #0]
    209c:	2003      	movs	r0, #3
    209e:	4b1f      	ldr	r3, [pc, #124]	; (211c <usb_serial_configure+0xe8>)
    20a0:	f7ff fd3c 	bl	1b1c <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    20a4:	4623      	mov	r3, r4
    20a6:	2201      	movs	r2, #1
    20a8:	8829      	ldrh	r1, [r5, #0]
    20aa:	2004      	movs	r0, #4
    20ac:	f7ff fd68 	bl	1b80 <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    20b0:	4620      	mov	r0, r4
    20b2:	3401      	adds	r4, #1
    20b4:	f7ff fe0e 	bl	1cd4 <rx_queue_transfer>
    20b8:	2c08      	cmp	r4, #8
    20ba:	d1f9      	bne.n	20b0 <usb_serial_configure+0x7c>
	USB1_GPTIMER0CTRL = 0;
    20bc:	4b18      	ldr	r3, [pc, #96]	; (2120 <usb_serial_configure+0xec>)
    20be:	2100      	movs	r1, #0
	USB1_GPTIMER0LD = microseconds - 1;
    20c0:	224a      	movs	r2, #74	; 0x4a
	usb_timer0_callback = callback;
    20c2:	4818      	ldr	r0, [pc, #96]	; (2124 <usb_serial_configure+0xf0>)
    20c4:	4c18      	ldr	r4, [pc, #96]	; (2128 <usb_serial_configure+0xf4>)
    20c6:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    20c8:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    20cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    20d0:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    20d4:	4915      	ldr	r1, [pc, #84]	; (212c <usb_serial_configure+0xf8>)
	USB1_USBINTR |= USB_USBINTR_TIE0;
    20d6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    20da:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    20de:	b121      	cbz	r1, 20ea <usb_serial_configure+0xb6>
    20e0:	4a13      	ldr	r2, [pc, #76]	; (2130 <usb_serial_configure+0xfc>)
    20e2:	7813      	ldrb	r3, [r2, #0]
    20e4:	f043 0301 	orr.w	r3, r3, #1
    20e8:	7013      	strb	r3, [r2, #0]
}
    20ea:	bd70      	pop	{r4, r5, r6, pc}
    20ec:	200016e7 	.word	0x200016e7
    20f0:	20001400 	.word	0x20001400
    20f4:	200016d8 	.word	0x200016d8
    20f8:	200016d4 	.word	0x200016d4
    20fc:	200016e3 	.word	0x200016e3
    2100:	200016d6 	.word	0x200016d6
    2104:	20001300 	.word	0x20001300
    2108:	20001674 	.word	0x20001674
    210c:	20001684 	.word	0x20001684
    2110:	200016df 	.word	0x200016df
    2114:	20001670 	.word	0x20001670
    2118:	200016e0 	.word	0x200016e0
    211c:	00001d35 	.word	0x00001d35
    2120:	402e0000 	.word	0x402e0000
    2124:	200016cc 	.word	0x200016cc
    2128:	00001de9 	.word	0x00001de9
    212c:	00000000 	.word	0x00000000
    2130:	200016e9 	.word	0x200016e9

00002134 <usb_serial_read>:
{
    2134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
    2138:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    213c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	uint32_t tail = rx_tail;
    2140:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 220c <usb_serial_read+0xd8>
{
    2144:	b083      	sub	sp, #12
	NVIC_DISABLE_IRQ(IRQ_USB1);
    2146:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	while (count < size && tail != rx_head) {
    214a:	468b      	mov	fp, r1
	uint32_t tail = rx_tail;
    214c:	f89a 4000 	ldrb.w	r4, [sl]
	while (count < size && tail != rx_head) {
    2150:	2900      	cmp	r1, #0
    2152:	d04f      	beq.n	21f4 <usb_serial_read+0xc0>
    2154:	4680      	mov	r8, r0
    2156:	b2e4      	uxtb	r4, r4
	uint32_t count=0;
    2158:	2700      	movs	r7, #0
		uint32_t avail = rx_count[i] - rx_index[i];
    215a:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 2210 <usb_serial_read+0xdc>
	while (count < size && tail != rx_head) {
    215e:	4b26      	ldr	r3, [pc, #152]	; (21f8 <usb_serial_read+0xc4>)
		uint32_t len = size - count;
    2160:	ebab 0207 	sub.w	r2, fp, r7
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    2164:	4925      	ldr	r1, [pc, #148]	; (21fc <usb_serial_read+0xc8>)
	while (count < size && tail != rx_head) {
    2166:	781b      	ldrb	r3, [r3, #0]
    2168:	42a3      	cmp	r3, r4
		if (++tail > RX_NUM) tail = 0;
    216a:	f104 0401 	add.w	r4, r4, #1
	while (count < size && tail != rx_head) {
    216e:	d03f      	beq.n	21f0 <usb_serial_read+0xbc>
		if (++tail > RX_NUM) tail = 0;
    2170:	2c09      	cmp	r4, #9
		uint32_t i = rx_list[tail];
    2172:	4b23      	ldr	r3, [pc, #140]	; (2200 <usb_serial_read+0xcc>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    2174:	4640      	mov	r0, r8
		if (++tail > RX_NUM) tail = 0;
    2176:	bf28      	it	cs
    2178:	2400      	movcs	r4, #0
		uint32_t i = rx_list[tail];
    217a:	5d1e      	ldrb	r6, [r3, r4]
		uint32_t avail = rx_count[i] - rx_index[i];
    217c:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    2180:	eb0c 2346 	add.w	r3, ip, r6, lsl #9
    2184:	4419      	add	r1, r3
		uint32_t avail = rx_count[i] - rx_index[i];
    2186:	4b1f      	ldr	r3, [pc, #124]	; (2204 <usb_serial_read+0xd0>)
    2188:	f833 5016 	ldrh.w	r5, [r3, r6, lsl #1]
    218c:	eba5 050c 	sub.w	r5, r5, ip
		if (avail > len) {
    2190:	42aa      	cmp	r2, r5
    2192:	d21c      	bcs.n	21ce <usb_serial_read+0x9a>
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    2194:	eb0c 2c46 	add.w	ip, ip, r6, lsl #9
    2198:	4918      	ldr	r1, [pc, #96]	; (21fc <usb_serial_read+0xc8>)
			rx_available -= len;
    219a:	4c1b      	ldr	r4, [pc, #108]	; (2208 <usb_serial_read+0xd4>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    219c:	4461      	add	r1, ip
    219e:	9201      	str	r2, [sp, #4]
    21a0:	f7fe fe4a 	bl	e38 <memcpy>
			rx_available -= len;
    21a4:	6821      	ldr	r1, [r4, #0]
			rx_index[i] += len;
    21a6:	f839 5016 	ldrh.w	r5, [r9, r6, lsl #1]
	return count;
    21aa:	4658      	mov	r0, fp
			rx_index[i] += len;
    21ac:	9a01      	ldr	r2, [sp, #4]
			rx_available -= len;
    21ae:	eba1 010b 	sub.w	r1, r1, fp
			rx_index[i] += len;
    21b2:	442a      	add	r2, r5
			rx_available -= len;
    21b4:	4439      	add	r1, r7
			rx_index[i] += len;
    21b6:	f829 2016 	strh.w	r2, [r9, r6, lsl #1]
			rx_available -= len;
    21ba:	6021      	str	r1, [r4, #0]
	NVIC_ENABLE_IRQ(IRQ_USB1);
    21bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    21c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    21c4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
    21c8:	b003      	add	sp, #12
    21ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    21ce:	462a      	mov	r2, r5
			count += avail;
    21d0:	442f      	add	r7, r5
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    21d2:	f7fe fe31 	bl	e38 <memcpy>
			rx_available -= avail;
    21d6:	490c      	ldr	r1, [pc, #48]	; (2208 <usb_serial_read+0xd4>)
			rx_tail = tail;
    21d8:	b2e3      	uxtb	r3, r4
			rx_queue_transfer(i);
    21da:	4630      	mov	r0, r6
			rx_available -= avail;
    21dc:	680a      	ldr	r2, [r1, #0]
			p += avail;
    21de:	44a8      	add	r8, r5
			rx_available -= avail;
    21e0:	1b52      	subs	r2, r2, r5
    21e2:	600a      	str	r2, [r1, #0]
			rx_tail = tail;
    21e4:	f88a 3000 	strb.w	r3, [sl]
			rx_queue_transfer(i);
    21e8:	f7ff fd74 	bl	1cd4 <rx_queue_transfer>
	while (count < size && tail != rx_head) {
    21ec:	45bb      	cmp	fp, r7
    21ee:	d8b6      	bhi.n	215e <usb_serial_read+0x2a>
	return count;
    21f0:	4638      	mov	r0, r7
    21f2:	e7e3      	b.n	21bc <usb_serial_read+0x88>
	while (count < size && tail != rx_head) {
    21f4:	4608      	mov	r0, r1
    21f6:	e7e1      	b.n	21bc <usb_serial_read+0x88>
    21f8:	200016df 	.word	0x200016df
    21fc:	20200080 	.word	0x20200080
    2200:	20001694 	.word	0x20001694
    2204:	20001674 	.word	0x20001674
    2208:	20001670 	.word	0x20001670
    220c:	200016e0 	.word	0x200016e0
    2210:	20001684 	.word	0x20001684

00002214 <usb_serial_peekchar>:
	if (tail == rx_head) return -1;
    2214:	4b0b      	ldr	r3, [pc, #44]	; (2244 <usb_serial_peekchar+0x30>)
	uint32_t tail = rx_tail;
    2216:	4a0c      	ldr	r2, [pc, #48]	; (2248 <usb_serial_peekchar+0x34>)
    2218:	7812      	ldrb	r2, [r2, #0]
	if (tail == rx_head) return -1;
    221a:	7819      	ldrb	r1, [r3, #0]
	uint32_t tail = rx_tail;
    221c:	b2d3      	uxtb	r3, r2
	if (tail == rx_head) return -1;
    221e:	428a      	cmp	r2, r1
    2220:	d00d      	beq.n	223e <usb_serial_peekchar+0x2a>
	if (++tail > RX_NUM) tail = 0;
    2222:	3301      	adds	r3, #1
	uint32_t i = rx_list[tail];
    2224:	4809      	ldr	r0, [pc, #36]	; (224c <usb_serial_peekchar+0x38>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    2226:	4a0a      	ldr	r2, [pc, #40]	; (2250 <usb_serial_peekchar+0x3c>)
	if (++tail > RX_NUM) tail = 0;
    2228:	2b09      	cmp	r3, #9
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    222a:	490a      	ldr	r1, [pc, #40]	; (2254 <usb_serial_peekchar+0x40>)
	if (++tail > RX_NUM) tail = 0;
    222c:	bf28      	it	cs
    222e:	2300      	movcs	r3, #0
	uint32_t i = rx_list[tail];
    2230:	5cc3      	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    2232:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
    2236:	eb02 2343 	add.w	r3, r2, r3, lsl #9
    223a:	5c58      	ldrb	r0, [r3, r1]
    223c:	4770      	bx	lr
	if (tail == rx_head) return -1;
    223e:	f04f 30ff 	mov.w	r0, #4294967295
}
    2242:	4770      	bx	lr
    2244:	200016df 	.word	0x200016df
    2248:	200016e0 	.word	0x200016e0
    224c:	20001694 	.word	0x20001694
    2250:	20200080 	.word	0x20200080
    2254:	20001684 	.word	0x20001684

00002258 <usb_serial_available>:
	uint32_t n = rx_available;
    2258:	4b04      	ldr	r3, [pc, #16]	; (226c <usb_serial_available+0x14>)
{
    225a:	b510      	push	{r4, lr}
	uint32_t n = rx_available;
    225c:	681c      	ldr	r4, [r3, #0]
	if (n == 0) yield();
    225e:	b10c      	cbz	r4, 2264 <usb_serial_available+0xc>
}
    2260:	4620      	mov	r0, r4
    2262:	bd10      	pop	{r4, pc}
	if (n == 0) yield();
    2264:	f000 f8e0 	bl	2428 <yield>
}
    2268:	4620      	mov	r0, r4
    226a:	bd10      	pop	{r4, pc}
    226c:	20001670 	.word	0x20001670

00002270 <usb_serial_flush_input>:
{
    2270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    2274:	4e14      	ldr	r6, [pc, #80]	; (22c8 <usb_serial_flush_input+0x58>)
	while (tail != rx_head) {
    2276:	4d15      	ldr	r5, [pc, #84]	; (22cc <usb_serial_flush_input+0x5c>)
	uint32_t tail = rx_tail;
    2278:	7833      	ldrb	r3, [r6, #0]
	while (tail != rx_head) {
    227a:	782a      	ldrb	r2, [r5, #0]
    227c:	4293      	cmp	r3, r2
    227e:	d021      	beq.n	22c4 <usb_serial_flush_input+0x54>
    2280:	b2dc      	uxtb	r4, r3
    2282:	f8df 9050 	ldr.w	r9, [pc, #80]	; 22d4 <usb_serial_flush_input+0x64>
    2286:	f8df b050 	ldr.w	fp, [pc, #80]	; 22d8 <usb_serial_flush_input+0x68>
    228a:	f8df 8050 	ldr.w	r8, [pc, #80]	; 22dc <usb_serial_flush_input+0x6c>
    228e:	4f10      	ldr	r7, [pc, #64]	; (22d0 <usb_serial_flush_input+0x60>)
		if (++tail > RX_NUM) tail = 0;
    2290:	3401      	adds	r4, #1
    2292:	2c08      	cmp	r4, #8
		rx_tail = tail;
    2294:	fa5f fa84 	uxtb.w	sl, r4
		if (++tail > RX_NUM) tail = 0;
    2298:	d901      	bls.n	229e <usb_serial_flush_input+0x2e>
    229a:	2400      	movs	r4, #0
    229c:	46a2      	mov	sl, r4
		uint32_t i = rx_list[tail];
    229e:	f819 0004 	ldrb.w	r0, [r9, r4]
		rx_available -= rx_count[i] - rx_index[i];
    22a2:	f8db 3000 	ldr.w	r3, [fp]
    22a6:	f838 2010 	ldrh.w	r2, [r8, r0, lsl #1]
    22aa:	f837 1010 	ldrh.w	r1, [r7, r0, lsl #1]
    22ae:	1a52      	subs	r2, r2, r1
    22b0:	1a9b      	subs	r3, r3, r2
    22b2:	f8cb 3000 	str.w	r3, [fp]
		rx_queue_transfer(i);
    22b6:	f7ff fd0d 	bl	1cd4 <rx_queue_transfer>
		rx_tail = tail;
    22ba:	f886 a000 	strb.w	sl, [r6]
	while (tail != rx_head) {
    22be:	782b      	ldrb	r3, [r5, #0]
    22c0:	42a3      	cmp	r3, r4
    22c2:	d1e5      	bne.n	2290 <usb_serial_flush_input+0x20>
}
    22c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    22c8:	200016e0 	.word	0x200016e0
    22cc:	200016df 	.word	0x200016df
    22d0:	20001684 	.word	0x20001684
    22d4:	20001694 	.word	0x20001694
    22d8:	20001670 	.word	0x20001670
    22dc:	20001674 	.word	0x20001674

000022e0 <usb_serial_getchar>:
{
    22e0:	b500      	push	{lr}
    22e2:	b083      	sub	sp, #12
	if (usb_serial_read(&c, 1)) return c;
    22e4:	2101      	movs	r1, #1
    22e6:	f10d 0007 	add.w	r0, sp, #7
    22ea:	f7ff ff23 	bl	2134 <usb_serial_read>
    22ee:	b120      	cbz	r0, 22fa <usb_serial_getchar+0x1a>
    22f0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    22f4:	b003      	add	sp, #12
    22f6:	f85d fb04 	ldr.w	pc, [sp], #4
	return -1;
    22fa:	f04f 30ff 	mov.w	r0, #4294967295
    22fe:	e7f9      	b.n	22f4 <usb_serial_getchar+0x14>

00002300 <usb_serial_putchar>:
	if (!usb_configuration) return 0;
    2300:	4b09      	ldr	r3, [pc, #36]	; (2328 <usb_serial_putchar+0x28>)
{
    2302:	b500      	push	{lr}
    2304:	b083      	sub	sp, #12
	if (!usb_configuration) return 0;
    2306:	781b      	ldrb	r3, [r3, #0]
{
    2308:	f88d 0007 	strb.w	r0, [sp, #7]
	if (!usb_configuration) return 0;
    230c:	b13b      	cbz	r3, 231e <usb_serial_putchar+0x1e>
    230e:	2101      	movs	r1, #1
    2310:	f10d 0007 	add.w	r0, sp, #7
    2314:	f7ff fdb0 	bl	1e78 <usb_serial_write.part.0>
}
    2318:	b003      	add	sp, #12
    231a:	f85d fb04 	ldr.w	pc, [sp], #4
    231e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    2322:	b003      	add	sp, #12
    2324:	f85d fb04 	ldr.w	pc, [sp], #4
    2328:	200016e6 	.word	0x200016e6

0000232c <usb_serial_write>:
	if (!usb_configuration) return 0;
    232c:	4b04      	ldr	r3, [pc, #16]	; (2340 <usb_serial_write+0x14>)
    232e:	781b      	ldrb	r3, [r3, #0]
    2330:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2334:	b10b      	cbz	r3, 233a <usb_serial_write+0xe>
    2336:	f7ff bd9f 	b.w	1e78 <usb_serial_write.part.0>
}
    233a:	4610      	mov	r0, r2
    233c:	4770      	bx	lr
    233e:	bf00      	nop
    2340:	200016e6 	.word	0x200016e6

00002344 <usb_serial_write_buffer_free>:
{
    2344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (uint32_t i=0; i < TX_NUM; i++) {
    2348:	2400      	movs	r4, #0
	tx_noautoflush = 1;
    234a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 2390 <usb_serial_write_buffer_free+0x4c>
    234e:	2301      	movs	r3, #1
    2350:	4d0d      	ldr	r5, [pc, #52]	; (2388 <usb_serial_write_buffer_free+0x44>)
	uint32_t sum = 0;
    2352:	4627      	mov	r7, r4
    2354:	4e0d      	ldr	r6, [pc, #52]	; (238c <usb_serial_write_buffer_free+0x48>)
	tx_noautoflush = 1;
    2356:	f888 3000 	strb.w	r3, [r8]
		if (i == tx_head) continue;
    235a:	7833      	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    235c:	4628      	mov	r0, r5
	for (uint32_t i=0; i < TX_NUM; i++) {
    235e:	3520      	adds	r5, #32
		if (i == tx_head) continue;
    2360:	42a3      	cmp	r3, r4
	for (uint32_t i=0; i < TX_NUM; i++) {
    2362:	f104 0401 	add.w	r4, r4, #1
		if (i == tx_head) continue;
    2366:	d005      	beq.n	2374 <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    2368:	f7ff fc76 	bl	1c58 <usb_transfer_status>
    236c:	0603      	lsls	r3, r0, #24
    236e:	bf58      	it	pl
    2370:	f507 6700 	addpl.w	r7, r7, #2048	; 0x800
	for (uint32_t i=0; i < TX_NUM; i++) {
    2374:	2c04      	cmp	r4, #4
    2376:	d1f0      	bne.n	235a <usb_serial_write_buffer_free+0x16>
	asm("dsb" ::: "memory");
    2378:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    237c:	2300      	movs	r3, #0
}
    237e:	4638      	mov	r0, r7
	tx_noautoflush = 0;
    2380:	f888 3000 	strb.w	r3, [r8]
}
    2384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2388:	20001400 	.word	0x20001400
    238c:	200016e3 	.word	0x200016e3
    2390:	200016e4 	.word	0x200016e4

00002394 <usb_serial_flush_output>:
{
    2394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!usb_configuration) return;
    2398:	4b1d      	ldr	r3, [pc, #116]	; (2410 <usb_serial_flush_output+0x7c>)
    239a:	781b      	ldrb	r3, [r3, #0]
    239c:	b113      	cbz	r3, 23a4 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    239e:	4d1d      	ldr	r5, [pc, #116]	; (2414 <usb_serial_flush_output+0x80>)
    23a0:	882a      	ldrh	r2, [r5, #0]
    23a2:	b90a      	cbnz	r2, 23a8 <usb_serial_flush_output+0x14>
}
    23a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	transfer_t *xfer = tx_transfer + tx_head;
    23a8:	4e1b      	ldr	r6, [pc, #108]	; (2418 <usb_serial_flush_output+0x84>)
	uint32_t txnum = TX_SIZE - tx_available;
    23aa:	f5c2 6900 	rsb	r9, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    23ae:	491b      	ldr	r1, [pc, #108]	; (241c <usb_serial_flush_output+0x88>)
    23b0:	7833      	ldrb	r3, [r6, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    23b2:	464a      	mov	r2, r9
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    23b4:	4c1a      	ldr	r4, [pc, #104]	; (2420 <usb_serial_flush_output+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    23b6:	eb01 1843 	add.w	r8, r1, r3, lsl #5
	tx_noautoflush = 1;
    23ba:	4f1a      	ldr	r7, [pc, #104]	; (2424 <usb_serial_flush_output+0x90>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    23bc:	eb04 24c3 	add.w	r4, r4, r3, lsl #11
	tx_noautoflush = 1;
    23c0:	2301      	movs	r3, #1
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    23c2:	4640      	mov	r0, r8
	tx_noautoflush = 1;
    23c4:	703b      	strb	r3, [r7, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    23c6:	4621      	mov	r1, r4
    23c8:	2300      	movs	r3, #0
    23ca:	f7ff fc0b 	bl	1be4 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    23ce:	eb04 0209 	add.w	r2, r4, r9
	asm("dsb");
    23d2:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    23d6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    23da:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    23de:	3420      	adds	r4, #32
	} while (location < end_addr);
    23e0:	42a2      	cmp	r2, r4
    23e2:	d8fa      	bhi.n	23da <usb_serial_flush_output+0x46>
	asm("dsb");
    23e4:	f3bf 8f4f 	dsb	sy
	asm("isb");
    23e8:	f3bf 8f6f 	isb	sy
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    23ec:	2004      	movs	r0, #4
    23ee:	4641      	mov	r1, r8
    23f0:	f7ff fc10 	bl	1c14 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    23f4:	7833      	ldrb	r3, [r6, #0]
    23f6:	3301      	adds	r3, #1
    23f8:	b2db      	uxtb	r3, r3
    23fa:	2b03      	cmp	r3, #3
    23fc:	bf88      	it	hi
    23fe:	2300      	movhi	r3, #0
    2400:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    2402:	2300      	movs	r3, #0
    2404:	802b      	strh	r3, [r5, #0]
	asm("dsb" ::: "memory");
    2406:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    240a:	703b      	strb	r3, [r7, #0]
}
    240c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2410:	200016e6 	.word	0x200016e6
    2414:	200016d6 	.word	0x200016d6
    2418:	200016e3 	.word	0x200016e3
    241c:	20001400 	.word	0x20001400
    2420:	20201080 	.word	0x20201080
    2424:	200016e4 	.word	0x200016e4

00002428 <yield>:
uint8_t yield_active_check_flags = 0;


void yield(void) __attribute__ ((weak));
void yield(void)
{
    2428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const uint8_t check_flags = yield_active_check_flags;
    242c:	4b2d      	ldr	r3, [pc, #180]	; (24e4 <yield+0xbc>)
    242e:	781e      	ldrb	r6, [r3, #0]
	if (!check_flags) return;	// nothing to do
    2430:	b166      	cbz	r6, 244c <yield+0x24>

	// TODO: do nothing if called from interrupt

	static uint8_t running=0;
	if (running) return; // TODO: does this need to be atomic?
    2432:	4f2d      	ldr	r7, [pc, #180]	; (24e8 <yield+0xc0>)
    2434:	783b      	ldrb	r3, [r7, #0]
    2436:	b94b      	cbnz	r3, 244c <yield+0x24>
	running = 1;
    2438:	2301      	movs	r3, #1

	// USB Serial - Add hack to minimize impact...
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    243a:	07f1      	lsls	r1, r6, #31
	running = 1;
    243c:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    243e:	d443      	bmi.n	24c8 <yield+0xa0>
		if (SerialUSB2.available()) serialEventUSB2();
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (check_flags & YIELD_CHECK_HARDWARE_SERIAL) {
    2440:	07b2      	lsls	r2, r6, #30
    2442:	d426      	bmi.n	2492 <yield+0x6a>
		HardwareSerialIMXRT::processSerialEventsList();
	}

	running = 0;
    2444:	2300      	movs	r3, #0
    2446:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_EVENT_RESPONDER) {
    2448:	0773      	lsls	r3, r6, #29
    244a:	d401      	bmi.n	2450 <yield+0x28>
		EventResponder::runFromYield();
	}
};
    244c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	// Wait for event(s) to occur.  These are most likely to be useful when
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);
	static void runFromYield() {
		if (!firstYield) return;  
    2450:	4b26      	ldr	r3, [pc, #152]	; (24ec <yield+0xc4>)
    2452:	681a      	ldr	r2, [r3, #0]
    2454:	2a00      	cmp	r2, #0
    2456:	d0f9      	beq.n	244c <yield+0x24>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    2458:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    245c:	2a00      	cmp	r2, #0
    245e:	d1f5      	bne.n	244c <yield+0x24>
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    2460:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
    2464:	b672      	cpsid	i
		EventResponder *first = firstYield;
    2466:	6818      	ldr	r0, [r3, #0]
		if (first == nullptr) {
    2468:	2800      	cmp	r0, #0
    246a:	d034      	beq.n	24d6 <yield+0xae>
		if (runningFromYield) {
    246c:	4c20      	ldr	r4, [pc, #128]	; (24f0 <yield+0xc8>)
    246e:	7821      	ldrb	r1, [r4, #0]
    2470:	2900      	cmp	r1, #0
    2472:	d130      	bne.n	24d6 <yield+0xae>
		runningFromYield = true;
    2474:	2201      	movs	r2, #1
    2476:	7022      	strb	r2, [r4, #0]
		firstYield = first->_next;
    2478:	6942      	ldr	r2, [r0, #20]
    247a:	601a      	str	r2, [r3, #0]
		if (firstYield) {
    247c:	2a00      	cmp	r2, #0
    247e:	d02e      	beq.n	24de <yield+0xb6>
			firstYield->_prev = nullptr;
    2480:	6191      	str	r1, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    2482:	b905      	cbnz	r5, 2486 <yield+0x5e>
    2484:	b662      	cpsie	i
		first->_triggered = false;
    2486:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    2488:	6883      	ldr	r3, [r0, #8]
		first->_triggered = false;
    248a:	7745      	strb	r5, [r0, #29]
		(*(first->_function))(*first);
    248c:	4798      	blx	r3
		runningFromYield = false;
    248e:	7025      	strb	r5, [r4, #0]
    2490:	e7dc      	b.n	244c <yield+0x24>
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    2492:	f8df 8064 	ldr.w	r8, [pc, #100]	; 24f8 <yield+0xd0>
    2496:	f898 3000 	ldrb.w	r3, [r8]
    249a:	2b00      	cmp	r3, #0
    249c:	d0d2      	beq.n	2444 <yield+0x1c>
    249e:	2500      	movs	r5, #0
    24a0:	f8df 9058 	ldr.w	r9, [pc, #88]	; 24fc <yield+0xd4>
    24a4:	462b      	mov	r3, r5
			s_serials_with_serial_events[i]->doYieldCode();
    24a6:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    24aa:	3501      	adds	r5, #1
	static HardwareSerialIMXRT 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
    24ac:	6823      	ldr	r3, [r4, #0]
    24ae:	4620      	mov	r0, r4
    24b0:	691b      	ldr	r3, [r3, #16]
    24b2:	4798      	blx	r3
    24b4:	b110      	cbz	r0, 24bc <yield+0x94>
    24b6:	6963      	ldr	r3, [r4, #20]
    24b8:	689b      	ldr	r3, [r3, #8]
    24ba:	4798      	blx	r3
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    24bc:	f898 2000 	ldrb.w	r2, [r8]
    24c0:	b2eb      	uxtb	r3, r5
    24c2:	429a      	cmp	r2, r3
    24c4:	d8ef      	bhi.n	24a6 <yield+0x7e>
    24c6:	e7bd      	b.n	2444 <yield+0x1c>
        virtual int available() { return usb_serial_available(); }
    24c8:	f7ff fec6 	bl	2258 <usb_serial_available>
		if (Serial.available()) serialEvent();
    24cc:	2800      	cmp	r0, #0
    24ce:	d0b7      	beq.n	2440 <yield+0x18>
    24d0:	f3af 8000 	nop.w
    24d4:	e7b4      	b.n	2440 <yield+0x18>
		if (doit) __enable_irq();
    24d6:	2d00      	cmp	r5, #0
    24d8:	d1b8      	bne.n	244c <yield+0x24>
    24da:	b662      	cpsie	i
    24dc:	e7b6      	b.n	244c <yield+0x24>
			lastYield = nullptr;
    24de:	4b05      	ldr	r3, [pc, #20]	; (24f4 <yield+0xcc>)
    24e0:	601a      	str	r2, [r3, #0]
    24e2:	e7ce      	b.n	2482 <yield+0x5a>
    24e4:	200016e9 	.word	0x200016e9
    24e8:	200016dc 	.word	0x200016dc
    24ec:	20001488 	.word	0x20001488
    24f0:	200016da 	.word	0x200016da
    24f4:	20001494 	.word	0x20001494
    24f8:	200016db 	.word	0x200016db
    24fc:	20001498 	.word	0x20001498

00002500 <EventResponder::runFromInterrupt()>:
{
    2500:	b570      	push	{r4, r5, r6, lr}
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    2502:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    2506:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
    2508:	4c0c      	ldr	r4, [pc, #48]	; (253c <EventResponder::runFromInterrupt()+0x3c>)
    250a:	6820      	ldr	r0, [r4, #0]
		if (first) {
    250c:	b180      	cbz	r0, 2530 <EventResponder::runFromInterrupt()+0x30>
				lastInterrupt = nullptr;
    250e:	4e0c      	ldr	r6, [pc, #48]	; (2540 <EventResponder::runFromInterrupt()+0x40>)
				firstInterrupt->_prev = nullptr;
    2510:	2500      	movs	r5, #0
			firstInterrupt = first->_next;
    2512:	6943      	ldr	r3, [r0, #20]
    2514:	6023      	str	r3, [r4, #0]
			if (firstInterrupt) {
    2516:	b173      	cbz	r3, 2536 <EventResponder::runFromInterrupt()+0x36>
				firstInterrupt->_prev = nullptr;
    2518:	619d      	str	r5, [r3, #24]
		if (doit) __enable_irq();
    251a:	b902      	cbnz	r2, 251e <EventResponder::runFromInterrupt()+0x1e>
    251c:	b662      	cpsie	i
			(*(first->_function))(*first);
    251e:	6883      	ldr	r3, [r0, #8]
			first->_triggered = false;
    2520:	7745      	strb	r5, [r0, #29]
			(*(first->_function))(*first);
    2522:	4798      	blx	r3
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    2524:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    2528:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
    252a:	6820      	ldr	r0, [r4, #0]
		if (first) {
    252c:	2800      	cmp	r0, #0
    252e:	d1f0      	bne.n	2512 <EventResponder::runFromInterrupt()+0x12>
		if (doit) __enable_irq();
    2530:	b902      	cbnz	r2, 2534 <EventResponder::runFromInterrupt()+0x34>
    2532:	b662      	cpsie	i
}
    2534:	bd70      	pop	{r4, r5, r6, pc}
				lastInterrupt = nullptr;
    2536:	6033      	str	r3, [r6, #0]
    2538:	e7ef      	b.n	251a <EventResponder::runFromInterrupt()+0x1a>
    253a:	bf00      	nop
    253c:	20001490 	.word	0x20001490
    2540:	2000148c 	.word	0x2000148c

00002544 <pendablesrvreq_isr>:
	EventResponder::runFromInterrupt();
    2544:	f7ff bfdc 	b.w	2500 <EventResponder::runFromInterrupt()>

00002548 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    2548:	4904      	ldr	r1, [pc, #16]	; (255c <systick_isr+0x14>)
	systick_millis_count++;
    254a:	4a05      	ldr	r2, [pc, #20]	; (2560 <systick_isr+0x18>)
	systick_cycle_count = ARM_DWT_CYCCNT;
    254c:	6849      	ldr	r1, [r1, #4]
    254e:	4b05      	ldr	r3, [pc, #20]	; (2564 <systick_isr+0x1c>)
    2550:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
    2552:	6813      	ldr	r3, [r2, #0]
    2554:	3301      	adds	r3, #1
    2556:	6013      	str	r3, [r2, #0]
}
    2558:	4770      	bx	lr
    255a:	bf00      	nop
    255c:	e0001000 	.word	0xe0001000
    2560:	200016b8 	.word	0x200016b8
    2564:	200016b4 	.word	0x200016b4

00002568 <rtc_get>:
	uint32_t hi1 = SNVS_HPRTCMR;
    2568:	4a07      	ldr	r2, [pc, #28]	; (2588 <rtc_get+0x20>)
    256a:	6a50      	ldr	r0, [r2, #36]	; 0x24
	uint32_t lo1 = SNVS_HPRTCLR;
    256c:	6a93      	ldr	r3, [r2, #40]	; 0x28
		uint32_t hi2 = SNVS_HPRTCMR;
    256e:	4619      	mov	r1, r3
    2570:	4684      	mov	ip, r0
    2572:	6a50      	ldr	r0, [r2, #36]	; 0x24
		uint32_t lo2 = SNVS_HPRTCLR;
    2574:	6a93      	ldr	r3, [r2, #40]	; 0x28
		if (lo1 == lo2 && hi1 == hi2) {
    2576:	4299      	cmp	r1, r3
    2578:	d1f9      	bne.n	256e <rtc_get+0x6>
    257a:	4584      	cmp	ip, r0
    257c:	d1f7      	bne.n	256e <rtc_get+0x6>
			return (hi2 << 17) | (lo2 >> 15);
    257e:	0bdb      	lsrs	r3, r3, #15
}
    2580:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
    2584:	4770      	bx	lr
    2586:	bf00      	nop
    2588:	400d4000 	.word	0x400d4000

0000258c <sm_align_pool>:
{
    258c:	b508      	push	{r3, lr}
	x = spool->pool_size % HEADER_SZ;
    258e:	e9d0 3200 	ldrd	r3, r2, [r0]
	if (!spool->pool || !spool->pool_size) return 0;
    2592:	b15b      	cbz	r3, 25ac <sm_align_pool+0x20>
    2594:	b1ba      	cbz	r2, 25c6 <sm_align_pool+0x3a>
	if (spool->pool_size % HEADER_SZ) return 0;
    2596:	4b0f      	ldr	r3, [pc, #60]	; (25d4 <sm_align_pool+0x48>)
    2598:	fba3 1302 	umull	r1, r3, r3, r2
    259c:	08db      	lsrs	r3, r3, #3
    259e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    25a2:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    25a6:	d10a      	bne.n	25be <sm_align_pool+0x32>
	if (smalloc_verify_pool(spool)) return 1;
    25a8:	2001      	movs	r0, #1
}
    25aa:	bd08      	pop	{r3, pc}
	x = spool->pool_size % HEADER_SZ;
    25ac:	4b09      	ldr	r3, [pc, #36]	; (25d4 <sm_align_pool+0x48>)
    25ae:	fba3 1302 	umull	r1, r3, r3, r2
    25b2:	08db      	lsrs	r3, r3, #3
    25b4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	if (x) spool->pool_size -= x;
    25b8:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    25bc:	d001      	beq.n	25c2 <sm_align_pool+0x36>
    25be:	1ad2      	subs	r2, r2, r3
    25c0:	6042      	str	r2, [r0, #4]
	if (spool->pool_size <= MIN_POOL_SZ) {
    25c2:	2af0      	cmp	r2, #240	; 0xf0
    25c4:	d8f0      	bhi.n	25a8 <sm_align_pool+0x1c>
		errno = ENOSPC;
    25c6:	f000 fb71 	bl	2cac <__errno>
    25ca:	221c      	movs	r2, #28
    25cc:	4603      	mov	r3, r0
    25ce:	2000      	movs	r0, #0
    25d0:	601a      	str	r2, [r3, #0]
}
    25d2:	bd08      	pop	{r3, pc}
    25d4:	aaaaaaab 	.word	0xaaaaaaab

000025d8 <sm_set_pool>:
{
    25d8:	b570      	push	{r4, r5, r6, lr}
	if (!spool) {
    25da:	4604      	mov	r4, r0
    25dc:	b338      	cbz	r0, 262e <sm_set_pool+0x56>
	if (!new_pool || !new_pool_size) {
    25de:	b119      	cbz	r1, 25e8 <sm_set_pool+0x10>
    25e0:	fab2 f682 	clz	r6, r2
    25e4:	0976      	lsrs	r6, r6, #5
    25e6:	b9a2      	cbnz	r2, 2612 <sm_set_pool+0x3a>
	if (!spool->pool || !spool->pool_size) return 0;
    25e8:	6820      	ldr	r0, [r4, #0]
    25ea:	b300      	cbz	r0, 262e <sm_set_pool+0x56>
    25ec:	6862      	ldr	r2, [r4, #4]
    25ee:	b1f2      	cbz	r2, 262e <sm_set_pool+0x56>
	if (spool->pool_size % HEADER_SZ) return 0;
    25f0:	4b18      	ldr	r3, [pc, #96]	; (2654 <sm_set_pool+0x7c>)
    25f2:	4919      	ldr	r1, [pc, #100]	; (2658 <sm_set_pool+0x80>)
    25f4:	fb02 f303 	mul.w	r3, r2, r3
    25f8:	ebb1 0fb3 	cmp.w	r1, r3, ror #2
    25fc:	d317      	bcc.n	262e <sm_set_pool+0x56>
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    25fe:	68a3      	ldr	r3, [r4, #8]
    2600:	b9e3      	cbnz	r3, 263c <sm_set_pool+0x64>
			memset(spool, 0, sizeof(struct smalloc_pool));
    2602:	2200      	movs	r2, #0
			return 1;
    2604:	2301      	movs	r3, #1
			memset(spool, 0, sizeof(struct smalloc_pool));
    2606:	6022      	str	r2, [r4, #0]
    2608:	6062      	str	r2, [r4, #4]
    260a:	60a2      	str	r2, [r4, #8]
    260c:	60e2      	str	r2, [r4, #12]
		spool->do_zero = do_zero;
		memset(spool->pool, 0, spool->pool_size);
	}

	return 1;
}
    260e:	4618      	mov	r0, r3
    2610:	bd70      	pop	{r4, r5, r6, pc}
	spool->pool = new_pool;
    2612:	461d      	mov	r5, r3
	spool->oomfn = oom_handler;
    2614:	9b04      	ldr	r3, [sp, #16]
	spool->pool_size = new_pool_size;
    2616:	e9c0 1200 	strd	r1, r2, [r0]
	spool->oomfn = oom_handler;
    261a:	60c3      	str	r3, [r0, #12]
	if (!sm_align_pool(spool)) return 0;
    261c:	f7ff ffb6 	bl	258c <sm_align_pool>
    2620:	4603      	mov	r3, r0
    2622:	2800      	cmp	r0, #0
    2624:	d0f3      	beq.n	260e <sm_set_pool+0x36>
	if (do_zero) {
    2626:	b96d      	cbnz	r5, 2644 <sm_set_pool+0x6c>
	return 1;
    2628:	2301      	movs	r3, #1
}
    262a:	4618      	mov	r0, r3
    262c:	bd70      	pop	{r4, r5, r6, pc}
		errno = EINVAL;
    262e:	f000 fb3d 	bl	2cac <__errno>
    2632:	2216      	movs	r2, #22
		return 0;
    2634:	2300      	movs	r3, #0
		errno = EINVAL;
    2636:	6002      	str	r2, [r0, #0]
}
    2638:	4618      	mov	r0, r3
    263a:	bd70      	pop	{r4, r5, r6, pc}
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    263c:	2100      	movs	r1, #0
    263e:	f000 fad1 	bl	2be4 <memset>
    2642:	e7de      	b.n	2602 <sm_set_pool+0x2a>
		memset(spool->pool, 0, spool->pool_size);
    2644:	6862      	ldr	r2, [r4, #4]
    2646:	4631      	mov	r1, r6
    2648:	6820      	ldr	r0, [r4, #0]
		spool->do_zero = do_zero;
    264a:	60a5      	str	r5, [r4, #8]
		memset(spool->pool, 0, spool->pool_size);
    264c:	f000 faca 	bl	2be4 <memset>
	return 1;
    2650:	2301      	movs	r3, #1
    2652:	e7dc      	b.n	260e <sm_set_pool+0x36>
    2654:	aaaaaaab 	.word	0xaaaaaaab
    2658:	15555555 	.word	0x15555555

0000265c <malloc>:
    265c:	4b02      	ldr	r3, [pc, #8]	; (2668 <malloc+0xc>)
    265e:	4601      	mov	r1, r0
    2660:	6818      	ldr	r0, [r3, #0]
    2662:	f000 b803 	b.w	266c <_malloc_r>
    2666:	bf00      	nop
    2668:	20000cf4 	.word	0x20000cf4

0000266c <_malloc_r>:
    266c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2670:	f101 060b 	add.w	r6, r1, #11
    2674:	2e16      	cmp	r6, #22
    2676:	b083      	sub	sp, #12
    2678:	4604      	mov	r4, r0
    267a:	d824      	bhi.n	26c6 <_malloc_r+0x5a>
    267c:	2910      	cmp	r1, #16
    267e:	f200 80ba 	bhi.w	27f6 <_malloc_r+0x18a>
    2682:	f000 faa3 	bl	2bcc <__malloc_lock>
    2686:	2610      	movs	r6, #16
    2688:	2218      	movs	r2, #24
    268a:	2002      	movs	r0, #2
    268c:	4fb5      	ldr	r7, [pc, #724]	; (2964 <_malloc_r+0x2f8>)
    268e:	443a      	add	r2, r7
    2690:	f1a2 0108 	sub.w	r1, r2, #8
    2694:	6853      	ldr	r3, [r2, #4]
    2696:	428b      	cmp	r3, r1
    2698:	f000 80ba 	beq.w	2810 <_malloc_r+0x1a4>
    269c:	685a      	ldr	r2, [r3, #4]
    269e:	68d9      	ldr	r1, [r3, #12]
    26a0:	f022 0203 	bic.w	r2, r2, #3
    26a4:	441a      	add	r2, r3
    26a6:	689d      	ldr	r5, [r3, #8]
    26a8:	60e9      	str	r1, [r5, #12]
    26aa:	608d      	str	r5, [r1, #8]
    26ac:	6851      	ldr	r1, [r2, #4]
    26ae:	f041 0101 	orr.w	r1, r1, #1
    26b2:	4620      	mov	r0, r4
    26b4:	6051      	str	r1, [r2, #4]
    26b6:	f103 0508 	add.w	r5, r3, #8
    26ba:	f000 fa8d 	bl	2bd8 <__malloc_unlock>
    26be:	4628      	mov	r0, r5
    26c0:	b003      	add	sp, #12
    26c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26c6:	f036 0607 	bics.w	r6, r6, #7
    26ca:	f100 8094 	bmi.w	27f6 <_malloc_r+0x18a>
    26ce:	42b1      	cmp	r1, r6
    26d0:	f200 8091 	bhi.w	27f6 <_malloc_r+0x18a>
    26d4:	f000 fa7a 	bl	2bcc <__malloc_lock>
    26d8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
    26dc:	f0c0 819a 	bcc.w	2a14 <_malloc_r+0x3a8>
    26e0:	0a73      	lsrs	r3, r6, #9
    26e2:	f000 808f 	beq.w	2804 <_malloc_r+0x198>
    26e6:	2b04      	cmp	r3, #4
    26e8:	f200 816f 	bhi.w	29ca <_malloc_r+0x35e>
    26ec:	09b3      	lsrs	r3, r6, #6
    26ee:	f103 0039 	add.w	r0, r3, #57	; 0x39
    26f2:	f103 0c38 	add.w	ip, r3, #56	; 0x38
    26f6:	00c3      	lsls	r3, r0, #3
    26f8:	4f9a      	ldr	r7, [pc, #616]	; (2964 <_malloc_r+0x2f8>)
    26fa:	443b      	add	r3, r7
    26fc:	f1a3 0508 	sub.w	r5, r3, #8
    2700:	685b      	ldr	r3, [r3, #4]
    2702:	429d      	cmp	r5, r3
    2704:	d106      	bne.n	2714 <_malloc_r+0xa8>
    2706:	e00c      	b.n	2722 <_malloc_r+0xb6>
    2708:	2900      	cmp	r1, #0
    270a:	f280 8127 	bge.w	295c <_malloc_r+0x2f0>
    270e:	68db      	ldr	r3, [r3, #12]
    2710:	429d      	cmp	r5, r3
    2712:	d006      	beq.n	2722 <_malloc_r+0xb6>
    2714:	685a      	ldr	r2, [r3, #4]
    2716:	f022 0203 	bic.w	r2, r2, #3
    271a:	1b91      	subs	r1, r2, r6
    271c:	290f      	cmp	r1, #15
    271e:	ddf3      	ble.n	2708 <_malloc_r+0x9c>
    2720:	4660      	mov	r0, ip
    2722:	693d      	ldr	r5, [r7, #16]
    2724:	f8df c250 	ldr.w	ip, [pc, #592]	; 2978 <_malloc_r+0x30c>
    2728:	4565      	cmp	r5, ip
    272a:	d07c      	beq.n	2826 <_malloc_r+0x1ba>
    272c:	686a      	ldr	r2, [r5, #4]
    272e:	f022 0203 	bic.w	r2, r2, #3
    2732:	1b93      	subs	r3, r2, r6
    2734:	2b0f      	cmp	r3, #15
    2736:	f300 817b 	bgt.w	2a30 <_malloc_r+0x3c4>
    273a:	2b00      	cmp	r3, #0
    273c:	e9c7 cc04 	strd	ip, ip, [r7, #16]
    2740:	f280 816c 	bge.w	2a1c <_malloc_r+0x3b0>
    2744:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    2748:	f080 811a 	bcs.w	2980 <_malloc_r+0x314>
    274c:	08d3      	lsrs	r3, r2, #3
    274e:	6879      	ldr	r1, [r7, #4]
    2750:	3301      	adds	r3, #1
    2752:	ea4f 1e52 	mov.w	lr, r2, lsr #5
    2756:	2201      	movs	r2, #1
    2758:	fa02 f20e 	lsl.w	r2, r2, lr
    275c:	430a      	orrs	r2, r1
    275e:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
    2762:	f8c5 e008 	str.w	lr, [r5, #8]
    2766:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
    276a:	3908      	subs	r1, #8
    276c:	60e9      	str	r1, [r5, #12]
    276e:	607a      	str	r2, [r7, #4]
    2770:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
    2774:	f8ce 500c 	str.w	r5, [lr, #12]
    2778:	1083      	asrs	r3, r0, #2
    277a:	2101      	movs	r1, #1
    277c:	4099      	lsls	r1, r3
    277e:	4291      	cmp	r1, r2
    2780:	d857      	bhi.n	2832 <_malloc_r+0x1c6>
    2782:	4211      	tst	r1, r2
    2784:	d106      	bne.n	2794 <_malloc_r+0x128>
    2786:	f020 0003 	bic.w	r0, r0, #3
    278a:	0049      	lsls	r1, r1, #1
    278c:	4211      	tst	r1, r2
    278e:	f100 0004 	add.w	r0, r0, #4
    2792:	d0fa      	beq.n	278a <_malloc_r+0x11e>
    2794:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    2798:	464d      	mov	r5, r9
    279a:	4686      	mov	lr, r0
    279c:	f8d5 800c 	ldr.w	r8, [r5, #12]
    27a0:	4545      	cmp	r5, r8
    27a2:	d108      	bne.n	27b6 <_malloc_r+0x14a>
    27a4:	e11d      	b.n	29e2 <_malloc_r+0x376>
    27a6:	2b00      	cmp	r3, #0
    27a8:	f280 8124 	bge.w	29f4 <_malloc_r+0x388>
    27ac:	f8d8 800c 	ldr.w	r8, [r8, #12]
    27b0:	4545      	cmp	r5, r8
    27b2:	f000 8116 	beq.w	29e2 <_malloc_r+0x376>
    27b6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    27ba:	f022 0203 	bic.w	r2, r2, #3
    27be:	1b93      	subs	r3, r2, r6
    27c0:	2b0f      	cmp	r3, #15
    27c2:	ddf0      	ble.n	27a6 <_malloc_r+0x13a>
    27c4:	4620      	mov	r0, r4
    27c6:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
    27ca:	eb08 0106 	add.w	r1, r8, r6
    27ce:	f046 0601 	orr.w	r6, r6, #1
    27d2:	f8c8 6004 	str.w	r6, [r8, #4]
    27d6:	60ec      	str	r4, [r5, #12]
    27d8:	60a5      	str	r5, [r4, #8]
    27da:	f043 0401 	orr.w	r4, r3, #1
    27de:	e9c7 1104 	strd	r1, r1, [r7, #16]
    27e2:	e9c1 cc02 	strd	ip, ip, [r1, #8]
    27e6:	604c      	str	r4, [r1, #4]
    27e8:	f848 3002 	str.w	r3, [r8, r2]
    27ec:	f000 f9f4 	bl	2bd8 <__malloc_unlock>
    27f0:	f108 0508 	add.w	r5, r8, #8
    27f4:	e002      	b.n	27fc <_malloc_r+0x190>
    27f6:	230c      	movs	r3, #12
    27f8:	6023      	str	r3, [r4, #0]
    27fa:	2500      	movs	r5, #0
    27fc:	4628      	mov	r0, r5
    27fe:	b003      	add	sp, #12
    2800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2804:	f44f 7300 	mov.w	r3, #512	; 0x200
    2808:	2040      	movs	r0, #64	; 0x40
    280a:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
    280e:	e773      	b.n	26f8 <_malloc_r+0x8c>
    2810:	68d3      	ldr	r3, [r2, #12]
    2812:	429a      	cmp	r2, r3
    2814:	bf08      	it	eq
    2816:	3002      	addeq	r0, #2
    2818:	f47f af40 	bne.w	269c <_malloc_r+0x30>
    281c:	693d      	ldr	r5, [r7, #16]
    281e:	f8df c158 	ldr.w	ip, [pc, #344]	; 2978 <_malloc_r+0x30c>
    2822:	4565      	cmp	r5, ip
    2824:	d182      	bne.n	272c <_malloc_r+0xc0>
    2826:	687a      	ldr	r2, [r7, #4]
    2828:	1083      	asrs	r3, r0, #2
    282a:	2101      	movs	r1, #1
    282c:	4099      	lsls	r1, r3
    282e:	4291      	cmp	r1, r2
    2830:	d9a7      	bls.n	2782 <_malloc_r+0x116>
    2832:	68bd      	ldr	r5, [r7, #8]
    2834:	686b      	ldr	r3, [r5, #4]
    2836:	f023 0903 	bic.w	r9, r3, #3
    283a:	454e      	cmp	r6, r9
    283c:	d803      	bhi.n	2846 <_malloc_r+0x1da>
    283e:	eba9 0306 	sub.w	r3, r9, r6
    2842:	2b0f      	cmp	r3, #15
    2844:	dc7a      	bgt.n	293c <_malloc_r+0x2d0>
    2846:	f8df b134 	ldr.w	fp, [pc, #308]	; 297c <_malloc_r+0x310>
    284a:	4b47      	ldr	r3, [pc, #284]	; (2968 <_malloc_r+0x2fc>)
    284c:	f8db 2000 	ldr.w	r2, [fp]
    2850:	681b      	ldr	r3, [r3, #0]
    2852:	3201      	adds	r2, #1
    2854:	4433      	add	r3, r6
    2856:	eb05 0a09 	add.w	sl, r5, r9
    285a:	f000 8133 	beq.w	2ac4 <_malloc_r+0x458>
    285e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    2862:	330f      	adds	r3, #15
    2864:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
    2868:	f028 080f 	bic.w	r8, r8, #15
    286c:	4641      	mov	r1, r8
    286e:	4620      	mov	r0, r4
    2870:	f000 fa0a 	bl	2c88 <_sbrk_r>
    2874:	1c41      	adds	r1, r0, #1
    2876:	4602      	mov	r2, r0
    2878:	f000 80f3 	beq.w	2a62 <_malloc_r+0x3f6>
    287c:	4582      	cmp	sl, r0
    287e:	f200 80ee 	bhi.w	2a5e <_malloc_r+0x3f2>
    2882:	4b3a      	ldr	r3, [pc, #232]	; (296c <_malloc_r+0x300>)
    2884:	6819      	ldr	r1, [r3, #0]
    2886:	4441      	add	r1, r8
    2888:	6019      	str	r1, [r3, #0]
    288a:	4608      	mov	r0, r1
    288c:	f000 814e 	beq.w	2b2c <_malloc_r+0x4c0>
    2890:	f8db 1000 	ldr.w	r1, [fp]
    2894:	9301      	str	r3, [sp, #4]
    2896:	3101      	adds	r1, #1
    2898:	bf1b      	ittet	ne
    289a:	eba2 010a 	subne.w	r1, r2, sl
    289e:	1809      	addne	r1, r1, r0
    28a0:	f8cb 2000 	streq.w	r2, [fp]
    28a4:	6019      	strne	r1, [r3, #0]
    28a6:	f012 0b07 	ands.w	fp, r2, #7
    28aa:	f000 8117 	beq.w	2adc <_malloc_r+0x470>
    28ae:	f1cb 0108 	rsb	r1, fp, #8
    28b2:	440a      	add	r2, r1
    28b4:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
    28b8:	4490      	add	r8, r2
    28ba:	3108      	adds	r1, #8
    28bc:	eba1 0108 	sub.w	r1, r1, r8
    28c0:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
    28c4:	4651      	mov	r1, sl
    28c6:	4620      	mov	r0, r4
    28c8:	9200      	str	r2, [sp, #0]
    28ca:	f000 f9dd 	bl	2c88 <_sbrk_r>
    28ce:	1c42      	adds	r2, r0, #1
    28d0:	e9dd 2300 	ldrd	r2, r3, [sp]
    28d4:	f000 814f 	beq.w	2b76 <_malloc_r+0x50a>
    28d8:	1a80      	subs	r0, r0, r2
    28da:	eb00 080a 	add.w	r8, r0, sl
    28de:	6819      	ldr	r1, [r3, #0]
    28e0:	60ba      	str	r2, [r7, #8]
    28e2:	f048 0001 	orr.w	r0, r8, #1
    28e6:	4451      	add	r1, sl
    28e8:	42bd      	cmp	r5, r7
    28ea:	6050      	str	r0, [r2, #4]
    28ec:	6019      	str	r1, [r3, #0]
    28ee:	f000 8129 	beq.w	2b44 <_malloc_r+0x4d8>
    28f2:	f1b9 0f0f 	cmp.w	r9, #15
    28f6:	f240 8127 	bls.w	2b48 <_malloc_r+0x4dc>
    28fa:	6868      	ldr	r0, [r5, #4]
    28fc:	f1a9 0c0c 	sub.w	ip, r9, #12
    2900:	f02c 0c07 	bic.w	ip, ip, #7
    2904:	f000 0001 	and.w	r0, r0, #1
    2908:	ea40 000c 	orr.w	r0, r0, ip
    290c:	6068      	str	r0, [r5, #4]
    290e:	f04f 0e05 	mov.w	lr, #5
    2912:	eb05 000c 	add.w	r0, r5, ip
    2916:	f1bc 0f0f 	cmp.w	ip, #15
    291a:	e9c0 ee01 	strd	lr, lr, [r0, #4]
    291e:	f200 8132 	bhi.w	2b86 <_malloc_r+0x51a>
    2922:	6850      	ldr	r0, [r2, #4]
    2924:	4615      	mov	r5, r2
    2926:	4b12      	ldr	r3, [pc, #72]	; (2970 <_malloc_r+0x304>)
    2928:	681a      	ldr	r2, [r3, #0]
    292a:	428a      	cmp	r2, r1
    292c:	bf38      	it	cc
    292e:	6019      	strcc	r1, [r3, #0]
    2930:	4b10      	ldr	r3, [pc, #64]	; (2974 <_malloc_r+0x308>)
    2932:	681a      	ldr	r2, [r3, #0]
    2934:	428a      	cmp	r2, r1
    2936:	bf38      	it	cc
    2938:	6019      	strcc	r1, [r3, #0]
    293a:	e094      	b.n	2a66 <_malloc_r+0x3fa>
    293c:	19aa      	adds	r2, r5, r6
    293e:	f043 0301 	orr.w	r3, r3, #1
    2942:	f046 0601 	orr.w	r6, r6, #1
    2946:	606e      	str	r6, [r5, #4]
    2948:	4620      	mov	r0, r4
    294a:	60ba      	str	r2, [r7, #8]
    294c:	6053      	str	r3, [r2, #4]
    294e:	f000 f943 	bl	2bd8 <__malloc_unlock>
    2952:	3508      	adds	r5, #8
    2954:	4628      	mov	r0, r5
    2956:	b003      	add	sp, #12
    2958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    295c:	68d9      	ldr	r1, [r3, #12]
    295e:	441a      	add	r2, r3
    2960:	e6a1      	b.n	26a6 <_malloc_r+0x3a>
    2962:	bf00      	nop
    2964:	200008e4 	.word	0x200008e4
    2968:	200014ec 	.word	0x200014ec
    296c:	200014bc 	.word	0x200014bc
    2970:	200014e4 	.word	0x200014e4
    2974:	200014e8 	.word	0x200014e8
    2978:	200008ec 	.word	0x200008ec
    297c:	20000cec 	.word	0x20000cec
    2980:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
    2984:	ea4f 2352 	mov.w	r3, r2, lsr #9
    2988:	d363      	bcc.n	2a52 <_malloc_r+0x3e6>
    298a:	2b14      	cmp	r3, #20
    298c:	f200 80b7 	bhi.w	2afe <_malloc_r+0x492>
    2990:	f103 015c 	add.w	r1, r3, #92	; 0x5c
    2994:	00c9      	lsls	r1, r1, #3
    2996:	335b      	adds	r3, #91	; 0x5b
    2998:	eb07 0e01 	add.w	lr, r7, r1
    299c:	5879      	ldr	r1, [r7, r1]
    299e:	f1ae 0e08 	sub.w	lr, lr, #8
    29a2:	458e      	cmp	lr, r1
    29a4:	f000 8091 	beq.w	2aca <_malloc_r+0x45e>
    29a8:	684b      	ldr	r3, [r1, #4]
    29aa:	f023 0303 	bic.w	r3, r3, #3
    29ae:	4293      	cmp	r3, r2
    29b0:	d902      	bls.n	29b8 <_malloc_r+0x34c>
    29b2:	6889      	ldr	r1, [r1, #8]
    29b4:	458e      	cmp	lr, r1
    29b6:	d1f7      	bne.n	29a8 <_malloc_r+0x33c>
    29b8:	f8d1 e00c 	ldr.w	lr, [r1, #12]
    29bc:	687a      	ldr	r2, [r7, #4]
    29be:	e9c5 1e02 	strd	r1, lr, [r5, #8]
    29c2:	f8ce 5008 	str.w	r5, [lr, #8]
    29c6:	60cd      	str	r5, [r1, #12]
    29c8:	e6d6      	b.n	2778 <_malloc_r+0x10c>
    29ca:	2b14      	cmp	r3, #20
    29cc:	d959      	bls.n	2a82 <_malloc_r+0x416>
    29ce:	2b54      	cmp	r3, #84	; 0x54
    29d0:	f200 809d 	bhi.w	2b0e <_malloc_r+0x4a2>
    29d4:	0b33      	lsrs	r3, r6, #12
    29d6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
    29da:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
    29de:	00c3      	lsls	r3, r0, #3
    29e0:	e68a      	b.n	26f8 <_malloc_r+0x8c>
    29e2:	f10e 0e01 	add.w	lr, lr, #1
    29e6:	f01e 0f03 	tst.w	lr, #3
    29ea:	f105 0508 	add.w	r5, r5, #8
    29ee:	f47f aed5 	bne.w	279c <_malloc_r+0x130>
    29f2:	e051      	b.n	2a98 <_malloc_r+0x42c>
    29f4:	4442      	add	r2, r8
    29f6:	4645      	mov	r5, r8
    29f8:	6853      	ldr	r3, [r2, #4]
    29fa:	f8d8 100c 	ldr.w	r1, [r8, #12]
    29fe:	f043 0301 	orr.w	r3, r3, #1
    2a02:	6053      	str	r3, [r2, #4]
    2a04:	f855 3f08 	ldr.w	r3, [r5, #8]!
    2a08:	4620      	mov	r0, r4
    2a0a:	60d9      	str	r1, [r3, #12]
    2a0c:	608b      	str	r3, [r1, #8]
    2a0e:	f000 f8e3 	bl	2bd8 <__malloc_unlock>
    2a12:	e6f3      	b.n	27fc <_malloc_r+0x190>
    2a14:	08f0      	lsrs	r0, r6, #3
    2a16:	f106 0208 	add.w	r2, r6, #8
    2a1a:	e637      	b.n	268c <_malloc_r+0x20>
    2a1c:	442a      	add	r2, r5
    2a1e:	4620      	mov	r0, r4
    2a20:	6853      	ldr	r3, [r2, #4]
    2a22:	f043 0301 	orr.w	r3, r3, #1
    2a26:	6053      	str	r3, [r2, #4]
    2a28:	3508      	adds	r5, #8
    2a2a:	f000 f8d5 	bl	2bd8 <__malloc_unlock>
    2a2e:	e6e5      	b.n	27fc <_malloc_r+0x190>
    2a30:	19a9      	adds	r1, r5, r6
    2a32:	4620      	mov	r0, r4
    2a34:	f046 0601 	orr.w	r6, r6, #1
    2a38:	f043 0401 	orr.w	r4, r3, #1
    2a3c:	606e      	str	r6, [r5, #4]
    2a3e:	e9c7 1104 	strd	r1, r1, [r7, #16]
    2a42:	e9c1 cc02 	strd	ip, ip, [r1, #8]
    2a46:	604c      	str	r4, [r1, #4]
    2a48:	50ab      	str	r3, [r5, r2]
    2a4a:	f000 f8c5 	bl	2bd8 <__malloc_unlock>
    2a4e:	3508      	adds	r5, #8
    2a50:	e6d4      	b.n	27fc <_malloc_r+0x190>
    2a52:	0993      	lsrs	r3, r2, #6
    2a54:	f103 0139 	add.w	r1, r3, #57	; 0x39
    2a58:	00c9      	lsls	r1, r1, #3
    2a5a:	3338      	adds	r3, #56	; 0x38
    2a5c:	e79c      	b.n	2998 <_malloc_r+0x32c>
    2a5e:	42bd      	cmp	r5, r7
    2a60:	d05f      	beq.n	2b22 <_malloc_r+0x4b6>
    2a62:	68bd      	ldr	r5, [r7, #8]
    2a64:	6868      	ldr	r0, [r5, #4]
    2a66:	f020 0803 	bic.w	r8, r0, #3
    2a6a:	4546      	cmp	r6, r8
    2a6c:	eba8 0306 	sub.w	r3, r8, r6
    2a70:	d802      	bhi.n	2a78 <_malloc_r+0x40c>
    2a72:	2b0f      	cmp	r3, #15
    2a74:	f73f af62 	bgt.w	293c <_malloc_r+0x2d0>
    2a78:	4620      	mov	r0, r4
    2a7a:	f000 f8ad 	bl	2bd8 <__malloc_unlock>
    2a7e:	2500      	movs	r5, #0
    2a80:	e6bc      	b.n	27fc <_malloc_r+0x190>
    2a82:	f103 005c 	add.w	r0, r3, #92	; 0x5c
    2a86:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
    2a8a:	00c3      	lsls	r3, r0, #3
    2a8c:	e634      	b.n	26f8 <_malloc_r+0x8c>
    2a8e:	f859 3908 	ldr.w	r3, [r9], #-8
    2a92:	454b      	cmp	r3, r9
    2a94:	f040 8096 	bne.w	2bc4 <_malloc_r+0x558>
    2a98:	f010 0f03 	tst.w	r0, #3
    2a9c:	f100 30ff 	add.w	r0, r0, #4294967295
    2aa0:	d1f5      	bne.n	2a8e <_malloc_r+0x422>
    2aa2:	687b      	ldr	r3, [r7, #4]
    2aa4:	ea23 0301 	bic.w	r3, r3, r1
    2aa8:	607b      	str	r3, [r7, #4]
    2aaa:	0049      	lsls	r1, r1, #1
    2aac:	4299      	cmp	r1, r3
    2aae:	f63f aec0 	bhi.w	2832 <_malloc_r+0x1c6>
    2ab2:	b919      	cbnz	r1, 2abc <_malloc_r+0x450>
    2ab4:	e6bd      	b.n	2832 <_malloc_r+0x1c6>
    2ab6:	0049      	lsls	r1, r1, #1
    2ab8:	f10e 0e04 	add.w	lr, lr, #4
    2abc:	4219      	tst	r1, r3
    2abe:	d0fa      	beq.n	2ab6 <_malloc_r+0x44a>
    2ac0:	4670      	mov	r0, lr
    2ac2:	e667      	b.n	2794 <_malloc_r+0x128>
    2ac4:	f103 0810 	add.w	r8, r3, #16
    2ac8:	e6d0      	b.n	286c <_malloc_r+0x200>
    2aca:	109a      	asrs	r2, r3, #2
    2acc:	f04f 0801 	mov.w	r8, #1
    2ad0:	687b      	ldr	r3, [r7, #4]
    2ad2:	fa08 f202 	lsl.w	r2, r8, r2
    2ad6:	431a      	orrs	r2, r3
    2ad8:	607a      	str	r2, [r7, #4]
    2ada:	e770      	b.n	29be <_malloc_r+0x352>
    2adc:	eb02 0108 	add.w	r1, r2, r8
    2ae0:	4249      	negs	r1, r1
    2ae2:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
    2ae6:	4651      	mov	r1, sl
    2ae8:	4620      	mov	r0, r4
    2aea:	9200      	str	r2, [sp, #0]
    2aec:	f000 f8cc 	bl	2c88 <_sbrk_r>
    2af0:	1c43      	adds	r3, r0, #1
    2af2:	e9dd 2300 	ldrd	r2, r3, [sp]
    2af6:	f47f aeef 	bne.w	28d8 <_malloc_r+0x26c>
    2afa:	46da      	mov	sl, fp
    2afc:	e6ef      	b.n	28de <_malloc_r+0x272>
    2afe:	2b54      	cmp	r3, #84	; 0x54
    2b00:	d825      	bhi.n	2b4e <_malloc_r+0x4e2>
    2b02:	0b13      	lsrs	r3, r2, #12
    2b04:	f103 016f 	add.w	r1, r3, #111	; 0x6f
    2b08:	00c9      	lsls	r1, r1, #3
    2b0a:	336e      	adds	r3, #110	; 0x6e
    2b0c:	e744      	b.n	2998 <_malloc_r+0x32c>
    2b0e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    2b12:	d825      	bhi.n	2b60 <_malloc_r+0x4f4>
    2b14:	0bf3      	lsrs	r3, r6, #15
    2b16:	f103 0078 	add.w	r0, r3, #120	; 0x78
    2b1a:	f103 0c77 	add.w	ip, r3, #119	; 0x77
    2b1e:	00c3      	lsls	r3, r0, #3
    2b20:	e5ea      	b.n	26f8 <_malloc_r+0x8c>
    2b22:	4b29      	ldr	r3, [pc, #164]	; (2bc8 <_malloc_r+0x55c>)
    2b24:	6818      	ldr	r0, [r3, #0]
    2b26:	4440      	add	r0, r8
    2b28:	6018      	str	r0, [r3, #0]
    2b2a:	e6b1      	b.n	2890 <_malloc_r+0x224>
    2b2c:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
    2b30:	f1bc 0f00 	cmp.w	ip, #0
    2b34:	f47f aeac 	bne.w	2890 <_malloc_r+0x224>
    2b38:	68bd      	ldr	r5, [r7, #8]
    2b3a:	44c8      	add	r8, r9
    2b3c:	f048 0001 	orr.w	r0, r8, #1
    2b40:	6068      	str	r0, [r5, #4]
    2b42:	e6f0      	b.n	2926 <_malloc_r+0x2ba>
    2b44:	4615      	mov	r5, r2
    2b46:	e6ee      	b.n	2926 <_malloc_r+0x2ba>
    2b48:	2301      	movs	r3, #1
    2b4a:	6053      	str	r3, [r2, #4]
    2b4c:	e794      	b.n	2a78 <_malloc_r+0x40c>
    2b4e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    2b52:	d823      	bhi.n	2b9c <_malloc_r+0x530>
    2b54:	0bd3      	lsrs	r3, r2, #15
    2b56:	f103 0178 	add.w	r1, r3, #120	; 0x78
    2b5a:	00c9      	lsls	r1, r1, #3
    2b5c:	3377      	adds	r3, #119	; 0x77
    2b5e:	e71b      	b.n	2998 <_malloc_r+0x32c>
    2b60:	f240 5254 	movw	r2, #1364	; 0x554
    2b64:	4293      	cmp	r3, r2
    2b66:	d823      	bhi.n	2bb0 <_malloc_r+0x544>
    2b68:	0cb3      	lsrs	r3, r6, #18
    2b6a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
    2b6e:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
    2b72:	00c3      	lsls	r3, r0, #3
    2b74:	e5c0      	b.n	26f8 <_malloc_r+0x8c>
    2b76:	f1ab 0b08 	sub.w	fp, fp, #8
    2b7a:	44d8      	add	r8, fp
    2b7c:	eba8 0802 	sub.w	r8, r8, r2
    2b80:	f04f 0a00 	mov.w	sl, #0
    2b84:	e6ab      	b.n	28de <_malloc_r+0x272>
    2b86:	f105 0108 	add.w	r1, r5, #8
    2b8a:	4620      	mov	r0, r4
    2b8c:	9300      	str	r3, [sp, #0]
    2b8e:	f000 f90b 	bl	2da8 <_free_r>
    2b92:	68bd      	ldr	r5, [r7, #8]
    2b94:	9b00      	ldr	r3, [sp, #0]
    2b96:	6868      	ldr	r0, [r5, #4]
    2b98:	6819      	ldr	r1, [r3, #0]
    2b9a:	e6c4      	b.n	2926 <_malloc_r+0x2ba>
    2b9c:	f240 5154 	movw	r1, #1364	; 0x554
    2ba0:	428b      	cmp	r3, r1
    2ba2:	d80b      	bhi.n	2bbc <_malloc_r+0x550>
    2ba4:	0c93      	lsrs	r3, r2, #18
    2ba6:	f103 017d 	add.w	r1, r3, #125	; 0x7d
    2baa:	00c9      	lsls	r1, r1, #3
    2bac:	337c      	adds	r3, #124	; 0x7c
    2bae:	e6f3      	b.n	2998 <_malloc_r+0x32c>
    2bb0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
    2bb4:	207f      	movs	r0, #127	; 0x7f
    2bb6:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
    2bba:	e59d      	b.n	26f8 <_malloc_r+0x8c>
    2bbc:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
    2bc0:	237e      	movs	r3, #126	; 0x7e
    2bc2:	e6e9      	b.n	2998 <_malloc_r+0x32c>
    2bc4:	687b      	ldr	r3, [r7, #4]
    2bc6:	e770      	b.n	2aaa <_malloc_r+0x43e>
    2bc8:	200014bc 	.word	0x200014bc

00002bcc <__malloc_lock>:
    2bcc:	4801      	ldr	r0, [pc, #4]	; (2bd4 <__malloc_lock+0x8>)
    2bce:	f000 b897 	b.w	2d00 <__retarget_lock_acquire_recursive>
    2bd2:	bf00      	nop
    2bd4:	200014b8 	.word	0x200014b8

00002bd8 <__malloc_unlock>:
    2bd8:	4801      	ldr	r0, [pc, #4]	; (2be0 <__malloc_unlock+0x8>)
    2bda:	f000 b893 	b.w	2d04 <__retarget_lock_release_recursive>
    2bde:	bf00      	nop
    2be0:	200014b8 	.word	0x200014b8

00002be4 <memset>:
    2be4:	0783      	lsls	r3, r0, #30
    2be6:	b530      	push	{r4, r5, lr}
    2be8:	d048      	beq.n	2c7c <memset+0x98>
    2bea:	1e54      	subs	r4, r2, #1
    2bec:	2a00      	cmp	r2, #0
    2bee:	d03f      	beq.n	2c70 <memset+0x8c>
    2bf0:	b2ca      	uxtb	r2, r1
    2bf2:	4603      	mov	r3, r0
    2bf4:	e001      	b.n	2bfa <memset+0x16>
    2bf6:	3c01      	subs	r4, #1
    2bf8:	d33a      	bcc.n	2c70 <memset+0x8c>
    2bfa:	f803 2b01 	strb.w	r2, [r3], #1
    2bfe:	079d      	lsls	r5, r3, #30
    2c00:	d1f9      	bne.n	2bf6 <memset+0x12>
    2c02:	2c03      	cmp	r4, #3
    2c04:	d92d      	bls.n	2c62 <memset+0x7e>
    2c06:	b2cd      	uxtb	r5, r1
    2c08:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    2c0c:	2c0f      	cmp	r4, #15
    2c0e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    2c12:	d936      	bls.n	2c82 <memset+0x9e>
    2c14:	f1a4 0210 	sub.w	r2, r4, #16
    2c18:	f022 0c0f 	bic.w	ip, r2, #15
    2c1c:	f103 0e20 	add.w	lr, r3, #32
    2c20:	44e6      	add	lr, ip
    2c22:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    2c26:	f103 0210 	add.w	r2, r3, #16
    2c2a:	e942 5504 	strd	r5, r5, [r2, #-16]
    2c2e:	e942 5502 	strd	r5, r5, [r2, #-8]
    2c32:	3210      	adds	r2, #16
    2c34:	4572      	cmp	r2, lr
    2c36:	d1f8      	bne.n	2c2a <memset+0x46>
    2c38:	f10c 0201 	add.w	r2, ip, #1
    2c3c:	f014 0f0c 	tst.w	r4, #12
    2c40:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    2c44:	f004 0c0f 	and.w	ip, r4, #15
    2c48:	d013      	beq.n	2c72 <memset+0x8e>
    2c4a:	f1ac 0304 	sub.w	r3, ip, #4
    2c4e:	f023 0303 	bic.w	r3, r3, #3
    2c52:	3304      	adds	r3, #4
    2c54:	4413      	add	r3, r2
    2c56:	f842 5b04 	str.w	r5, [r2], #4
    2c5a:	4293      	cmp	r3, r2
    2c5c:	d1fb      	bne.n	2c56 <memset+0x72>
    2c5e:	f00c 0403 	and.w	r4, ip, #3
    2c62:	b12c      	cbz	r4, 2c70 <memset+0x8c>
    2c64:	b2c9      	uxtb	r1, r1
    2c66:	441c      	add	r4, r3
    2c68:	f803 1b01 	strb.w	r1, [r3], #1
    2c6c:	429c      	cmp	r4, r3
    2c6e:	d1fb      	bne.n	2c68 <memset+0x84>
    2c70:	bd30      	pop	{r4, r5, pc}
    2c72:	4664      	mov	r4, ip
    2c74:	4613      	mov	r3, r2
    2c76:	2c00      	cmp	r4, #0
    2c78:	d1f4      	bne.n	2c64 <memset+0x80>
    2c7a:	e7f9      	b.n	2c70 <memset+0x8c>
    2c7c:	4603      	mov	r3, r0
    2c7e:	4614      	mov	r4, r2
    2c80:	e7bf      	b.n	2c02 <memset+0x1e>
    2c82:	461a      	mov	r2, r3
    2c84:	46a4      	mov	ip, r4
    2c86:	e7e0      	b.n	2c4a <memset+0x66>

00002c88 <_sbrk_r>:
    2c88:	b538      	push	{r3, r4, r5, lr}
    2c8a:	4d07      	ldr	r5, [pc, #28]	; (2ca8 <_sbrk_r+0x20>)
    2c8c:	2200      	movs	r2, #0
    2c8e:	4604      	mov	r4, r0
    2c90:	4608      	mov	r0, r1
    2c92:	602a      	str	r2, [r5, #0]
    2c94:	f7fe fb1c 	bl	12d0 <_sbrk>
    2c98:	1c43      	adds	r3, r0, #1
    2c9a:	d000      	beq.n	2c9e <_sbrk_r+0x16>
    2c9c:	bd38      	pop	{r3, r4, r5, pc}
    2c9e:	682b      	ldr	r3, [r5, #0]
    2ca0:	2b00      	cmp	r3, #0
    2ca2:	d0fb      	beq.n	2c9c <_sbrk_r+0x14>
    2ca4:	6023      	str	r3, [r4, #0]
    2ca6:	bd38      	pop	{r3, r4, r5, pc}
    2ca8:	2000163c 	.word	0x2000163c

00002cac <__errno>:
    2cac:	4b01      	ldr	r3, [pc, #4]	; (2cb4 <__errno+0x8>)
    2cae:	6818      	ldr	r0, [r3, #0]
    2cb0:	4770      	bx	lr
    2cb2:	bf00      	nop
    2cb4:	20000cf4 	.word	0x20000cf4

00002cb8 <__libc_init_array>:
    2cb8:	b570      	push	{r4, r5, r6, lr}
    2cba:	4e0d      	ldr	r6, [pc, #52]	; (2cf0 <__libc_init_array+0x38>)
    2cbc:	4d0d      	ldr	r5, [pc, #52]	; (2cf4 <__libc_init_array+0x3c>)
    2cbe:	1b76      	subs	r6, r6, r5
    2cc0:	10b6      	asrs	r6, r6, #2
    2cc2:	d006      	beq.n	2cd2 <__libc_init_array+0x1a>
    2cc4:	2400      	movs	r4, #0
    2cc6:	f855 3b04 	ldr.w	r3, [r5], #4
    2cca:	3401      	adds	r4, #1
    2ccc:	4798      	blx	r3
    2cce:	42a6      	cmp	r6, r4
    2cd0:	d1f9      	bne.n	2cc6 <__libc_init_array+0xe>
    2cd2:	4e09      	ldr	r6, [pc, #36]	; (2cf8 <__libc_init_array+0x40>)
    2cd4:	4d09      	ldr	r5, [pc, #36]	; (2cfc <__libc_init_array+0x44>)
    2cd6:	1b76      	subs	r6, r6, r5
    2cd8:	f000 f96e 	bl	2fb8 <___init_veneer>
    2cdc:	10b6      	asrs	r6, r6, #2
    2cde:	d006      	beq.n	2cee <__libc_init_array+0x36>
    2ce0:	2400      	movs	r4, #0
    2ce2:	f855 3b04 	ldr.w	r3, [r5], #4
    2ce6:	3401      	adds	r4, #1
    2ce8:	4798      	blx	r3
    2cea:	42a6      	cmp	r6, r4
    2cec:	d1f9      	bne.n	2ce2 <__libc_init_array+0x2a>
    2cee:	bd70      	pop	{r4, r5, r6, pc}
    2cf0:	60001e80 	.word	0x60001e80
    2cf4:	60001e80 	.word	0x60001e80
    2cf8:	60001e88 	.word	0x60001e88
    2cfc:	60001e80 	.word	0x60001e80

00002d00 <__retarget_lock_acquire_recursive>:
    2d00:	4770      	bx	lr
    2d02:	bf00      	nop

00002d04 <__retarget_lock_release_recursive>:
    2d04:	4770      	bx	lr
    2d06:	bf00      	nop

00002d08 <_malloc_trim_r>:
    2d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d0a:	4f24      	ldr	r7, [pc, #144]	; (2d9c <_malloc_trim_r+0x94>)
    2d0c:	460c      	mov	r4, r1
    2d0e:	4606      	mov	r6, r0
    2d10:	f7ff ff5c 	bl	2bcc <__malloc_lock>
    2d14:	68bb      	ldr	r3, [r7, #8]
    2d16:	685d      	ldr	r5, [r3, #4]
    2d18:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
    2d1c:	310f      	adds	r1, #15
    2d1e:	f025 0503 	bic.w	r5, r5, #3
    2d22:	194b      	adds	r3, r1, r5
    2d24:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
    2d28:	f023 030f 	bic.w	r3, r3, #15
    2d2c:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
    2d30:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    2d34:	db07      	blt.n	2d46 <_malloc_trim_r+0x3e>
    2d36:	2100      	movs	r1, #0
    2d38:	4630      	mov	r0, r6
    2d3a:	f7ff ffa5 	bl	2c88 <_sbrk_r>
    2d3e:	68bb      	ldr	r3, [r7, #8]
    2d40:	442b      	add	r3, r5
    2d42:	4298      	cmp	r0, r3
    2d44:	d004      	beq.n	2d50 <_malloc_trim_r+0x48>
    2d46:	4630      	mov	r0, r6
    2d48:	f7ff ff46 	bl	2bd8 <__malloc_unlock>
    2d4c:	2000      	movs	r0, #0
    2d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d50:	4261      	negs	r1, r4
    2d52:	4630      	mov	r0, r6
    2d54:	f7ff ff98 	bl	2c88 <_sbrk_r>
    2d58:	3001      	adds	r0, #1
    2d5a:	d00d      	beq.n	2d78 <_malloc_trim_r+0x70>
    2d5c:	4a10      	ldr	r2, [pc, #64]	; (2da0 <_malloc_trim_r+0x98>)
    2d5e:	68bb      	ldr	r3, [r7, #8]
    2d60:	1b2d      	subs	r5, r5, r4
    2d62:	f045 0501 	orr.w	r5, r5, #1
    2d66:	605d      	str	r5, [r3, #4]
    2d68:	6813      	ldr	r3, [r2, #0]
    2d6a:	4630      	mov	r0, r6
    2d6c:	1b1b      	subs	r3, r3, r4
    2d6e:	6013      	str	r3, [r2, #0]
    2d70:	f7ff ff32 	bl	2bd8 <__malloc_unlock>
    2d74:	2001      	movs	r0, #1
    2d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d78:	2100      	movs	r1, #0
    2d7a:	4630      	mov	r0, r6
    2d7c:	f7ff ff84 	bl	2c88 <_sbrk_r>
    2d80:	68ba      	ldr	r2, [r7, #8]
    2d82:	1a83      	subs	r3, r0, r2
    2d84:	2b0f      	cmp	r3, #15
    2d86:	ddde      	ble.n	2d46 <_malloc_trim_r+0x3e>
    2d88:	f043 0301 	orr.w	r3, r3, #1
    2d8c:	6053      	str	r3, [r2, #4]
    2d8e:	4b05      	ldr	r3, [pc, #20]	; (2da4 <_malloc_trim_r+0x9c>)
    2d90:	4903      	ldr	r1, [pc, #12]	; (2da0 <_malloc_trim_r+0x98>)
    2d92:	681b      	ldr	r3, [r3, #0]
    2d94:	1ac0      	subs	r0, r0, r3
    2d96:	6008      	str	r0, [r1, #0]
    2d98:	e7d5      	b.n	2d46 <_malloc_trim_r+0x3e>
    2d9a:	bf00      	nop
    2d9c:	200008e4 	.word	0x200008e4
    2da0:	200014bc 	.word	0x200014bc
    2da4:	20000cec 	.word	0x20000cec

00002da8 <_free_r>:
    2da8:	2900      	cmp	r1, #0
    2daa:	d061      	beq.n	2e70 <_free_r+0xc8>
    2dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2dae:	460c      	mov	r4, r1
    2db0:	4606      	mov	r6, r0
    2db2:	f7ff ff0b 	bl	2bcc <__malloc_lock>
    2db6:	f854 2c04 	ldr.w	r2, [r4, #-4]
    2dba:	4f7b      	ldr	r7, [pc, #492]	; (2fa8 <_free_r+0x200>)
    2dbc:	f1a4 0508 	sub.w	r5, r4, #8
    2dc0:	f022 0101 	bic.w	r1, r2, #1
    2dc4:	eb05 0c01 	add.w	ip, r5, r1
    2dc8:	68b8      	ldr	r0, [r7, #8]
    2dca:	f8dc 3004 	ldr.w	r3, [ip, #4]
    2dce:	4560      	cmp	r0, ip
    2dd0:	f023 0303 	bic.w	r3, r3, #3
    2dd4:	f000 808b 	beq.w	2eee <_free_r+0x146>
    2dd8:	07d2      	lsls	r2, r2, #31
    2dda:	f8cc 3004 	str.w	r3, [ip, #4]
    2dde:	d432      	bmi.n	2e46 <_free_r+0x9e>
    2de0:	f854 2c08 	ldr.w	r2, [r4, #-8]
    2de4:	1aad      	subs	r5, r5, r2
    2de6:	4411      	add	r1, r2
    2de8:	68aa      	ldr	r2, [r5, #8]
    2dea:	f107 0008 	add.w	r0, r7, #8
    2dee:	4282      	cmp	r2, r0
    2df0:	d06a      	beq.n	2ec8 <_free_r+0x120>
    2df2:	eb0c 0403 	add.w	r4, ip, r3
    2df6:	f8d4 e004 	ldr.w	lr, [r4, #4]
    2dfa:	68ec      	ldr	r4, [r5, #12]
    2dfc:	60d4      	str	r4, [r2, #12]
    2dfe:	f01e 0f01 	tst.w	lr, #1
    2e02:	60a2      	str	r2, [r4, #8]
    2e04:	f000 8097 	beq.w	2f36 <_free_r+0x18e>
    2e08:	f041 0301 	orr.w	r3, r1, #1
    2e0c:	606b      	str	r3, [r5, #4]
    2e0e:	f8cc 1000 	str.w	r1, [ip]
    2e12:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    2e16:	d235      	bcs.n	2e84 <_free_r+0xdc>
    2e18:	6878      	ldr	r0, [r7, #4]
    2e1a:	08cb      	lsrs	r3, r1, #3
    2e1c:	2201      	movs	r2, #1
    2e1e:	0949      	lsrs	r1, r1, #5
    2e20:	3301      	adds	r3, #1
    2e22:	408a      	lsls	r2, r1
    2e24:	4302      	orrs	r2, r0
    2e26:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    2e2a:	607a      	str	r2, [r7, #4]
    2e2c:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    2e30:	3a08      	subs	r2, #8
    2e32:	e9c5 1202 	strd	r1, r2, [r5, #8]
    2e36:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
    2e3a:	60cd      	str	r5, [r1, #12]
    2e3c:	4630      	mov	r0, r6
    2e3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    2e42:	f7ff bec9 	b.w	2bd8 <__malloc_unlock>
    2e46:	eb0c 0203 	add.w	r2, ip, r3
    2e4a:	6852      	ldr	r2, [r2, #4]
    2e4c:	07d0      	lsls	r0, r2, #31
    2e4e:	d410      	bmi.n	2e72 <_free_r+0xca>
    2e50:	4419      	add	r1, r3
    2e52:	f107 0008 	add.w	r0, r7, #8
    2e56:	f8dc 3008 	ldr.w	r3, [ip, #8]
    2e5a:	4283      	cmp	r3, r0
    2e5c:	d073      	beq.n	2f46 <_free_r+0x19e>
    2e5e:	f8dc 200c 	ldr.w	r2, [ip, #12]
    2e62:	60da      	str	r2, [r3, #12]
    2e64:	6093      	str	r3, [r2, #8]
    2e66:	f041 0301 	orr.w	r3, r1, #1
    2e6a:	606b      	str	r3, [r5, #4]
    2e6c:	5069      	str	r1, [r5, r1]
    2e6e:	e7d0      	b.n	2e12 <_free_r+0x6a>
    2e70:	4770      	bx	lr
    2e72:	f041 0301 	orr.w	r3, r1, #1
    2e76:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    2e7a:	f844 3c04 	str.w	r3, [r4, #-4]
    2e7e:	f8cc 1000 	str.w	r1, [ip]
    2e82:	d3c9      	bcc.n	2e18 <_free_r+0x70>
    2e84:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
    2e88:	ea4f 2351 	mov.w	r3, r1, lsr #9
    2e8c:	d248      	bcs.n	2f20 <_free_r+0x178>
    2e8e:	098b      	lsrs	r3, r1, #6
    2e90:	f103 0039 	add.w	r0, r3, #57	; 0x39
    2e94:	f103 0238 	add.w	r2, r3, #56	; 0x38
    2e98:	00c3      	lsls	r3, r0, #3
    2e9a:	18f8      	adds	r0, r7, r3
    2e9c:	58fb      	ldr	r3, [r7, r3]
    2e9e:	3808      	subs	r0, #8
    2ea0:	4298      	cmp	r0, r3
    2ea2:	d059      	beq.n	2f58 <_free_r+0x1b0>
    2ea4:	685a      	ldr	r2, [r3, #4]
    2ea6:	f022 0203 	bic.w	r2, r2, #3
    2eaa:	428a      	cmp	r2, r1
    2eac:	d902      	bls.n	2eb4 <_free_r+0x10c>
    2eae:	689b      	ldr	r3, [r3, #8]
    2eb0:	4298      	cmp	r0, r3
    2eb2:	d1f7      	bne.n	2ea4 <_free_r+0xfc>
    2eb4:	68d8      	ldr	r0, [r3, #12]
    2eb6:	e9c5 3002 	strd	r3, r0, [r5, #8]
    2eba:	6085      	str	r5, [r0, #8]
    2ebc:	60dd      	str	r5, [r3, #12]
    2ebe:	4630      	mov	r0, r6
    2ec0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    2ec4:	f7ff be88 	b.w	2bd8 <__malloc_unlock>
    2ec8:	eb0c 0203 	add.w	r2, ip, r3
    2ecc:	6852      	ldr	r2, [r2, #4]
    2ece:	07d2      	lsls	r2, r2, #31
    2ed0:	d463      	bmi.n	2f9a <_free_r+0x1f2>
    2ed2:	440b      	add	r3, r1
    2ed4:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
    2ed8:	60ca      	str	r2, [r1, #12]
    2eda:	6091      	str	r1, [r2, #8]
    2edc:	f043 0201 	orr.w	r2, r3, #1
    2ee0:	606a      	str	r2, [r5, #4]
    2ee2:	4630      	mov	r0, r6
    2ee4:	50eb      	str	r3, [r5, r3]
    2ee6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    2eea:	f7ff be75 	b.w	2bd8 <__malloc_unlock>
    2eee:	440b      	add	r3, r1
    2ef0:	07d1      	lsls	r1, r2, #31
    2ef2:	d407      	bmi.n	2f04 <_free_r+0x15c>
    2ef4:	f854 2c08 	ldr.w	r2, [r4, #-8]
    2ef8:	1aad      	subs	r5, r5, r2
    2efa:	4413      	add	r3, r2
    2efc:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
    2f00:	60ca      	str	r2, [r1, #12]
    2f02:	6091      	str	r1, [r2, #8]
    2f04:	f043 0201 	orr.w	r2, r3, #1
    2f08:	606a      	str	r2, [r5, #4]
    2f0a:	4a28      	ldr	r2, [pc, #160]	; (2fac <_free_r+0x204>)
    2f0c:	60bd      	str	r5, [r7, #8]
    2f0e:	6812      	ldr	r2, [r2, #0]
    2f10:	429a      	cmp	r2, r3
    2f12:	d893      	bhi.n	2e3c <_free_r+0x94>
    2f14:	4b26      	ldr	r3, [pc, #152]	; (2fb0 <_free_r+0x208>)
    2f16:	4630      	mov	r0, r6
    2f18:	6819      	ldr	r1, [r3, #0]
    2f1a:	f7ff fef5 	bl	2d08 <_malloc_trim_r>
    2f1e:	e78d      	b.n	2e3c <_free_r+0x94>
    2f20:	2b14      	cmp	r3, #20
    2f22:	d90a      	bls.n	2f3a <_free_r+0x192>
    2f24:	2b54      	cmp	r3, #84	; 0x54
    2f26:	d81f      	bhi.n	2f68 <_free_r+0x1c0>
    2f28:	0b0b      	lsrs	r3, r1, #12
    2f2a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
    2f2e:	f103 026e 	add.w	r2, r3, #110	; 0x6e
    2f32:	00c3      	lsls	r3, r0, #3
    2f34:	e7b1      	b.n	2e9a <_free_r+0xf2>
    2f36:	4419      	add	r1, r3
    2f38:	e78d      	b.n	2e56 <_free_r+0xae>
    2f3a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
    2f3e:	f103 025b 	add.w	r2, r3, #91	; 0x5b
    2f42:	00c3      	lsls	r3, r0, #3
    2f44:	e7a9      	b.n	2e9a <_free_r+0xf2>
    2f46:	f041 0301 	orr.w	r3, r1, #1
    2f4a:	e9c7 5504 	strd	r5, r5, [r7, #16]
    2f4e:	e9c5 0002 	strd	r0, r0, [r5, #8]
    2f52:	606b      	str	r3, [r5, #4]
    2f54:	5069      	str	r1, [r5, r1]
    2f56:	e771      	b.n	2e3c <_free_r+0x94>
    2f58:	6879      	ldr	r1, [r7, #4]
    2f5a:	1092      	asrs	r2, r2, #2
    2f5c:	2401      	movs	r4, #1
    2f5e:	fa04 f202 	lsl.w	r2, r4, r2
    2f62:	430a      	orrs	r2, r1
    2f64:	607a      	str	r2, [r7, #4]
    2f66:	e7a6      	b.n	2eb6 <_free_r+0x10e>
    2f68:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    2f6c:	d806      	bhi.n	2f7c <_free_r+0x1d4>
    2f6e:	0bcb      	lsrs	r3, r1, #15
    2f70:	f103 0078 	add.w	r0, r3, #120	; 0x78
    2f74:	f103 0277 	add.w	r2, r3, #119	; 0x77
    2f78:	00c3      	lsls	r3, r0, #3
    2f7a:	e78e      	b.n	2e9a <_free_r+0xf2>
    2f7c:	f240 5254 	movw	r2, #1364	; 0x554
    2f80:	4293      	cmp	r3, r2
    2f82:	d806      	bhi.n	2f92 <_free_r+0x1ea>
    2f84:	0c8b      	lsrs	r3, r1, #18
    2f86:	f103 007d 	add.w	r0, r3, #125	; 0x7d
    2f8a:	f103 027c 	add.w	r2, r3, #124	; 0x7c
    2f8e:	00c3      	lsls	r3, r0, #3
    2f90:	e783      	b.n	2e9a <_free_r+0xf2>
    2f92:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
    2f96:	227e      	movs	r2, #126	; 0x7e
    2f98:	e77f      	b.n	2e9a <_free_r+0xf2>
    2f9a:	f041 0301 	orr.w	r3, r1, #1
    2f9e:	606b      	str	r3, [r5, #4]
    2fa0:	f8cc 1000 	str.w	r1, [ip]
    2fa4:	e74a      	b.n	2e3c <_free_r+0x94>
    2fa6:	bf00      	nop
    2fa8:	200008e4 	.word	0x200008e4
    2fac:	20000cf0 	.word	0x20000cf0
    2fb0:	200014ec 	.word	0x200014ec
    2fb4:	00000000 	.word	0x00000000

00002fb8 <___init_veneer>:
    2fb8:	f85f f000 	ldr.w	pc, [pc]	; 2fbc <___init_veneer+0x4>
    2fbc:	60001e35 	.word	0x60001e35

00002fc0 <___reboot_Teensyduino__veneer>:
    2fc0:	f85f f000 	ldr.w	pc, [pc]	; 2fc4 <___reboot_Teensyduino__veneer+0x4>
    2fc4:	60001d8d 	.word	0x60001d8d
	...

Disassembly of section .fini:

00002fd0 <_fini>:
    2fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fd2:	bf00      	nop
