============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 17:51:31 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6218 instances
RUN-0007 : 2449 luts, 2186 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7364 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4913 nets have 2 pins
RUN-1001 : 1531 nets have [3 - 5] pins
RUN-1001 : 752 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1394     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6216 instances, 2449 luts, 2186 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29439, tnet num: 7362, tinst num: 6216, tnode num: 36615, tedge num: 48625.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.152895s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 250 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.297869s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82376e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6216.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22077e+06, overlap = 51.8438
PHY-3002 : Step(2): len = 1.05919e+06, overlap = 50.8125
PHY-3002 : Step(3): len = 613773, overlap = 78.2188
PHY-3002 : Step(4): len = 537775, overlap = 60
PHY-3002 : Step(5): len = 440404, overlap = 55.4062
PHY-3002 : Step(6): len = 391025, overlap = 73.7188
PHY-3002 : Step(7): len = 348809, overlap = 101.75
PHY-3002 : Step(8): len = 318251, overlap = 142.75
PHY-3002 : Step(9): len = 277308, overlap = 169.156
PHY-3002 : Step(10): len = 245842, overlap = 207.5
PHY-3002 : Step(11): len = 231740, overlap = 237.344
PHY-3002 : Step(12): len = 215480, overlap = 256.062
PHY-3002 : Step(13): len = 201736, overlap = 267.938
PHY-3002 : Step(14): len = 193322, overlap = 286.094
PHY-3002 : Step(15): len = 179348, overlap = 313.969
PHY-3002 : Step(16): len = 174307, overlap = 320.25
PHY-3002 : Step(17): len = 171699, overlap = 320
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27403e-05
PHY-3002 : Step(18): len = 185288, overlap = 289.031
PHY-3002 : Step(19): len = 194920, overlap = 264.531
PHY-3002 : Step(20): len = 186713, overlap = 242.656
PHY-3002 : Step(21): len = 194408, overlap = 218.312
PHY-3002 : Step(22): len = 212290, overlap = 152.75
PHY-3002 : Step(23): len = 212273, overlap = 109.594
PHY-3002 : Step(24): len = 209933, overlap = 91.4375
PHY-3002 : Step(25): len = 210514, overlap = 91.0312
PHY-3002 : Step(26): len = 201454, overlap = 80.5625
PHY-3002 : Step(27): len = 200492, overlap = 80.4688
PHY-3002 : Step(28): len = 195598, overlap = 79.1875
PHY-3002 : Step(29): len = 192544, overlap = 69.1562
PHY-3002 : Step(30): len = 186292, overlap = 78.8125
PHY-3002 : Step(31): len = 182408, overlap = 79.3438
PHY-3002 : Step(32): len = 179541, overlap = 89.1875
PHY-3002 : Step(33): len = 178052, overlap = 87.4688
PHY-3002 : Step(34): len = 174971, overlap = 88.2188
PHY-3002 : Step(35): len = 172137, overlap = 84.4375
PHY-3002 : Step(36): len = 170345, overlap = 83.7812
PHY-3002 : Step(37): len = 167430, overlap = 83.0938
PHY-3002 : Step(38): len = 167667, overlap = 81.9062
PHY-3002 : Step(39): len = 165729, overlap = 77.0312
PHY-3002 : Step(40): len = 166004, overlap = 79.9688
PHY-3002 : Step(41): len = 165458, overlap = 74.6875
PHY-3002 : Step(42): len = 163457, overlap = 67.2188
PHY-3002 : Step(43): len = 162746, overlap = 66.0625
PHY-3002 : Step(44): len = 161093, overlap = 66.4062
PHY-3002 : Step(45): len = 161400, overlap = 64.875
PHY-3002 : Step(46): len = 160334, overlap = 64.375
PHY-3002 : Step(47): len = 159872, overlap = 60.1562
PHY-3002 : Step(48): len = 160207, overlap = 53.9062
PHY-3002 : Step(49): len = 158731, overlap = 49.6562
PHY-3002 : Step(50): len = 158361, overlap = 47.875
PHY-3002 : Step(51): len = 157714, overlap = 44.4062
PHY-3002 : Step(52): len = 157267, overlap = 48.125
PHY-3002 : Step(53): len = 157069, overlap = 46.0625
PHY-3002 : Step(54): len = 156955, overlap = 51.875
PHY-3002 : Step(55): len = 154745, overlap = 43.1562
PHY-3002 : Step(56): len = 154008, overlap = 46.125
PHY-3002 : Step(57): len = 153735, overlap = 45.875
PHY-3002 : Step(58): len = 153700, overlap = 48.8125
PHY-3002 : Step(59): len = 153682, overlap = 46.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.54806e-05
PHY-3002 : Step(60): len = 153026, overlap = 44.3125
PHY-3002 : Step(61): len = 153153, overlap = 44.3125
PHY-3002 : Step(62): len = 153594, overlap = 44.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.09612e-05
PHY-3002 : Step(63): len = 156247, overlap = 34.4062
PHY-3002 : Step(64): len = 156961, overlap = 34.6562
PHY-3002 : Step(65): len = 161304, overlap = 36.875
PHY-3002 : Step(66): len = 163385, overlap = 34.4688
PHY-3002 : Step(67): len = 163990, overlap = 33.9688
PHY-3002 : Step(68): len = 164702, overlap = 39.2188
PHY-3002 : Step(69): len = 165160, overlap = 39.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.96248e-05
PHY-3002 : Step(70): len = 165122, overlap = 28.3125
PHY-3002 : Step(71): len = 165207, overlap = 28.3125
PHY-3002 : Step(72): len = 167138, overlap = 30.5625
PHY-3002 : Step(73): len = 167768, overlap = 28.3125
PHY-3002 : Step(74): len = 170002, overlap = 30.6562
PHY-3002 : Step(75): len = 173265, overlap = 30.9062
PHY-3002 : Step(76): len = 180410, overlap = 25.4062
PHY-3002 : Step(77): len = 187896, overlap = 40.7188
PHY-3002 : Step(78): len = 187484, overlap = 40.0312
PHY-3002 : Step(79): len = 186604, overlap = 39.9375
PHY-3002 : Step(80): len = 185691, overlap = 38.8125
PHY-3002 : Step(81): len = 186785, overlap = 38.1562
PHY-3002 : Step(82): len = 188066, overlap = 37.9688
PHY-3002 : Step(83): len = 186838, overlap = 37.1875
PHY-3002 : Step(84): len = 185853, overlap = 34.4062
PHY-3002 : Step(85): len = 185172, overlap = 29.3125
PHY-3002 : Step(86): len = 185209, overlap = 27.5938
PHY-3002 : Step(87): len = 185877, overlap = 34.3125
PHY-3002 : Step(88): len = 183815, overlap = 33.6562
PHY-3002 : Step(89): len = 182750, overlap = 32.5
PHY-3002 : Step(90): len = 183080, overlap = 34.3125
PHY-3002 : Step(91): len = 183233, overlap = 35.1875
PHY-3002 : Step(92): len = 183476, overlap = 34.875
PHY-3002 : Step(93): len = 183426, overlap = 34.75
PHY-3002 : Step(94): len = 183366, overlap = 30
PHY-3002 : Step(95): len = 184339, overlap = 27.625
PHY-3002 : Step(96): len = 184135, overlap = 28.375
PHY-3002 : Step(97): len = 183594, overlap = 30.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00019925
PHY-3002 : Step(98): len = 184171, overlap = 30.875
PHY-3002 : Step(99): len = 184296, overlap = 30.875
PHY-3002 : Step(100): len = 184615, overlap = 23.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024150s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (258.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220144, over cnt = 887(2%), over = 3701, worst = 28
PHY-1001 : End global iterations;  0.415116s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (139.3%)

PHY-1001 : Congestion index: top1 = 48.51, top5 = 36.23, top10 = 30.12, top15 = 26.46.
PHY-3001 : End congestion estimation;  0.528086s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (133.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173903s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.69985e-06
PHY-3002 : Step(101): len = 184662, overlap = 47.25
PHY-3002 : Step(102): len = 184731, overlap = 46.8438
PHY-3002 : Step(103): len = 173467, overlap = 57.5
PHY-3002 : Step(104): len = 172530, overlap = 58.8438
PHY-3002 : Step(105): len = 167612, overlap = 58.0312
PHY-3002 : Step(106): len = 167573, overlap = 57.9375
PHY-3002 : Step(107): len = 165198, overlap = 57.5938
PHY-3002 : Step(108): len = 165096, overlap = 58.0938
PHY-3002 : Step(109): len = 164707, overlap = 61.9375
PHY-3002 : Step(110): len = 163337, overlap = 61.2188
PHY-3002 : Step(111): len = 163200, overlap = 61.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53997e-05
PHY-3002 : Step(112): len = 164460, overlap = 63.5
PHY-3002 : Step(113): len = 164460, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.07994e-05
PHY-3002 : Step(114): len = 168901, overlap = 60.3125
PHY-3002 : Step(115): len = 169237, overlap = 59.25
PHY-3002 : Step(116): len = 173252, overlap = 56.4688
PHY-3002 : Step(117): len = 173602, overlap = 56.0938
PHY-3002 : Step(118): len = 176565, overlap = 53.4688
PHY-3002 : Step(119): len = 177578, overlap = 55.625
PHY-3002 : Step(120): len = 177822, overlap = 54.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 519/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 203616, over cnt = 812(2%), over = 3680, worst = 52
PHY-1001 : End global iterations;  0.326308s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (191.5%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 36.45, top10 = 30.04, top15 = 26.08.
PHY-3001 : End congestion estimation;  0.440988s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (170.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167518s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.60447e-05
PHY-3002 : Step(121): len = 178710, overlap = 246.188
PHY-3002 : Step(122): len = 178710, overlap = 246.188
PHY-3002 : Step(123): len = 177528, overlap = 238.5
PHY-3002 : Step(124): len = 177622, overlap = 236.625
PHY-3002 : Step(125): len = 177711, overlap = 235.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.20895e-05
PHY-3002 : Step(126): len = 185441, overlap = 194.594
PHY-3002 : Step(127): len = 186839, overlap = 187.5
PHY-3002 : Step(128): len = 194699, overlap = 142.906
PHY-3002 : Step(129): len = 198096, overlap = 116.344
PHY-3002 : Step(130): len = 199251, overlap = 106
PHY-3002 : Step(131): len = 198110, overlap = 87.8125
PHY-3002 : Step(132): len = 198163, overlap = 86
PHY-3002 : Step(133): len = 197346, overlap = 82.7812
PHY-3002 : Step(134): len = 196015, overlap = 80.625
PHY-3002 : Step(135): len = 195846, overlap = 79.4062
PHY-3002 : Step(136): len = 195661, overlap = 72.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104179
PHY-3002 : Step(137): len = 199995, overlap = 65.0625
PHY-3002 : Step(138): len = 201222, overlap = 64.4375
PHY-3002 : Step(139): len = 202688, overlap = 62.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204491
PHY-3002 : Step(140): len = 208053, overlap = 56.375
PHY-3002 : Step(141): len = 212790, overlap = 49.3125
PHY-3002 : Step(142): len = 218903, overlap = 44.4062
PHY-3002 : Step(143): len = 220868, overlap = 41.6562
PHY-3002 : Step(144): len = 219126, overlap = 39.875
PHY-3002 : Step(145): len = 218062, overlap = 42.9375
PHY-3002 : Step(146): len = 216916, overlap = 43.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399241
PHY-3002 : Step(147): len = 220309, overlap = 41.625
PHY-3002 : Step(148): len = 222236, overlap = 40.375
PHY-3002 : Step(149): len = 225454, overlap = 38.8438
PHY-3002 : Step(150): len = 227767, overlap = 33.9688
PHY-3002 : Step(151): len = 231658, overlap = 30.6875
PHY-3002 : Step(152): len = 234925, overlap = 27.0312
PHY-3002 : Step(153): len = 235962, overlap = 25.4062
PHY-3002 : Step(154): len = 236073, overlap = 21.875
PHY-3002 : Step(155): len = 235747, overlap = 24.125
PHY-3002 : Step(156): len = 234711, overlap = 22.6562
PHY-3002 : Step(157): len = 233937, overlap = 23.6875
PHY-3002 : Step(158): len = 233943, overlap = 23.1562
PHY-3002 : Step(159): len = 233973, overlap = 25.9375
PHY-3002 : Step(160): len = 233214, overlap = 25.1875
PHY-3002 : Step(161): len = 232388, overlap = 26.25
PHY-3002 : Step(162): len = 231756, overlap = 27.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000798482
PHY-3002 : Step(163): len = 233424, overlap = 28.4375
PHY-3002 : Step(164): len = 234654, overlap = 25.9688
PHY-3002 : Step(165): len = 235723, overlap = 24.6562
PHY-3002 : Step(166): len = 236962, overlap = 25.0312
PHY-3002 : Step(167): len = 238325, overlap = 24.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00135684
PHY-3002 : Step(168): len = 239283, overlap = 24.25
PHY-3002 : Step(169): len = 240601, overlap = 24.5938
PHY-3002 : Step(170): len = 243051, overlap = 25.0625
PHY-3002 : Step(171): len = 247867, overlap = 26.625
PHY-3002 : Step(172): len = 250553, overlap = 25.75
PHY-3002 : Step(173): len = 251342, overlap = 25.4375
PHY-3002 : Step(174): len = 251688, overlap = 23.9062
PHY-3002 : Step(175): len = 251917, overlap = 23.0312
PHY-3002 : Step(176): len = 252232, overlap = 22.8438
PHY-3002 : Step(177): len = 252553, overlap = 21.0625
PHY-3002 : Step(178): len = 253357, overlap = 17.2812
PHY-3002 : Step(179): len = 254224, overlap = 14.8438
PHY-3002 : Step(180): len = 254633, overlap = 16.5312
PHY-3002 : Step(181): len = 255282, overlap = 15.1562
PHY-3002 : Step(182): len = 255493, overlap = 14.0938
PHY-3002 : Step(183): len = 255601, overlap = 15.0938
PHY-3002 : Step(184): len = 255382, overlap = 15.8125
PHY-3002 : Step(185): len = 254955, overlap = 15.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00256923
PHY-3002 : Step(186): len = 255891, overlap = 15.625
PHY-3002 : Step(187): len = 256853, overlap = 16.4062
PHY-3002 : Step(188): len = 257570, overlap = 15.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29439, tnet num: 7362, tinst num: 6216, tnode num: 36615, tedge num: 48625.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.256045s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (99.5%)

RUN-1004 : used memory is 308 MB, reserved memory is 290 MB, peak memory is 322 MB
OPT-1001 : Total overflow 199.47 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 92/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315616, over cnt = 979(2%), over = 2928, worst = 20
PHY-1001 : End global iterations;  0.568095s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 40.37, top5 = 32.02, top10 = 28.12, top15 = 25.71.
PHY-1001 : End incremental global routing;  0.686368s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (159.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189468s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (99.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.003837s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (141.6%)

OPT-1001 : Current memory(MB): used = 318, reserve = 299, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6059/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315616, over cnt = 979(2%), over = 2928, worst = 20
PHY-1002 : len = 326752, over cnt = 594(1%), over = 1408, worst = 13
PHY-1002 : len = 334056, over cnt = 220(0%), over = 482, worst = 12
PHY-1002 : len = 337456, over cnt = 16(0%), over = 39, worst = 6
PHY-1002 : len = 337688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442165s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (144.9%)

PHY-1001 : Congestion index: top1 = 34.09, top5 = 28.81, top10 = 25.77, top15 = 23.90.
OPT-1001 : End congestion update;  0.555634s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (132.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136178s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.692488s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (126.4%)

OPT-1001 : Current memory(MB): used = 321, reserve = 303, peak = 322.
OPT-1001 : End physical optimization;  3.008742s wall, 3.484375s user + 0.109375s system = 3.593750s CPU (119.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2449 LUT to BLE ...
SYN-4008 : Packed 2449 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 518 SEQ with LUT/SLICE
SYN-4006 : 977 single LUT's are left
SYN-4006 : 535 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2984/5585 primitive instances ...
PHY-3001 : End packing;  0.289570s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3280 instances
RUN-1001 : 1554 mslices, 1554 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6303 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3830 nets have 2 pins
RUN-1001 : 1533 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3278 instances, 3108 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1035 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 257330, Over = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3153/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326480, over cnt = 359(1%), over = 557, worst = 7
PHY-1002 : len = 328080, over cnt = 228(0%), over = 308, worst = 5
PHY-1002 : len = 330472, over cnt = 71(0%), over = 81, worst = 3
PHY-1002 : len = 331152, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 331312, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.572684s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 27.80, top10 = 24.80, top15 = 22.89.
PHY-3001 : End congestion estimation;  0.717013s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (137.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6301, tinst num: 3278, tnode num: 30847, tedge num: 44178.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.300877s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.9%)

RUN-1004 : used memory is 329 MB, reserved memory is 312 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.473310s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.90079e-05
PHY-3002 : Step(189): len = 241185, overlap = 34.5
PHY-3002 : Step(190): len = 232705, overlap = 46
PHY-3002 : Step(191): len = 224265, overlap = 54
PHY-3002 : Step(192): len = 220669, overlap = 59.5
PHY-3002 : Step(193): len = 218793, overlap = 61.25
PHY-3002 : Step(194): len = 216980, overlap = 63
PHY-3002 : Step(195): len = 216683, overlap = 65
PHY-3002 : Step(196): len = 215734, overlap = 64
PHY-3002 : Step(197): len = 215203, overlap = 62.25
PHY-3002 : Step(198): len = 214871, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.80158e-05
PHY-3002 : Step(199): len = 220711, overlap = 59.5
PHY-3002 : Step(200): len = 223022, overlap = 58
PHY-3002 : Step(201): len = 227615, overlap = 52.25
PHY-3002 : Step(202): len = 227642, overlap = 50.5
PHY-3002 : Step(203): len = 227738, overlap = 49
PHY-3002 : Step(204): len = 227128, overlap = 45.5
PHY-3002 : Step(205): len = 227081, overlap = 45.75
PHY-3002 : Step(206): len = 227107, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190224
PHY-3002 : Step(207): len = 233630, overlap = 41
PHY-3002 : Step(208): len = 238267, overlap = 41.25
PHY-3002 : Step(209): len = 241583, overlap = 38.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000380448
PHY-3002 : Step(210): len = 246141, overlap = 33.25
PHY-3002 : Step(211): len = 252087, overlap = 28.25
PHY-3002 : Step(212): len = 255418, overlap = 24.5
PHY-3002 : Step(213): len = 255602, overlap = 23.75
PHY-3002 : Step(214): len = 254982, overlap = 23
PHY-3002 : Step(215): len = 254535, overlap = 23
PHY-3002 : Step(216): len = 254707, overlap = 21.75
PHY-3002 : Step(217): len = 255032, overlap = 22.25
PHY-3002 : Step(218): len = 255651, overlap = 21.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000760896
PHY-3002 : Step(219): len = 259476, overlap = 21.5
PHY-3002 : Step(220): len = 264013, overlap = 19.25
PHY-3002 : Step(221): len = 267054, overlap = 18.25
PHY-3002 : Step(222): len = 267727, overlap = 17.5
PHY-3002 : Step(223): len = 268297, overlap = 15.25
PHY-3002 : Step(224): len = 269003, overlap = 16.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00128707
PHY-3002 : Step(225): len = 271573, overlap = 16
PHY-3002 : Step(226): len = 272865, overlap = 16
PHY-3002 : Step(227): len = 274338, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.968731s wall, 0.640625s user + 1.828125s system = 2.468750s CPU (254.8%)

PHY-3001 : Trial Legalized: Len = 287048
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 123/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 355568, over cnt = 481(1%), over = 831, worst = 7
PHY-1002 : len = 359040, over cnt = 272(0%), over = 393, worst = 6
PHY-1002 : len = 361176, over cnt = 126(0%), over = 178, worst = 4
PHY-1002 : len = 362888, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 363176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.917574s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 34.44, top5 = 29.08, top10 = 26.18, top15 = 24.37.
PHY-3001 : End congestion estimation;  1.070811s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (154.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167261s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114527
PHY-3002 : Step(228): len = 267712, overlap = 2.25
PHY-3002 : Step(229): len = 258010, overlap = 8.5
PHY-3002 : Step(230): len = 255239, overlap = 7.75
PHY-3002 : Step(231): len = 254675, overlap = 9
PHY-3002 : Step(232): len = 253398, overlap = 11.25
PHY-3002 : Step(233): len = 252664, overlap = 9.75
PHY-3002 : Step(234): len = 252173, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 258080, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021372s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.2%)

PHY-3001 : 26 instances has been re-located, deltaX = 4, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 258578, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6301, tinst num: 3278, tnode num: 30847, tedge num: 44178.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.324257s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.1%)

RUN-1004 : used memory is 332 MB, reserved memory is 317 MB, peak memory is 339 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1538/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328888, over cnt = 478(1%), over = 712, worst = 6
PHY-1002 : len = 331128, over cnt = 281(0%), over = 371, worst = 6
PHY-1002 : len = 333144, over cnt = 146(0%), over = 184, worst = 3
PHY-1002 : len = 334528, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 334800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.802043s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (144.2%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 28.08, top10 = 25.24, top15 = 23.41.
PHY-1001 : End incremental global routing;  0.950991s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (138.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.180568s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.260641s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (128.9%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 339.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049837s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (62.7%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 28.08, top10 = 25.24, top15 = 23.41.
OPT-1001 : End congestion update;  0.190947s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123288s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.314372s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 336, reserve = 319, peak = 339.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128549s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044083s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 28.08, top10 = 25.24, top15 = 23.41.
PHY-1001 : End incremental global routing;  0.169383s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165730s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5326/6303.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044357s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 28.08, top10 = 25.24, top15 = 23.41.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122825s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.707422s wall, 3.984375s user + 0.046875s system = 4.031250s CPU (108.7%)

RUN-1003 : finish command "place" in  23.837264s wall, 40.859375s user + 11.984375s system = 52.843750s CPU (221.7%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 339 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3280 instances
RUN-1001 : 1554 mslices, 1554 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6303 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3830 nets have 2 pins
RUN-1001 : 1533 nets have [3 - 5] pins
RUN-1001 : 776 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6301, tinst num: 3278, tnode num: 30847, tedge num: 44178.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.287297s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 361 MB
PHY-1001 : 1554 mslices, 1554 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6301 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321376, over cnt = 542(1%), over = 872, worst = 7
PHY-1002 : len = 324944, over cnt = 307(0%), over = 420, worst = 6
PHY-1002 : len = 327584, over cnt = 132(0%), over = 197, worst = 4
PHY-1002 : len = 329600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.825528s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (143.8%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 27.92, top10 = 25.08, top15 = 23.23.
PHY-1001 : End global routing;  0.961786s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (136.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 358, reserve = 342, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 614, reserve = 600, peak = 614.
PHY-1001 : End build detailed router design. 3.967730s wall, 3.906250s user + 0.046875s system = 3.953125s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89720, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.243701s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 647, reserve = 634, peak = 647.
PHY-1001 : End phase 1; 4.250024s wall, 4.250000s user + 0.015625s system = 4.265625s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2448 net; 3.591011s wall, 3.593750s user + 0.000000s system = 3.593750s CPU (100.1%)

PHY-1022 : len = 849912, over cnt = 147(0%), over = 147, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End initial routed; 10.327891s wall, 18.937500s user + 0.062500s system = 19.000000s CPU (184.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5087(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.648356s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 658, reserve = 645, peak = 658.
PHY-1001 : End phase 2; 11.976317s wall, 20.578125s user + 0.062500s system = 20.640625s CPU (172.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 849912, over cnt = 147(0%), over = 147, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 848920, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.313629s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (119.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 849096, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.145602s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 849088, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.055658s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5087(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.633314s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.764097s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End phase 3; 3.095952s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (101.9%)

PHY-1003 : Routed, final wirelength = 849088
PHY-1001 : Current memory(MB): used = 694, reserve = 682, peak = 694.
PHY-1001 : End export database. 0.023475s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-1001 : End detail routing;  23.607179s wall, 32.187500s user + 0.156250s system = 32.343750s CPU (137.0%)

RUN-1003 : finish command "route" in  26.114766s wall, 35.062500s user + 0.156250s system = 35.218750s CPU (134.9%)

RUN-1004 : used memory is 627 MB, reserved memory is 615 MB, peak memory is 694 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5362   out of  19600   27.36%
#reg                     2189   out of  19600   11.17%
#le                      5897
  #lut only              3708   out of   5897   62.88%
  #reg only               535   out of   5897    9.07%
  #lut&reg               1654   out of   5897   28.05%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                973
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             36
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/u_i2c_write/success_out_reg_syn_22.q0              21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/u_i2c_write/scl_output_enable_n1_syn_41.q0         17
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_20.f0                        11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg6_syn_40.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5897   |3951    |1411    |2189    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |767    |502     |161     |387     |2       |0       |
|    command1                          |command                                    |59     |58      |0       |44      |0       |0       |
|    control1                          |control_interface                          |98     |58      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |124    |71      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |71      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |25      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |24      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |119    |63      |18      |92      |1       |0       |
|      dcfifo_component                |softfifo                                   |119    |63      |18      |92      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |21      |0       |27      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |6      |6       |0       |4       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |115    |68      |44      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |566    |555     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |167    |167     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |47      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |4120   |2564    |1170    |1562    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |182    |124     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |114     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |112     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |107     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |920    |640     |249     |246     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |743    |432     |235     |285     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |507    |308     |190     |144     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |236    |124     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |732    |437     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |7       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |237    |132     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |734    |427     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |234    |117     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |89     |29      |14      |64      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |352    |214     |92      |153     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |98      |47      |40      |0       |0       |
|      u_three_martix_2                |three_martix                               |207    |116     |45      |113     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |50     |50      |0       |30      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |161    |139     |10      |32      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3749  
    #2          2       671   
    #3          3       548   
    #4          4       266   
    #5        5-10      788   
    #6        11-50     126   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3278
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6303, pip num: 60108
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3109 valid insts, and 184113 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.981926s wall, 69.671875s user + 0.687500s system = 70.359375s CPU (1176.2%)

RUN-1004 : used memory is 650 MB, reserved memory is 643 MB, peak memory is 814 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_175131.log"
