<stg><name>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_326 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_327 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_328 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_329 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_330 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_331 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_332 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_333 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_334 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_335 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_336 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %empty_337 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %empty_338 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %empty_339 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %empty_340 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:37 %store_ln62 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i32 0, i32 %empty_340

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 0, i32 %empty_339

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 0, i32 %empty_338

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 0, i32 %empty_337

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 0, i32 %empty_336

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 0, i32 %empty_335

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 0, i32 %empty_334

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 0, i32 %empty_333

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 0, i32 %empty_332

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 0, i32 %empty_331

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 0, i32 %empty_330

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 0, i32 %empty_329

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i32 0, i32 %empty_328

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i32 0, i32 %empty_327

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i32 0, i32 %empty_326

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:54 %br_ln62 = br void %VITIS_LOOP_64_5

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_64_5:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_64_5:1 %add_ln53 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_64_5:2 %icmp_ln53 = icmp_eq  i16 %indvar_flatten_load, i16 36864

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_5:3 %br_ln53 = br i1 %icmp_ln53, void %for.inc46, void %for.end51.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc46:16 %i_load = load i10 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:19 %icmp_ln62 = icmp_ult  i10 %i_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc46:20 %select_ln53 = select i1 %icmp_ln62, i10 %i_load, i10 0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:38 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %select_ln53, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="6">
<![CDATA[
for.inc46:39 %zext_ln62 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:43 %vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:44 %muxLogicRAMAddr_to_vec_local_load = muxlogic i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:45 %vec_local_load = load i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:53 %vec_local_1_addr = getelementptr i32 %vec_local_1, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:54 %muxLogicRAMAddr_to_vec_local_1_load = muxlogic i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_1_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:55 %vec_local_1_load = load i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="vec_local_1_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:63 %vec_local_2_addr = getelementptr i32 %vec_local_2, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_2_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:64 %muxLogicRAMAddr_to_vec_local_2_load = muxlogic i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_2_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:65 %vec_local_2_load = load i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="vec_local_2_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:73 %vec_local_3_addr = getelementptr i32 %vec_local_3, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_3_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:74 %muxLogicRAMAddr_to_vec_local_3_load = muxlogic i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_3_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:75 %vec_local_3_load = load i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="vec_local_3_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:83 %vec_local_4_addr = getelementptr i32 %vec_local_4, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_4_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:84 %muxLogicRAMAddr_to_vec_local_4_load = muxlogic i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_4_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:85 %vec_local_4_load = load i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="vec_local_4_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:93 %vec_local_5_addr = getelementptr i32 %vec_local_5, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_5_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:94 %muxLogicRAMAddr_to_vec_local_5_load = muxlogic i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_5_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:95 %vec_local_5_load = load i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="vec_local_5_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:103 %vec_local_6_addr = getelementptr i32 %vec_local_6, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_6_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:104 %muxLogicRAMAddr_to_vec_local_6_load = muxlogic i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_6_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:105 %vec_local_6_load = load i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="vec_local_6_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:113 %vec_local_7_addr = getelementptr i32 %vec_local_7, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_7_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:114 %muxLogicRAMAddr_to_vec_local_7_load = muxlogic i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_7_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:115 %vec_local_7_load = load i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="vec_local_7_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:123 %vec_local_8_addr = getelementptr i32 %vec_local_8, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_8_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:124 %muxLogicRAMAddr_to_vec_local_8_load = muxlogic i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_8_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:125 %vec_local_8_load = load i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="vec_local_8_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:133 %vec_local_9_addr = getelementptr i32 %vec_local_9, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_9_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:134 %muxLogicRAMAddr_to_vec_local_9_load = muxlogic i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_9_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:135 %vec_local_9_load = load i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="vec_local_9_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:143 %vec_local_10_addr = getelementptr i32 %vec_local_10, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_10_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:144 %muxLogicRAMAddr_to_vec_local_10_load = muxlogic i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_10_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:145 %vec_local_10_load = load i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="vec_local_10_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:153 %vec_local_11_addr = getelementptr i32 %vec_local_11, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_11_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:154 %muxLogicRAMAddr_to_vec_local_11_load = muxlogic i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_11_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:155 %vec_local_11_load = load i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="vec_local_11_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:163 %vec_local_12_addr = getelementptr i32 %vec_local_12, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_12_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:164 %muxLogicRAMAddr_to_vec_local_12_load = muxlogic i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_12_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:165 %vec_local_12_load = load i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="vec_local_12_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:173 %vec_local_13_addr = getelementptr i32 %vec_local_13, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_13_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:174 %muxLogicRAMAddr_to_vec_local_13_load = muxlogic i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_13_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:175 %vec_local_13_load = load i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="vec_local_13_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:183 %vec_local_14_addr = getelementptr i32 %vec_local_14, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_14_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:184 %muxLogicRAMAddr_to_vec_local_14_load = muxlogic i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_14_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:185 %vec_local_14_load = load i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="vec_local_14_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46:193 %vec_local_15_addr = getelementptr i32 %vec_local_15, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="vec_local_15_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:194 %muxLogicRAMAddr_to_vec_local_15_load = muxlogic i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_local_15_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:195 %vec_local_15_load = load i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="vec_local_15_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:200 %add_ln62 = add i10 %select_ln53, i10 16

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46:201 %icmp_ln62_1 = icmp_ult  i10 %add_ln62, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:251 %br_ln62 = br i1 %icmp_ln62_1, void %last.iter.VITIS_LOOP_64_5.split, void %new.latch.VITIS_LOOP_64_5.split

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:0 %store_ln53 = store i16 %add_ln53, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:1 %store_ln62 = store i10 %add_ln62, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:0 %p_load30 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load30"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:36 %select_ln53_16 = select i1 %icmp_ln62, i32 %p_load30, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_16"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32">
<![CDATA[
for.inc46:40 %muxLogicFIFOCE_to_mat_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc46:41 %mat_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:42 %mat_val = bitcast i32 %mat_stream_read

]]></Node>
<StgValue><ssdm name="mat_val"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:45 %vec_local_load = load i8 %vec_local_addr

]]></Node>
<StgValue><ssdm name="vec_local_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:46 %muxLogicI0_to_add = muxlogic i32 %vec_local_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:47 %muxLogicI1_to_add = muxlogic i32 %mat_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:48 %muxLogicI2_to_add = muxlogic i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:55 %vec_local_1_load = load i8 %vec_local_1_addr

]]></Node>
<StgValue><ssdm name="vec_local_1_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:65 %vec_local_2_load = load i8 %vec_local_2_addr

]]></Node>
<StgValue><ssdm name="vec_local_2_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:75 %vec_local_3_load = load i8 %vec_local_3_addr

]]></Node>
<StgValue><ssdm name="vec_local_3_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:85 %vec_local_4_load = load i8 %vec_local_4_addr

]]></Node>
<StgValue><ssdm name="vec_local_4_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:95 %vec_local_5_load = load i8 %vec_local_5_addr

]]></Node>
<StgValue><ssdm name="vec_local_5_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:105 %vec_local_6_load = load i8 %vec_local_6_addr

]]></Node>
<StgValue><ssdm name="vec_local_6_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:115 %vec_local_7_load = load i8 %vec_local_7_addr

]]></Node>
<StgValue><ssdm name="vec_local_7_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:125 %vec_local_8_load = load i8 %vec_local_8_addr

]]></Node>
<StgValue><ssdm name="vec_local_8_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:135 %vec_local_9_load = load i8 %vec_local_9_addr

]]></Node>
<StgValue><ssdm name="vec_local_9_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:145 %vec_local_10_load = load i8 %vec_local_10_addr

]]></Node>
<StgValue><ssdm name="vec_local_10_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:155 %vec_local_11_load = load i8 %vec_local_11_addr

]]></Node>
<StgValue><ssdm name="vec_local_11_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:165 %vec_local_12_load = load i8 %vec_local_12_addr

]]></Node>
<StgValue><ssdm name="vec_local_12_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:175 %vec_local_13_load = load i8 %vec_local_13_addr

]]></Node>
<StgValue><ssdm name="vec_local_13_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:185 %vec_local_14_load = load i8 %vec_local_14_addr

]]></Node>
<StgValue><ssdm name="vec_local_14_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
for.inc46:195 %vec_local_15_load = load i8 %vec_local_15_addr

]]></Node>
<StgValue><ssdm name="vec_local_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:1 %p_load29 = load i32 %empty_326

]]></Node>
<StgValue><ssdm name="p_load29"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:35 %select_ln53_15 = select i1 %icmp_ln62, i32 %p_load29, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_15"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:49 %add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32">
<![CDATA[
for.inc46:50 %muxLogicFIFOCE_to_mat_stream_read_1 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:51 %mat_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:52 %mat_val_1 = bitcast i32 %mat_stream_read_1

]]></Node>
<StgValue><ssdm name="mat_val_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:56 %muxLogicI0_to_add31_s = muxlogic i32 %vec_local_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_s"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:57 %muxLogicI1_to_add31_s = muxlogic i32 %mat_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_s"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:58 %muxLogicI2_to_add31_s = muxlogic i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:2 %p_load28 = load i32 %empty_327

]]></Node>
<StgValue><ssdm name="p_load28"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:34 %select_ln53_14 = select i1 %icmp_ln62, i32 %p_load28, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_14"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:49 %add = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_load, i32 %mat_val, i32 %select_ln53_16

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:59 %add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_1, i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="add31_s"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32">
<![CDATA[
for.inc46:60 %muxLogicFIFOCE_to_mat_stream_read_2 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:61 %mat_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_2"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:62 %mat_val_2 = bitcast i32 %mat_stream_read_2

]]></Node>
<StgValue><ssdm name="mat_val_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:66 %muxLogicI0_to_add31_1 = muxlogic i32 %vec_local_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:67 %muxLogicI1_to_add31_1 = muxlogic i32 %mat_val_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:68 %muxLogicI2_to_add31_1 = muxlogic i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:17 %store_ln68 = store i32 %add, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:3 %p_load27 = load i32 %empty_328

]]></Node>
<StgValue><ssdm name="p_load27"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:33 %select_ln53_13 = select i1 %icmp_ln62, i32 %p_load27, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_13"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:59 %add31_s = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_1_load, i32 %mat_val_1, i32 %select_ln53_15

]]></Node>
<StgValue><ssdm name="add31_s"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:69 %add31_1 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_2, i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="add31_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32">
<![CDATA[
for.inc46:70 %muxLogicFIFOCE_to_mat_stream_read_3 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:71 %mat_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:72 %mat_val_3 = bitcast i32 %mat_stream_read_3

]]></Node>
<StgValue><ssdm name="mat_val_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:76 %muxLogicI0_to_add31_2 = muxlogic i32 %vec_local_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:77 %muxLogicI1_to_add31_2 = muxlogic i32 %mat_val_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:78 %muxLogicI2_to_add31_2 = muxlogic i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:202 %muxLogicI0_to_result = muxlogic i32 %add

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:203 %muxLogicI1_to_result = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:204 %result = fadd i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:16 %store_ln68 = store i32 %add31_s, i32 %empty_326

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
for.end51.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:4 %p_load26 = load i32 %empty_329

]]></Node>
<StgValue><ssdm name="p_load26"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:32 %select_ln53_12 = select i1 %icmp_ln62, i32 %p_load26, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_12"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:69 %add31_1 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_2_load, i32 %mat_val_2, i32 %select_ln53_14

]]></Node>
<StgValue><ssdm name="add31_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:79 %add31_2 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_3, i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="add31_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32">
<![CDATA[
for.inc46:80 %muxLogicFIFOCE_to_mat_stream_read_4 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:81 %mat_stream_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:82 %mat_val_4 = bitcast i32 %mat_stream_read_4

]]></Node>
<StgValue><ssdm name="mat_val_4"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:86 %muxLogicI0_to_add31_3 = muxlogic i32 %vec_local_4_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_3"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:87 %muxLogicI1_to_add31_3 = muxlogic i32 %mat_val_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_3"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:88 %muxLogicI2_to_add31_3 = muxlogic i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_3"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:205 %muxLogicI0_to_result_1 = muxlogic i32 %result

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:206 %muxLogicI1_to_result_1 = muxlogic i32 %add31_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_1"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:207 %result_1 = fadd i32 %result, i32 %add31_s

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:15 %store_ln68 = store i32 %add31_1, i32 %empty_327

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:5 %p_load25 = load i32 %empty_330

]]></Node>
<StgValue><ssdm name="p_load25"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:31 %select_ln53_11 = select i1 %icmp_ln62, i32 %p_load25, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_11"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:79 %add31_2 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_3_load, i32 %mat_val_3, i32 %select_ln53_13

]]></Node>
<StgValue><ssdm name="add31_2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:89 %add31_3 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_4, i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="add31_3"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32">
<![CDATA[
for.inc46:90 %muxLogicFIFOCE_to_mat_stream_read_5 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_5"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:91 %mat_stream_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_5"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:92 %mat_val_5 = bitcast i32 %mat_stream_read_5

]]></Node>
<StgValue><ssdm name="mat_val_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:96 %muxLogicI0_to_add31_4 = muxlogic i32 %vec_local_5_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:97 %muxLogicI1_to_add31_4 = muxlogic i32 %mat_val_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:98 %muxLogicI2_to_add31_4 = muxlogic i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_4"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:208 %muxLogicI0_to_result_2 = muxlogic i32 %result_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_2"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:209 %muxLogicI1_to_result_2 = muxlogic i32 %add31_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_2"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:210 %result_2 = fadd i32 %result_1, i32 %add31_1

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:14 %store_ln68 = store i32 %add31_2, i32 %empty_328

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:6 %p_load24 = load i32 %empty_331

]]></Node>
<StgValue><ssdm name="p_load24"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:30 %select_ln53_10 = select i1 %icmp_ln62, i32 %p_load24, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_10"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:89 %add31_3 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_4_load, i32 %mat_val_4, i32 %select_ln53_12

]]></Node>
<StgValue><ssdm name="add31_3"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:99 %add31_4 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_5, i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="add31_4"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32">
<![CDATA[
for.inc46:100 %muxLogicFIFOCE_to_mat_stream_read_6 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_6"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:101 %mat_stream_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_6"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:102 %mat_val_6 = bitcast i32 %mat_stream_read_6

]]></Node>
<StgValue><ssdm name="mat_val_6"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:106 %muxLogicI0_to_add31_5 = muxlogic i32 %vec_local_6_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_5"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:107 %muxLogicI1_to_add31_5 = muxlogic i32 %mat_val_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_5"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:108 %muxLogicI2_to_add31_5 = muxlogic i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_5"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:211 %muxLogicI0_to_result_3 = muxlogic i32 %result_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_3"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:212 %muxLogicI1_to_result_3 = muxlogic i32 %add31_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_3"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:213 %result_3 = fadd i32 %result_2, i32 %add31_2

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:13 %store_ln68 = store i32 %add31_3, i32 %empty_329

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:7 %p_load23 = load i32 %empty_332

]]></Node>
<StgValue><ssdm name="p_load23"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:29 %select_ln53_9 = select i1 %icmp_ln62, i32 %p_load23, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_9"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:99 %add31_4 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_5_load, i32 %mat_val_5, i32 %select_ln53_11

]]></Node>
<StgValue><ssdm name="add31_4"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:109 %add31_5 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_6, i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="add31_5"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32">
<![CDATA[
for.inc46:110 %muxLogicFIFOCE_to_mat_stream_read_7 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_7"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:111 %mat_stream_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_7"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:112 %mat_val_7 = bitcast i32 %mat_stream_read_7

]]></Node>
<StgValue><ssdm name="mat_val_7"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:116 %muxLogicI0_to_add31_6 = muxlogic i32 %vec_local_7_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_6"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:117 %muxLogicI1_to_add31_6 = muxlogic i32 %mat_val_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_6"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:118 %muxLogicI2_to_add31_6 = muxlogic i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_6"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:214 %muxLogicI0_to_result_4 = muxlogic i32 %result_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_4"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:215 %muxLogicI1_to_result_4 = muxlogic i32 %add31_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_4"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:216 %result_4 = fadd i32 %result_3, i32 %add31_3

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:12 %store_ln68 = store i32 %add31_4, i32 %empty_330

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:8 %p_load22 = load i32 %empty_333

]]></Node>
<StgValue><ssdm name="p_load22"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:28 %select_ln53_8 = select i1 %icmp_ln62, i32 %p_load22, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_8"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:109 %add31_5 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_6_load, i32 %mat_val_6, i32 %select_ln53_10

]]></Node>
<StgValue><ssdm name="add31_5"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:119 %add31_6 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_7, i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="add31_6"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32">
<![CDATA[
for.inc46:120 %muxLogicFIFOCE_to_mat_stream_read_8 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_8"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:121 %mat_stream_read_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_8"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:122 %mat_val_8 = bitcast i32 %mat_stream_read_8

]]></Node>
<StgValue><ssdm name="mat_val_8"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:126 %muxLogicI0_to_add31_7 = muxlogic i32 %vec_local_8_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_7"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:127 %muxLogicI1_to_add31_7 = muxlogic i32 %mat_val_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_7"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:128 %muxLogicI2_to_add31_7 = muxlogic i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_7"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:217 %muxLogicI0_to_result_5 = muxlogic i32 %result_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_5"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:218 %muxLogicI1_to_result_5 = muxlogic i32 %add31_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_5"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:219 %result_5 = fadd i32 %result_4, i32 %add31_4

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:11 %store_ln68 = store i32 %add31_5, i32 %empty_331

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:9 %p_load21 = load i32 %empty_334

]]></Node>
<StgValue><ssdm name="p_load21"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:27 %select_ln53_7 = select i1 %icmp_ln62, i32 %p_load21, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_7"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:119 %add31_6 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_7_load, i32 %mat_val_7, i32 %select_ln53_9

]]></Node>
<StgValue><ssdm name="add31_6"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:129 %add31_7 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_8, i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="add31_7"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32">
<![CDATA[
for.inc46:130 %muxLogicFIFOCE_to_mat_stream_read_9 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_9"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:131 %mat_stream_read_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_9"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:132 %mat_val_9 = bitcast i32 %mat_stream_read_9

]]></Node>
<StgValue><ssdm name="mat_val_9"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:136 %muxLogicI0_to_add31_8 = muxlogic i32 %vec_local_9_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_8"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:137 %muxLogicI1_to_add31_8 = muxlogic i32 %mat_val_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_8"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:138 %muxLogicI2_to_add31_8 = muxlogic i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_8"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:220 %muxLogicI0_to_result_6 = muxlogic i32 %result_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_6"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:221 %muxLogicI1_to_result_6 = muxlogic i32 %add31_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_6"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:222 %result_6 = fadd i32 %result_5, i32 %add31_5

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:10 %store_ln68 = store i32 %add31_6, i32 %empty_332

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:10 %p_load20 = load i32 %empty_335

]]></Node>
<StgValue><ssdm name="p_load20"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:26 %select_ln53_6 = select i1 %icmp_ln62, i32 %p_load20, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_6"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:129 %add31_7 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_8_load, i32 %mat_val_8, i32 %select_ln53_8

]]></Node>
<StgValue><ssdm name="add31_7"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:139 %add31_8 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_9, i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="add31_8"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32">
<![CDATA[
for.inc46:140 %muxLogicFIFOCE_to_mat_stream_read_10 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_10"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:141 %mat_stream_read_10 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_10"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:142 %mat_val_10 = bitcast i32 %mat_stream_read_10

]]></Node>
<StgValue><ssdm name="mat_val_10"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:146 %muxLogicI0_to_add31_9 = muxlogic i32 %vec_local_10_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_9"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:147 %muxLogicI1_to_add31_9 = muxlogic i32 %mat_val_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_9"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:148 %muxLogicI2_to_add31_9 = muxlogic i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_9"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:223 %muxLogicI0_to_result_7 = muxlogic i32 %result_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_7"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:224 %muxLogicI1_to_result_7 = muxlogic i32 %add31_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_7"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:225 %result_7 = fadd i32 %result_6, i32 %add31_6

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:9 %store_ln68 = store i32 %add31_7, i32 %empty_333

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:11 %p_load19 = load i32 %empty_336

]]></Node>
<StgValue><ssdm name="p_load19"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:25 %select_ln53_5 = select i1 %icmp_ln62, i32 %p_load19, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:139 %add31_8 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_9_load, i32 %mat_val_9, i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="add31_8"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:149 %add31_9 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_10, i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="add31_9"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32">
<![CDATA[
for.inc46:150 %muxLogicFIFOCE_to_mat_stream_read_11 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_11"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:151 %mat_stream_read_11 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_11"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:152 %mat_val_11 = bitcast i32 %mat_stream_read_11

]]></Node>
<StgValue><ssdm name="mat_val_11"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:156 %muxLogicI0_to_add31_10 = muxlogic i32 %vec_local_11_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_10"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:157 %muxLogicI1_to_add31_10 = muxlogic i32 %mat_val_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_10"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:158 %muxLogicI2_to_add31_10 = muxlogic i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_10"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:226 %muxLogicI0_to_result_8 = muxlogic i32 %result_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_8"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:227 %muxLogicI1_to_result_8 = muxlogic i32 %add31_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_8"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:228 %result_8 = fadd i32 %result_7, i32 %add31_7

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:8 %store_ln68 = store i32 %add31_8, i32 %empty_334

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:12 %p_load18 = load i32 %empty_337

]]></Node>
<StgValue><ssdm name="p_load18"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:24 %select_ln53_4 = select i1 %icmp_ln62, i32 %p_load18, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_4"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:149 %add31_9 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_10_load, i32 %mat_val_10, i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="add31_9"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:159 %add31_10 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_11, i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="add31_10"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32">
<![CDATA[
for.inc46:160 %muxLogicFIFOCE_to_mat_stream_read_12 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_12"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:161 %mat_stream_read_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_12"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:162 %mat_val_12 = bitcast i32 %mat_stream_read_12

]]></Node>
<StgValue><ssdm name="mat_val_12"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:166 %muxLogicI0_to_add31_11 = muxlogic i32 %vec_local_12_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_11"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:167 %muxLogicI1_to_add31_11 = muxlogic i32 %mat_val_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_11"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:168 %muxLogicI2_to_add31_11 = muxlogic i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_11"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:229 %muxLogicI0_to_result_9 = muxlogic i32 %result_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_9"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:230 %muxLogicI1_to_result_9 = muxlogic i32 %add31_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_9"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:231 %result_9 = fadd i32 %result_8, i32 %add31_8

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:7 %store_ln68 = store i32 %add31_9, i32 %empty_335

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:13 %p_load17 = load i32 %empty_338

]]></Node>
<StgValue><ssdm name="p_load17"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:23 %select_ln53_3 = select i1 %icmp_ln62, i32 %p_load17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:159 %add31_10 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_11_load, i32 %mat_val_11, i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="add31_10"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:169 %add31_11 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_12, i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="add31_11"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32">
<![CDATA[
for.inc46:170 %muxLogicFIFOCE_to_mat_stream_read_13 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_13"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:171 %mat_stream_read_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_13"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:172 %mat_val_13 = bitcast i32 %mat_stream_read_13

]]></Node>
<StgValue><ssdm name="mat_val_13"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:176 %muxLogicI0_to_add31_12 = muxlogic i32 %vec_local_13_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_12"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:177 %muxLogicI1_to_add31_12 = muxlogic i32 %mat_val_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_12"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:178 %muxLogicI2_to_add31_12 = muxlogic i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_12"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:232 %muxLogicI0_to_result_10 = muxlogic i32 %result_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_10"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:233 %muxLogicI1_to_result_10 = muxlogic i32 %add31_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_10"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:234 %result_10 = fadd i32 %result_9, i32 %add31_9

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:6 %store_ln68 = store i32 %add31_10, i32 %empty_336

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:14 %p_load16 = load i32 %empty_339

]]></Node>
<StgValue><ssdm name="p_load16"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:22 %select_ln53_2 = select i1 %icmp_ln62, i32 %p_load16, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:169 %add31_11 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_12_load, i32 %mat_val_12, i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="add31_11"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:179 %add31_12 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_13, i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="add31_12"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32">
<![CDATA[
for.inc46:180 %muxLogicFIFOCE_to_mat_stream_read_14 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_14"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:181 %mat_stream_read_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_14"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:182 %mat_val_14 = bitcast i32 %mat_stream_read_14

]]></Node>
<StgValue><ssdm name="mat_val_14"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:186 %muxLogicI0_to_add31_13 = muxlogic i32 %vec_local_14_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_13"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:187 %muxLogicI1_to_add31_13 = muxlogic i32 %mat_val_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_13"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:188 %muxLogicI2_to_add31_13 = muxlogic i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_13"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:235 %muxLogicI0_to_result_11 = muxlogic i32 %result_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_11"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:236 %muxLogicI1_to_result_11 = muxlogic i32 %add31_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_11"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:237 %result_11 = fadd i32 %result_10, i32 %add31_10

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:5 %store_ln68 = store i32 %add31_11, i32 %empty_337

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46:15 %p_load = load i32 %empty_340

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46:21 %select_ln53_1 = select i1 %icmp_ln62, i32 %p_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:179 %add31_12 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_13_load, i32 %mat_val_13, i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="add31_12"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:189 %add31_13 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_14, i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="add31_13"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32">
<![CDATA[
for.inc46:190 %muxLogicFIFOCE_to_mat_stream_read_15 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_mat_stream_read_15"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc46:191 %mat_stream_read_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mat_stream

]]></Node>
<StgValue><ssdm name="mat_stream_read_15"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:192 %mat_val_15 = bitcast i32 %mat_stream_read_15

]]></Node>
<StgValue><ssdm name="mat_val_15"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:196 %muxLogicI0_to_add31_14 = muxlogic i32 %vec_local_15_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add31_14"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:197 %muxLogicI1_to_add31_14 = muxlogic i32 %mat_val_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add31_14"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:198 %muxLogicI2_to_add31_14 = muxlogic i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_add31_14"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:238 %muxLogicI0_to_result_12 = muxlogic i32 %result_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_12"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:239 %muxLogicI1_to_result_12 = muxlogic i32 %add31_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_12"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:240 %result_12 = fadd i32 %result_11, i32 %add31_11

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:4 %store_ln68 = store i32 %add31_12, i32 %empty_338

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="367" st_id="18" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:189 %add31_13 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_14_load, i32 %mat_val_14, i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="add31_13"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="2" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:199 %add31_14 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_15, i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="add31_14"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:241 %muxLogicI0_to_result_13 = muxlogic i32 %result_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_13"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:242 %muxLogicI1_to_result_13 = muxlogic i32 %add31_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_13"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:243 %result_13 = fadd i32 %result_12, i32 %add31_12

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:3 %store_ln68 = store i32 %add31_13, i32 %empty_339

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="373" st_id="19" stage="1" lat="2">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46:199 %add31_14 = fmadd i32 @_ssdm_op_FMADD, i32 %vec_local_15_load, i32 %mat_val_15, i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="add31_14"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:244 %muxLogicI0_to_result_14 = muxlogic i32 %result_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_14"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:245 %muxLogicI1_to_result_14 = muxlogic i32 %add31_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_14"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:246 %result_14 = fadd i32 %result_13, i32 %add31_13

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:2 %store_ln68 = store i32 %add31_14, i32 %empty_340

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_64_5.split:18 %br_ln62 = br void %VITIS_LOOP_64_5

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_2_VITIS_LOOP_62_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46:18 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46:37 %specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:247 %muxLogicI0_to_result_15 = muxlogic i32 %result_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_result_15"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:248 %muxLogicI1_to_result_15 = muxlogic i32 %add31_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_result_15"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46:249 %result_15 = fadd i32 %result_14, i32 %add31_14

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
for.inc46:250 %bitcast_ln79 = bitcast i32 %result_15

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32">
<![CDATA[
last.iter.VITIS_LOOP_64_5.split:0 %muxLogicFIFOData_to_write_ln79 = muxlogic i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln79"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
last.iter.VITIS_LOOP_64_5.split:1 %write_ln79 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res_stream, i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_64_5.split:2 %br_ln62 = br void %new.latch.VITIS_LOOP_64_5.split

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="455" name="res_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="res_stream"/></StgValue>
</port>
<port id="456" name="mat_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mat_stream"/></StgValue>
</port>
<port id="457" name="vec_local" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="458" name="vec_local_1" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="459" name="vec_local_2" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="460" name="vec_local_3" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="461" name="vec_local_4" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="462" name="vec_local_5" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="463" name="vec_local_6" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="464" name="vec_local_7" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="465" name="vec_local_8" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="466" name="vec_local_9" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="467" name="vec_local_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="468" name="vec_local_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="469" name="vec_local_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="470" name="vec_local_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="471" name="vec_local_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="472" name="vec_local_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_local_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="474" from="StgValue_473" to="empty" fromId="473" toId="24">
</dataflow>
<dataflow id="475" from="StgValue_473" to="empty_326" fromId="473" toId="25">
</dataflow>
<dataflow id="476" from="StgValue_473" to="empty_327" fromId="473" toId="26">
</dataflow>
<dataflow id="477" from="StgValue_473" to="empty_328" fromId="473" toId="27">
</dataflow>
<dataflow id="478" from="StgValue_473" to="empty_329" fromId="473" toId="28">
</dataflow>
<dataflow id="479" from="StgValue_473" to="empty_330" fromId="473" toId="29">
</dataflow>
<dataflow id="480" from="StgValue_473" to="empty_331" fromId="473" toId="30">
</dataflow>
<dataflow id="481" from="StgValue_473" to="empty_332" fromId="473" toId="31">
</dataflow>
<dataflow id="482" from="StgValue_473" to="empty_333" fromId="473" toId="32">
</dataflow>
<dataflow id="483" from="StgValue_473" to="empty_334" fromId="473" toId="33">
</dataflow>
<dataflow id="484" from="StgValue_473" to="empty_335" fromId="473" toId="34">
</dataflow>
<dataflow id="485" from="StgValue_473" to="empty_336" fromId="473" toId="35">
</dataflow>
<dataflow id="486" from="StgValue_473" to="empty_337" fromId="473" toId="36">
</dataflow>
<dataflow id="487" from="StgValue_473" to="empty_338" fromId="473" toId="37">
</dataflow>
<dataflow id="488" from="StgValue_473" to="empty_339" fromId="473" toId="38">
</dataflow>
<dataflow id="489" from="StgValue_473" to="empty_340" fromId="473" toId="39">
</dataflow>
<dataflow id="490" from="StgValue_473" to="i" fromId="473" toId="40">
</dataflow>
<dataflow id="491" from="StgValue_473" to="indvar_flatten" fromId="473" toId="41">
</dataflow>
<dataflow id="493" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="42">
</dataflow>
<dataflow id="494" from="vec_local" to="specmemcore_ln0" fromId="457" toId="42">
</dataflow>
<dataflow id="496" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="42">
</dataflow>
<dataflow id="498" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="42">
</dataflow>
<dataflow id="500" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="42">
</dataflow>
<dataflow id="501" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="43">
</dataflow>
<dataflow id="502" from="vec_local_1" to="specmemcore_ln0" fromId="458" toId="43">
</dataflow>
<dataflow id="503" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="43">
</dataflow>
<dataflow id="504" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="43">
</dataflow>
<dataflow id="505" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="43">
</dataflow>
<dataflow id="506" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="44">
</dataflow>
<dataflow id="507" from="vec_local_2" to="specmemcore_ln0" fromId="459" toId="44">
</dataflow>
<dataflow id="508" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="44">
</dataflow>
<dataflow id="509" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="44">
</dataflow>
<dataflow id="510" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="44">
</dataflow>
<dataflow id="511" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="45">
</dataflow>
<dataflow id="512" from="vec_local_3" to="specmemcore_ln0" fromId="460" toId="45">
</dataflow>
<dataflow id="513" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="45">
</dataflow>
<dataflow id="514" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="45">
</dataflow>
<dataflow id="515" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="45">
</dataflow>
<dataflow id="516" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="46">
</dataflow>
<dataflow id="517" from="vec_local_4" to="specmemcore_ln0" fromId="461" toId="46">
</dataflow>
<dataflow id="518" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="46">
</dataflow>
<dataflow id="519" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="46">
</dataflow>
<dataflow id="520" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="46">
</dataflow>
<dataflow id="521" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="47">
</dataflow>
<dataflow id="522" from="vec_local_5" to="specmemcore_ln0" fromId="462" toId="47">
</dataflow>
<dataflow id="523" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="47">
</dataflow>
<dataflow id="524" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="47">
</dataflow>
<dataflow id="525" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="47">
</dataflow>
<dataflow id="526" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="48">
</dataflow>
<dataflow id="527" from="vec_local_6" to="specmemcore_ln0" fromId="463" toId="48">
</dataflow>
<dataflow id="528" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="48">
</dataflow>
<dataflow id="529" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="48">
</dataflow>
<dataflow id="530" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="48">
</dataflow>
<dataflow id="531" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="49">
</dataflow>
<dataflow id="532" from="vec_local_7" to="specmemcore_ln0" fromId="464" toId="49">
</dataflow>
<dataflow id="533" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="49">
</dataflow>
<dataflow id="534" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="49">
</dataflow>
<dataflow id="535" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="49">
</dataflow>
<dataflow id="536" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="50">
</dataflow>
<dataflow id="537" from="vec_local_8" to="specmemcore_ln0" fromId="465" toId="50">
</dataflow>
<dataflow id="538" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="50">
</dataflow>
<dataflow id="539" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="50">
</dataflow>
<dataflow id="540" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="50">
</dataflow>
<dataflow id="541" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="51">
</dataflow>
<dataflow id="542" from="vec_local_9" to="specmemcore_ln0" fromId="466" toId="51">
</dataflow>
<dataflow id="543" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="51">
</dataflow>
<dataflow id="544" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="51">
</dataflow>
<dataflow id="545" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="51">
</dataflow>
<dataflow id="546" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="52">
</dataflow>
<dataflow id="547" from="vec_local_10" to="specmemcore_ln0" fromId="467" toId="52">
</dataflow>
<dataflow id="548" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="52">
</dataflow>
<dataflow id="549" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="52">
</dataflow>
<dataflow id="550" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="52">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="53">
</dataflow>
<dataflow id="552" from="vec_local_11" to="specmemcore_ln0" fromId="468" toId="53">
</dataflow>
<dataflow id="553" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="53">
</dataflow>
<dataflow id="554" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="53">
</dataflow>
<dataflow id="555" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="53">
</dataflow>
<dataflow id="556" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="54">
</dataflow>
<dataflow id="557" from="vec_local_12" to="specmemcore_ln0" fromId="469" toId="54">
</dataflow>
<dataflow id="558" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="54">
</dataflow>
<dataflow id="559" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="54">
</dataflow>
<dataflow id="560" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="54">
</dataflow>
<dataflow id="561" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="55">
</dataflow>
<dataflow id="562" from="vec_local_13" to="specmemcore_ln0" fromId="470" toId="55">
</dataflow>
<dataflow id="563" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="55">
</dataflow>
<dataflow id="564" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="55">
</dataflow>
<dataflow id="565" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="55">
</dataflow>
<dataflow id="566" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="56">
</dataflow>
<dataflow id="567" from="vec_local_14" to="specmemcore_ln0" fromId="471" toId="56">
</dataflow>
<dataflow id="568" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="56">
</dataflow>
<dataflow id="569" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="56">
</dataflow>
<dataflow id="570" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="56">
</dataflow>
<dataflow id="571" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="492" toId="57">
</dataflow>
<dataflow id="572" from="vec_local_15" to="specmemcore_ln0" fromId="472" toId="57">
</dataflow>
<dataflow id="573" from="StgValue_495" to="specmemcore_ln0" fromId="495" toId="57">
</dataflow>
<dataflow id="574" from="StgValue_497" to="specmemcore_ln0" fromId="497" toId="57">
</dataflow>
<dataflow id="575" from="StgValue_499" to="specmemcore_ln0" fromId="499" toId="57">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="576" toId="58">
</dataflow>
<dataflow id="578" from="mat_stream" to="specinterface_ln0" fromId="456" toId="58">
</dataflow>
<dataflow id="580" from="empty_69" to="specinterface_ln0" fromId="579" toId="58">
</dataflow>
<dataflow id="582" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="583" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="585" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="586" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="587" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="588" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="589" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="590" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="591" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="592" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="593" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="594" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="595" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="596" from="empty_107" to="specinterface_ln0" fromId="584" toId="58">
</dataflow>
<dataflow id="598" from="StgValue_597" to="specinterface_ln0" fromId="597" toId="58">
</dataflow>
<dataflow id="599" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="600" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="58">
</dataflow>
<dataflow id="601" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="576" toId="59">
</dataflow>
<dataflow id="602" from="res_stream" to="specinterface_ln0" fromId="455" toId="59">
</dataflow>
<dataflow id="603" from="empty_69" to="specinterface_ln0" fromId="579" toId="59">
</dataflow>
<dataflow id="604" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="605" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="606" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="607" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="608" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="609" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="610" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="611" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="612" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="613" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="614" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="615" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="616" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="617" from="empty_107" to="specinterface_ln0" fromId="584" toId="59">
</dataflow>
<dataflow id="618" from="StgValue_597" to="specinterface_ln0" fromId="597" toId="59">
</dataflow>
<dataflow id="619" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="620" from="StgValue_581" to="specinterface_ln0" fromId="581" toId="59">
</dataflow>
<dataflow id="622" from="StgValue_621" to="store_ln0" fromId="621" toId="60">
</dataflow>
<dataflow id="623" from="indvar_flatten" to="store_ln0" fromId="41" toId="60">
</dataflow>
<dataflow id="625" from="StgValue_624" to="store_ln62" fromId="624" toId="61">
</dataflow>
<dataflow id="626" from="i" to="store_ln62" fromId="40" toId="61">
</dataflow>
<dataflow id="628" from="StgValue_627" to="store_ln0" fromId="627" toId="62">
</dataflow>
<dataflow id="629" from="empty_340" to="store_ln0" fromId="39" toId="62">
</dataflow>
<dataflow id="630" from="StgValue_627" to="store_ln0" fromId="627" toId="63">
</dataflow>
<dataflow id="631" from="empty_339" to="store_ln0" fromId="38" toId="63">
</dataflow>
<dataflow id="632" from="StgValue_627" to="store_ln0" fromId="627" toId="64">
</dataflow>
<dataflow id="633" from="empty_338" to="store_ln0" fromId="37" toId="64">
</dataflow>
<dataflow id="634" from="StgValue_627" to="store_ln0" fromId="627" toId="65">
</dataflow>
<dataflow id="635" from="empty_337" to="store_ln0" fromId="36" toId="65">
</dataflow>
<dataflow id="636" from="StgValue_627" to="store_ln0" fromId="627" toId="66">
</dataflow>
<dataflow id="637" from="empty_336" to="store_ln0" fromId="35" toId="66">
</dataflow>
<dataflow id="638" from="StgValue_627" to="store_ln0" fromId="627" toId="67">
</dataflow>
<dataflow id="639" from="empty_335" to="store_ln0" fromId="34" toId="67">
</dataflow>
<dataflow id="640" from="StgValue_627" to="store_ln0" fromId="627" toId="68">
</dataflow>
<dataflow id="641" from="empty_334" to="store_ln0" fromId="33" toId="68">
</dataflow>
<dataflow id="642" from="StgValue_627" to="store_ln0" fromId="627" toId="69">
</dataflow>
<dataflow id="643" from="empty_333" to="store_ln0" fromId="32" toId="69">
</dataflow>
<dataflow id="644" from="StgValue_627" to="store_ln0" fromId="627" toId="70">
</dataflow>
<dataflow id="645" from="empty_332" to="store_ln0" fromId="31" toId="70">
</dataflow>
<dataflow id="646" from="StgValue_627" to="store_ln0" fromId="627" toId="71">
</dataflow>
<dataflow id="647" from="empty_331" to="store_ln0" fromId="30" toId="71">
</dataflow>
<dataflow id="648" from="StgValue_627" to="store_ln0" fromId="627" toId="72">
</dataflow>
<dataflow id="649" from="empty_330" to="store_ln0" fromId="29" toId="72">
</dataflow>
<dataflow id="650" from="StgValue_627" to="store_ln0" fromId="627" toId="73">
</dataflow>
<dataflow id="651" from="empty_329" to="store_ln0" fromId="28" toId="73">
</dataflow>
<dataflow id="652" from="StgValue_627" to="store_ln0" fromId="627" toId="74">
</dataflow>
<dataflow id="653" from="empty_328" to="store_ln0" fromId="27" toId="74">
</dataflow>
<dataflow id="654" from="StgValue_627" to="store_ln0" fromId="627" toId="75">
</dataflow>
<dataflow id="655" from="empty_327" to="store_ln0" fromId="26" toId="75">
</dataflow>
<dataflow id="656" from="StgValue_627" to="store_ln0" fromId="627" toId="76">
</dataflow>
<dataflow id="657" from="empty_326" to="store_ln0" fromId="25" toId="76">
</dataflow>
<dataflow id="658" from="StgValue_627" to="store_ln0" fromId="627" toId="77">
</dataflow>
<dataflow id="659" from="empty" to="store_ln0" fromId="24" toId="77">
</dataflow>
<dataflow id="660" from="indvar_flatten" to="indvar_flatten_load" fromId="41" toId="79">
</dataflow>
<dataflow id="661" from="indvar_flatten_load" to="add_ln53" fromId="79" toId="80">
</dataflow>
<dataflow id="663" from="StgValue_662" to="add_ln53" fromId="662" toId="80">
</dataflow>
<dataflow id="664" from="indvar_flatten_load" to="icmp_ln53" fromId="79" toId="81">
</dataflow>
<dataflow id="666" from="StgValue_665" to="icmp_ln53" fromId="665" toId="81">
</dataflow>
<dataflow id="667" from="icmp_ln53" to="br_ln53" fromId="81" toId="82">
</dataflow>
<dataflow id="668" from="i" to="i_load" fromId="40" toId="83">
</dataflow>
<dataflow id="669" from="i_load" to="icmp_ln62" fromId="83" toId="84">
</dataflow>
<dataflow id="671" from="StgValue_670" to="icmp_ln62" fromId="670" toId="84">
</dataflow>
<dataflow id="672" from="icmp_ln62" to="select_ln53" fromId="84" toId="85">
</dataflow>
<dataflow id="673" from="i_load" to="select_ln53" fromId="83" toId="85">
</dataflow>
<dataflow id="674" from="StgValue_624" to="select_ln53" fromId="624" toId="85">
</dataflow>
<dataflow id="676" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="675" toId="86">
</dataflow>
<dataflow id="677" from="select_ln53" to="lshr_ln" fromId="85" toId="86">
</dataflow>
<dataflow id="679" from="StgValue_678" to="lshr_ln" fromId="678" toId="86">
</dataflow>
<dataflow id="681" from="StgValue_680" to="lshr_ln" fromId="680" toId="86">
</dataflow>
<dataflow id="682" from="lshr_ln" to="zext_ln62" fromId="86" toId="87">
</dataflow>
<dataflow id="683" from="vec_local" to="vec_local_addr" fromId="457" toId="88">
</dataflow>
<dataflow id="685" from="StgValue_684" to="vec_local_addr" fromId="684" toId="88">
</dataflow>
<dataflow id="686" from="zext_ln62" to="vec_local_addr" fromId="87" toId="88">
</dataflow>
<dataflow id="687" from="vec_local_addr" to="muxLogicRAMAddr_to_vec_local_load" fromId="88" toId="89">
</dataflow>
<dataflow id="688" from="vec_local_addr" to="vec_local_load" fromId="88" toId="90">
</dataflow>
<dataflow id="689" from="vec_local_1" to="vec_local_1_addr" fromId="458" toId="91">
</dataflow>
<dataflow id="690" from="StgValue_684" to="vec_local_1_addr" fromId="684" toId="91">
</dataflow>
<dataflow id="691" from="zext_ln62" to="vec_local_1_addr" fromId="87" toId="91">
</dataflow>
<dataflow id="692" from="vec_local_1_addr" to="muxLogicRAMAddr_to_vec_local_1_load" fromId="91" toId="92">
</dataflow>
<dataflow id="693" from="vec_local_1_addr" to="vec_local_1_load" fromId="91" toId="93">
</dataflow>
<dataflow id="694" from="vec_local_2" to="vec_local_2_addr" fromId="459" toId="94">
</dataflow>
<dataflow id="695" from="StgValue_684" to="vec_local_2_addr" fromId="684" toId="94">
</dataflow>
<dataflow id="696" from="zext_ln62" to="vec_local_2_addr" fromId="87" toId="94">
</dataflow>
<dataflow id="697" from="vec_local_2_addr" to="muxLogicRAMAddr_to_vec_local_2_load" fromId="94" toId="95">
</dataflow>
<dataflow id="698" from="vec_local_2_addr" to="vec_local_2_load" fromId="94" toId="96">
</dataflow>
<dataflow id="699" from="vec_local_3" to="vec_local_3_addr" fromId="460" toId="97">
</dataflow>
<dataflow id="700" from="StgValue_684" to="vec_local_3_addr" fromId="684" toId="97">
</dataflow>
<dataflow id="701" from="zext_ln62" to="vec_local_3_addr" fromId="87" toId="97">
</dataflow>
<dataflow id="702" from="vec_local_3_addr" to="muxLogicRAMAddr_to_vec_local_3_load" fromId="97" toId="98">
</dataflow>
<dataflow id="703" from="vec_local_3_addr" to="vec_local_3_load" fromId="97" toId="99">
</dataflow>
<dataflow id="704" from="vec_local_4" to="vec_local_4_addr" fromId="461" toId="100">
</dataflow>
<dataflow id="705" from="StgValue_684" to="vec_local_4_addr" fromId="684" toId="100">
</dataflow>
<dataflow id="706" from="zext_ln62" to="vec_local_4_addr" fromId="87" toId="100">
</dataflow>
<dataflow id="707" from="vec_local_4_addr" to="muxLogicRAMAddr_to_vec_local_4_load" fromId="100" toId="101">
</dataflow>
<dataflow id="708" from="vec_local_4_addr" to="vec_local_4_load" fromId="100" toId="102">
</dataflow>
<dataflow id="709" from="vec_local_5" to="vec_local_5_addr" fromId="462" toId="103">
</dataflow>
<dataflow id="710" from="StgValue_684" to="vec_local_5_addr" fromId="684" toId="103">
</dataflow>
<dataflow id="711" from="zext_ln62" to="vec_local_5_addr" fromId="87" toId="103">
</dataflow>
<dataflow id="712" from="vec_local_5_addr" to="muxLogicRAMAddr_to_vec_local_5_load" fromId="103" toId="104">
</dataflow>
<dataflow id="713" from="vec_local_5_addr" to="vec_local_5_load" fromId="103" toId="105">
</dataflow>
<dataflow id="714" from="vec_local_6" to="vec_local_6_addr" fromId="463" toId="106">
</dataflow>
<dataflow id="715" from="StgValue_684" to="vec_local_6_addr" fromId="684" toId="106">
</dataflow>
<dataflow id="716" from="zext_ln62" to="vec_local_6_addr" fromId="87" toId="106">
</dataflow>
<dataflow id="717" from="vec_local_6_addr" to="muxLogicRAMAddr_to_vec_local_6_load" fromId="106" toId="107">
</dataflow>
<dataflow id="718" from="vec_local_6_addr" to="vec_local_6_load" fromId="106" toId="108">
</dataflow>
<dataflow id="719" from="vec_local_7" to="vec_local_7_addr" fromId="464" toId="109">
</dataflow>
<dataflow id="720" from="StgValue_684" to="vec_local_7_addr" fromId="684" toId="109">
</dataflow>
<dataflow id="721" from="zext_ln62" to="vec_local_7_addr" fromId="87" toId="109">
</dataflow>
<dataflow id="722" from="vec_local_7_addr" to="muxLogicRAMAddr_to_vec_local_7_load" fromId="109" toId="110">
</dataflow>
<dataflow id="723" from="vec_local_7_addr" to="vec_local_7_load" fromId="109" toId="111">
</dataflow>
<dataflow id="724" from="vec_local_8" to="vec_local_8_addr" fromId="465" toId="112">
</dataflow>
<dataflow id="725" from="StgValue_684" to="vec_local_8_addr" fromId="684" toId="112">
</dataflow>
<dataflow id="726" from="zext_ln62" to="vec_local_8_addr" fromId="87" toId="112">
</dataflow>
<dataflow id="727" from="vec_local_8_addr" to="muxLogicRAMAddr_to_vec_local_8_load" fromId="112" toId="113">
</dataflow>
<dataflow id="728" from="vec_local_8_addr" to="vec_local_8_load" fromId="112" toId="114">
</dataflow>
<dataflow id="729" from="vec_local_9" to="vec_local_9_addr" fromId="466" toId="115">
</dataflow>
<dataflow id="730" from="StgValue_684" to="vec_local_9_addr" fromId="684" toId="115">
</dataflow>
<dataflow id="731" from="zext_ln62" to="vec_local_9_addr" fromId="87" toId="115">
</dataflow>
<dataflow id="732" from="vec_local_9_addr" to="muxLogicRAMAddr_to_vec_local_9_load" fromId="115" toId="116">
</dataflow>
<dataflow id="733" from="vec_local_9_addr" to="vec_local_9_load" fromId="115" toId="117">
</dataflow>
<dataflow id="734" from="vec_local_10" to="vec_local_10_addr" fromId="467" toId="118">
</dataflow>
<dataflow id="735" from="StgValue_684" to="vec_local_10_addr" fromId="684" toId="118">
</dataflow>
<dataflow id="736" from="zext_ln62" to="vec_local_10_addr" fromId="87" toId="118">
</dataflow>
<dataflow id="737" from="vec_local_10_addr" to="muxLogicRAMAddr_to_vec_local_10_load" fromId="118" toId="119">
</dataflow>
<dataflow id="738" from="vec_local_10_addr" to="vec_local_10_load" fromId="118" toId="120">
</dataflow>
<dataflow id="739" from="vec_local_11" to="vec_local_11_addr" fromId="468" toId="121">
</dataflow>
<dataflow id="740" from="StgValue_684" to="vec_local_11_addr" fromId="684" toId="121">
</dataflow>
<dataflow id="741" from="zext_ln62" to="vec_local_11_addr" fromId="87" toId="121">
</dataflow>
<dataflow id="742" from="vec_local_11_addr" to="muxLogicRAMAddr_to_vec_local_11_load" fromId="121" toId="122">
</dataflow>
<dataflow id="743" from="vec_local_11_addr" to="vec_local_11_load" fromId="121" toId="123">
</dataflow>
<dataflow id="744" from="vec_local_12" to="vec_local_12_addr" fromId="469" toId="124">
</dataflow>
<dataflow id="745" from="StgValue_684" to="vec_local_12_addr" fromId="684" toId="124">
</dataflow>
<dataflow id="746" from="zext_ln62" to="vec_local_12_addr" fromId="87" toId="124">
</dataflow>
<dataflow id="747" from="vec_local_12_addr" to="muxLogicRAMAddr_to_vec_local_12_load" fromId="124" toId="125">
</dataflow>
<dataflow id="748" from="vec_local_12_addr" to="vec_local_12_load" fromId="124" toId="126">
</dataflow>
<dataflow id="749" from="vec_local_13" to="vec_local_13_addr" fromId="470" toId="127">
</dataflow>
<dataflow id="750" from="StgValue_684" to="vec_local_13_addr" fromId="684" toId="127">
</dataflow>
<dataflow id="751" from="zext_ln62" to="vec_local_13_addr" fromId="87" toId="127">
</dataflow>
<dataflow id="752" from="vec_local_13_addr" to="muxLogicRAMAddr_to_vec_local_13_load" fromId="127" toId="128">
</dataflow>
<dataflow id="753" from="vec_local_13_addr" to="vec_local_13_load" fromId="127" toId="129">
</dataflow>
<dataflow id="754" from="vec_local_14" to="vec_local_14_addr" fromId="471" toId="130">
</dataflow>
<dataflow id="755" from="StgValue_684" to="vec_local_14_addr" fromId="684" toId="130">
</dataflow>
<dataflow id="756" from="zext_ln62" to="vec_local_14_addr" fromId="87" toId="130">
</dataflow>
<dataflow id="757" from="vec_local_14_addr" to="muxLogicRAMAddr_to_vec_local_14_load" fromId="130" toId="131">
</dataflow>
<dataflow id="758" from="vec_local_14_addr" to="vec_local_14_load" fromId="130" toId="132">
</dataflow>
<dataflow id="759" from="vec_local_15" to="vec_local_15_addr" fromId="472" toId="133">
</dataflow>
<dataflow id="760" from="StgValue_684" to="vec_local_15_addr" fromId="684" toId="133">
</dataflow>
<dataflow id="761" from="zext_ln62" to="vec_local_15_addr" fromId="87" toId="133">
</dataflow>
<dataflow id="762" from="vec_local_15_addr" to="muxLogicRAMAddr_to_vec_local_15_load" fromId="133" toId="134">
</dataflow>
<dataflow id="763" from="vec_local_15_addr" to="vec_local_15_load" fromId="133" toId="135">
</dataflow>
<dataflow id="764" from="select_ln53" to="add_ln62" fromId="85" toId="136">
</dataflow>
<dataflow id="766" from="StgValue_765" to="add_ln62" fromId="765" toId="136">
</dataflow>
<dataflow id="767" from="add_ln62" to="icmp_ln62_1" fromId="136" toId="137">
</dataflow>
<dataflow id="768" from="StgValue_670" to="icmp_ln62_1" fromId="670" toId="137">
</dataflow>
<dataflow id="769" from="icmp_ln62_1" to="br_ln62" fromId="137" toId="138">
</dataflow>
<dataflow id="770" from="add_ln53" to="store_ln53" fromId="80" toId="139">
</dataflow>
<dataflow id="771" from="indvar_flatten" to="store_ln53" fromId="41" toId="139">
</dataflow>
<dataflow id="772" from="add_ln62" to="store_ln62" fromId="136" toId="140">
</dataflow>
<dataflow id="773" from="i" to="store_ln62" fromId="40" toId="140">
</dataflow>
<dataflow id="774" from="empty" to="p_load30" fromId="24" toId="141">
</dataflow>
<dataflow id="775" from="icmp_ln62" to="select_ln53_16" fromId="84" toId="142">
</dataflow>
<dataflow id="776" from="p_load30" to="select_ln53_16" fromId="141" toId="142">
</dataflow>
<dataflow id="777" from="StgValue_627" to="select_ln53_16" fromId="627" toId="142">
</dataflow>
<dataflow id="779" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read" fromId="778" toId="144">
</dataflow>
<dataflow id="780" from="mat_stream" to="mat_stream_read" fromId="456" toId="144">
</dataflow>
<dataflow id="781" from="mat_stream_read" to="mat_val" fromId="144" toId="145">
</dataflow>
<dataflow id="782" from="vec_local_addr" to="vec_local_load" fromId="88" toId="146">
</dataflow>
<dataflow id="783" from="vec_local_load" to="muxLogicI0_to_add" fromId="146" toId="147">
</dataflow>
<dataflow id="784" from="mat_val" to="muxLogicI1_to_add" fromId="145" toId="148">
</dataflow>
<dataflow id="785" from="select_ln53_16" to="muxLogicI2_to_add" fromId="142" toId="149">
</dataflow>
<dataflow id="786" from="vec_local_1_addr" to="vec_local_1_load" fromId="91" toId="150">
</dataflow>
<dataflow id="787" from="vec_local_2_addr" to="vec_local_2_load" fromId="94" toId="151">
</dataflow>
<dataflow id="788" from="vec_local_3_addr" to="vec_local_3_load" fromId="97" toId="152">
</dataflow>
<dataflow id="789" from="vec_local_4_addr" to="vec_local_4_load" fromId="100" toId="153">
</dataflow>
<dataflow id="790" from="vec_local_5_addr" to="vec_local_5_load" fromId="103" toId="154">
</dataflow>
<dataflow id="791" from="vec_local_6_addr" to="vec_local_6_load" fromId="106" toId="155">
</dataflow>
<dataflow id="792" from="vec_local_7_addr" to="vec_local_7_load" fromId="109" toId="156">
</dataflow>
<dataflow id="793" from="vec_local_8_addr" to="vec_local_8_load" fromId="112" toId="157">
</dataflow>
<dataflow id="794" from="vec_local_9_addr" to="vec_local_9_load" fromId="115" toId="158">
</dataflow>
<dataflow id="795" from="vec_local_10_addr" to="vec_local_10_load" fromId="118" toId="159">
</dataflow>
<dataflow id="796" from="vec_local_11_addr" to="vec_local_11_load" fromId="121" toId="160">
</dataflow>
<dataflow id="797" from="vec_local_12_addr" to="vec_local_12_load" fromId="124" toId="161">
</dataflow>
<dataflow id="798" from="vec_local_13_addr" to="vec_local_13_load" fromId="127" toId="162">
</dataflow>
<dataflow id="799" from="vec_local_14_addr" to="vec_local_14_load" fromId="130" toId="163">
</dataflow>
<dataflow id="800" from="vec_local_15_addr" to="vec_local_15_load" fromId="133" toId="164">
</dataflow>
<dataflow id="801" from="empty_326" to="p_load29" fromId="25" toId="165">
</dataflow>
<dataflow id="802" from="icmp_ln62" to="select_ln53_15" fromId="84" toId="166">
</dataflow>
<dataflow id="803" from="p_load29" to="select_ln53_15" fromId="165" toId="166">
</dataflow>
<dataflow id="804" from="StgValue_627" to="select_ln53_15" fromId="627" toId="166">
</dataflow>
<dataflow id="806" from="_ssdm_op_FMADD" to="add" fromId="805" toId="167">
</dataflow>
<dataflow id="807" from="vec_local_load" to="add" fromId="146" toId="167">
</dataflow>
<dataflow id="808" from="mat_val" to="add" fromId="145" toId="167">
</dataflow>
<dataflow id="809" from="select_ln53_16" to="add" fromId="142" toId="167">
</dataflow>
<dataflow id="810" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_1" fromId="778" toId="169">
</dataflow>
<dataflow id="811" from="mat_stream" to="mat_stream_read_1" fromId="456" toId="169">
</dataflow>
<dataflow id="812" from="mat_stream_read_1" to="mat_val_1" fromId="169" toId="170">
</dataflow>
<dataflow id="813" from="vec_local_1_load" to="muxLogicI0_to_add31_s" fromId="150" toId="171">
</dataflow>
<dataflow id="814" from="mat_val_1" to="muxLogicI1_to_add31_s" fromId="170" toId="172">
</dataflow>
<dataflow id="815" from="select_ln53_15" to="muxLogicI2_to_add31_s" fromId="166" toId="173">
</dataflow>
<dataflow id="816" from="empty_327" to="p_load28" fromId="26" toId="174">
</dataflow>
<dataflow id="817" from="icmp_ln62" to="select_ln53_14" fromId="84" toId="175">
</dataflow>
<dataflow id="818" from="p_load28" to="select_ln53_14" fromId="174" toId="175">
</dataflow>
<dataflow id="819" from="StgValue_627" to="select_ln53_14" fromId="627" toId="175">
</dataflow>
<dataflow id="820" from="_ssdm_op_FMADD" to="add" fromId="805" toId="176">
</dataflow>
<dataflow id="821" from="vec_local_load" to="add" fromId="146" toId="176">
</dataflow>
<dataflow id="822" from="mat_val" to="add" fromId="145" toId="176">
</dataflow>
<dataflow id="823" from="select_ln53_16" to="add" fromId="142" toId="176">
</dataflow>
<dataflow id="824" from="_ssdm_op_FMADD" to="add31_s" fromId="805" toId="177">
</dataflow>
<dataflow id="825" from="vec_local_1_load" to="add31_s" fromId="150" toId="177">
</dataflow>
<dataflow id="826" from="mat_val_1" to="add31_s" fromId="170" toId="177">
</dataflow>
<dataflow id="827" from="select_ln53_15" to="add31_s" fromId="166" toId="177">
</dataflow>
<dataflow id="828" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_2" fromId="778" toId="179">
</dataflow>
<dataflow id="829" from="mat_stream" to="mat_stream_read_2" fromId="456" toId="179">
</dataflow>
<dataflow id="830" from="mat_stream_read_2" to="mat_val_2" fromId="179" toId="180">
</dataflow>
<dataflow id="831" from="vec_local_2_load" to="muxLogicI0_to_add31_1" fromId="151" toId="181">
</dataflow>
<dataflow id="832" from="mat_val_2" to="muxLogicI1_to_add31_1" fromId="180" toId="182">
</dataflow>
<dataflow id="833" from="select_ln53_14" to="muxLogicI2_to_add31_1" fromId="175" toId="183">
</dataflow>
<dataflow id="834" from="add" to="store_ln68" fromId="176" toId="184">
</dataflow>
<dataflow id="835" from="empty" to="store_ln68" fromId="24" toId="184">
</dataflow>
<dataflow id="836" from="empty_328" to="p_load27" fromId="27" toId="185">
</dataflow>
<dataflow id="837" from="icmp_ln62" to="select_ln53_13" fromId="84" toId="186">
</dataflow>
<dataflow id="838" from="p_load27" to="select_ln53_13" fromId="185" toId="186">
</dataflow>
<dataflow id="839" from="StgValue_627" to="select_ln53_13" fromId="627" toId="186">
</dataflow>
<dataflow id="840" from="_ssdm_op_FMADD" to="add31_s" fromId="805" toId="187">
</dataflow>
<dataflow id="841" from="vec_local_1_load" to="add31_s" fromId="150" toId="187">
</dataflow>
<dataflow id="842" from="mat_val_1" to="add31_s" fromId="170" toId="187">
</dataflow>
<dataflow id="843" from="select_ln53_15" to="add31_s" fromId="166" toId="187">
</dataflow>
<dataflow id="844" from="_ssdm_op_FMADD" to="add31_1" fromId="805" toId="188">
</dataflow>
<dataflow id="845" from="vec_local_2_load" to="add31_1" fromId="151" toId="188">
</dataflow>
<dataflow id="846" from="mat_val_2" to="add31_1" fromId="180" toId="188">
</dataflow>
<dataflow id="847" from="select_ln53_14" to="add31_1" fromId="175" toId="188">
</dataflow>
<dataflow id="848" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_3" fromId="778" toId="190">
</dataflow>
<dataflow id="849" from="mat_stream" to="mat_stream_read_3" fromId="456" toId="190">
</dataflow>
<dataflow id="850" from="mat_stream_read_3" to="mat_val_3" fromId="190" toId="191">
</dataflow>
<dataflow id="851" from="vec_local_3_load" to="muxLogicI0_to_add31_2" fromId="152" toId="192">
</dataflow>
<dataflow id="852" from="mat_val_3" to="muxLogicI1_to_add31_2" fromId="191" toId="193">
</dataflow>
<dataflow id="853" from="select_ln53_13" to="muxLogicI2_to_add31_2" fromId="186" toId="194">
</dataflow>
<dataflow id="854" from="add" to="muxLogicI0_to_result" fromId="176" toId="195">
</dataflow>
<dataflow id="855" from="StgValue_627" to="muxLogicI1_to_result" fromId="627" toId="196">
</dataflow>
<dataflow id="856" from="add" to="result" fromId="176" toId="197">
</dataflow>
<dataflow id="857" from="StgValue_627" to="result" fromId="627" toId="197">
</dataflow>
<dataflow id="858" from="add31_s" to="store_ln68" fromId="187" toId="198">
</dataflow>
<dataflow id="859" from="empty_326" to="store_ln68" fromId="25" toId="198">
</dataflow>
<dataflow id="860" from="empty_329" to="p_load26" fromId="28" toId="199">
</dataflow>
<dataflow id="861" from="icmp_ln62" to="select_ln53_12" fromId="84" toId="200">
</dataflow>
<dataflow id="862" from="p_load26" to="select_ln53_12" fromId="199" toId="200">
</dataflow>
<dataflow id="863" from="StgValue_627" to="select_ln53_12" fromId="627" toId="200">
</dataflow>
<dataflow id="864" from="_ssdm_op_FMADD" to="add31_1" fromId="805" toId="201">
</dataflow>
<dataflow id="865" from="vec_local_2_load" to="add31_1" fromId="151" toId="201">
</dataflow>
<dataflow id="866" from="mat_val_2" to="add31_1" fromId="180" toId="201">
</dataflow>
<dataflow id="867" from="select_ln53_14" to="add31_1" fromId="175" toId="201">
</dataflow>
<dataflow id="868" from="_ssdm_op_FMADD" to="add31_2" fromId="805" toId="202">
</dataflow>
<dataflow id="869" from="vec_local_3_load" to="add31_2" fromId="152" toId="202">
</dataflow>
<dataflow id="870" from="mat_val_3" to="add31_2" fromId="191" toId="202">
</dataflow>
<dataflow id="871" from="select_ln53_13" to="add31_2" fromId="186" toId="202">
</dataflow>
<dataflow id="872" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_4" fromId="778" toId="204">
</dataflow>
<dataflow id="873" from="mat_stream" to="mat_stream_read_4" fromId="456" toId="204">
</dataflow>
<dataflow id="874" from="mat_stream_read_4" to="mat_val_4" fromId="204" toId="205">
</dataflow>
<dataflow id="875" from="vec_local_4_load" to="muxLogicI0_to_add31_3" fromId="153" toId="206">
</dataflow>
<dataflow id="876" from="mat_val_4" to="muxLogicI1_to_add31_3" fromId="205" toId="207">
</dataflow>
<dataflow id="877" from="select_ln53_12" to="muxLogicI2_to_add31_3" fromId="200" toId="208">
</dataflow>
<dataflow id="878" from="result" to="muxLogicI0_to_result_1" fromId="197" toId="209">
</dataflow>
<dataflow id="879" from="add31_s" to="muxLogicI1_to_result_1" fromId="187" toId="210">
</dataflow>
<dataflow id="880" from="result" to="result_1" fromId="197" toId="211">
</dataflow>
<dataflow id="881" from="add31_s" to="result_1" fromId="187" toId="211">
</dataflow>
<dataflow id="882" from="add31_1" to="store_ln68" fromId="201" toId="212">
</dataflow>
<dataflow id="883" from="empty_327" to="store_ln68" fromId="26" toId="212">
</dataflow>
<dataflow id="884" from="empty_330" to="p_load25" fromId="29" toId="213">
</dataflow>
<dataflow id="885" from="icmp_ln62" to="select_ln53_11" fromId="84" toId="214">
</dataflow>
<dataflow id="886" from="p_load25" to="select_ln53_11" fromId="213" toId="214">
</dataflow>
<dataflow id="887" from="StgValue_627" to="select_ln53_11" fromId="627" toId="214">
</dataflow>
<dataflow id="888" from="_ssdm_op_FMADD" to="add31_2" fromId="805" toId="215">
</dataflow>
<dataflow id="889" from="vec_local_3_load" to="add31_2" fromId="152" toId="215">
</dataflow>
<dataflow id="890" from="mat_val_3" to="add31_2" fromId="191" toId="215">
</dataflow>
<dataflow id="891" from="select_ln53_13" to="add31_2" fromId="186" toId="215">
</dataflow>
<dataflow id="892" from="_ssdm_op_FMADD" to="add31_3" fromId="805" toId="216">
</dataflow>
<dataflow id="893" from="vec_local_4_load" to="add31_3" fromId="153" toId="216">
</dataflow>
<dataflow id="894" from="mat_val_4" to="add31_3" fromId="205" toId="216">
</dataflow>
<dataflow id="895" from="select_ln53_12" to="add31_3" fromId="200" toId="216">
</dataflow>
<dataflow id="896" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_5" fromId="778" toId="218">
</dataflow>
<dataflow id="897" from="mat_stream" to="mat_stream_read_5" fromId="456" toId="218">
</dataflow>
<dataflow id="898" from="mat_stream_read_5" to="mat_val_5" fromId="218" toId="219">
</dataflow>
<dataflow id="899" from="vec_local_5_load" to="muxLogicI0_to_add31_4" fromId="154" toId="220">
</dataflow>
<dataflow id="900" from="mat_val_5" to="muxLogicI1_to_add31_4" fromId="219" toId="221">
</dataflow>
<dataflow id="901" from="select_ln53_11" to="muxLogicI2_to_add31_4" fromId="214" toId="222">
</dataflow>
<dataflow id="902" from="result_1" to="muxLogicI0_to_result_2" fromId="211" toId="223">
</dataflow>
<dataflow id="903" from="add31_1" to="muxLogicI1_to_result_2" fromId="201" toId="224">
</dataflow>
<dataflow id="904" from="result_1" to="result_2" fromId="211" toId="225">
</dataflow>
<dataflow id="905" from="add31_1" to="result_2" fromId="201" toId="225">
</dataflow>
<dataflow id="906" from="add31_2" to="store_ln68" fromId="215" toId="226">
</dataflow>
<dataflow id="907" from="empty_328" to="store_ln68" fromId="27" toId="226">
</dataflow>
<dataflow id="908" from="empty_331" to="p_load24" fromId="30" toId="227">
</dataflow>
<dataflow id="909" from="icmp_ln62" to="select_ln53_10" fromId="84" toId="228">
</dataflow>
<dataflow id="910" from="p_load24" to="select_ln53_10" fromId="227" toId="228">
</dataflow>
<dataflow id="911" from="StgValue_627" to="select_ln53_10" fromId="627" toId="228">
</dataflow>
<dataflow id="912" from="_ssdm_op_FMADD" to="add31_3" fromId="805" toId="229">
</dataflow>
<dataflow id="913" from="vec_local_4_load" to="add31_3" fromId="153" toId="229">
</dataflow>
<dataflow id="914" from="mat_val_4" to="add31_3" fromId="205" toId="229">
</dataflow>
<dataflow id="915" from="select_ln53_12" to="add31_3" fromId="200" toId="229">
</dataflow>
<dataflow id="916" from="_ssdm_op_FMADD" to="add31_4" fromId="805" toId="230">
</dataflow>
<dataflow id="917" from="vec_local_5_load" to="add31_4" fromId="154" toId="230">
</dataflow>
<dataflow id="918" from="mat_val_5" to="add31_4" fromId="219" toId="230">
</dataflow>
<dataflow id="919" from="select_ln53_11" to="add31_4" fromId="214" toId="230">
</dataflow>
<dataflow id="920" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_6" fromId="778" toId="232">
</dataflow>
<dataflow id="921" from="mat_stream" to="mat_stream_read_6" fromId="456" toId="232">
</dataflow>
<dataflow id="922" from="mat_stream_read_6" to="mat_val_6" fromId="232" toId="233">
</dataflow>
<dataflow id="923" from="vec_local_6_load" to="muxLogicI0_to_add31_5" fromId="155" toId="234">
</dataflow>
<dataflow id="924" from="mat_val_6" to="muxLogicI1_to_add31_5" fromId="233" toId="235">
</dataflow>
<dataflow id="925" from="select_ln53_10" to="muxLogicI2_to_add31_5" fromId="228" toId="236">
</dataflow>
<dataflow id="926" from="result_2" to="muxLogicI0_to_result_3" fromId="225" toId="237">
</dataflow>
<dataflow id="927" from="add31_2" to="muxLogicI1_to_result_3" fromId="215" toId="238">
</dataflow>
<dataflow id="928" from="result_2" to="result_3" fromId="225" toId="239">
</dataflow>
<dataflow id="929" from="add31_2" to="result_3" fromId="215" toId="239">
</dataflow>
<dataflow id="930" from="add31_3" to="store_ln68" fromId="229" toId="240">
</dataflow>
<dataflow id="931" from="empty_329" to="store_ln68" fromId="28" toId="240">
</dataflow>
<dataflow id="932" from="empty_332" to="p_load23" fromId="31" toId="241">
</dataflow>
<dataflow id="933" from="icmp_ln62" to="select_ln53_9" fromId="84" toId="242">
</dataflow>
<dataflow id="934" from="p_load23" to="select_ln53_9" fromId="241" toId="242">
</dataflow>
<dataflow id="935" from="StgValue_627" to="select_ln53_9" fromId="627" toId="242">
</dataflow>
<dataflow id="936" from="_ssdm_op_FMADD" to="add31_4" fromId="805" toId="243">
</dataflow>
<dataflow id="937" from="vec_local_5_load" to="add31_4" fromId="154" toId="243">
</dataflow>
<dataflow id="938" from="mat_val_5" to="add31_4" fromId="219" toId="243">
</dataflow>
<dataflow id="939" from="select_ln53_11" to="add31_4" fromId="214" toId="243">
</dataflow>
<dataflow id="940" from="_ssdm_op_FMADD" to="add31_5" fromId="805" toId="244">
</dataflow>
<dataflow id="941" from="vec_local_6_load" to="add31_5" fromId="155" toId="244">
</dataflow>
<dataflow id="942" from="mat_val_6" to="add31_5" fromId="233" toId="244">
</dataflow>
<dataflow id="943" from="select_ln53_10" to="add31_5" fromId="228" toId="244">
</dataflow>
<dataflow id="944" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_7" fromId="778" toId="246">
</dataflow>
<dataflow id="945" from="mat_stream" to="mat_stream_read_7" fromId="456" toId="246">
</dataflow>
<dataflow id="946" from="mat_stream_read_7" to="mat_val_7" fromId="246" toId="247">
</dataflow>
<dataflow id="947" from="vec_local_7_load" to="muxLogicI0_to_add31_6" fromId="156" toId="248">
</dataflow>
<dataflow id="948" from="mat_val_7" to="muxLogicI1_to_add31_6" fromId="247" toId="249">
</dataflow>
<dataflow id="949" from="select_ln53_9" to="muxLogicI2_to_add31_6" fromId="242" toId="250">
</dataflow>
<dataflow id="950" from="result_3" to="muxLogicI0_to_result_4" fromId="239" toId="251">
</dataflow>
<dataflow id="951" from="add31_3" to="muxLogicI1_to_result_4" fromId="229" toId="252">
</dataflow>
<dataflow id="952" from="result_3" to="result_4" fromId="239" toId="253">
</dataflow>
<dataflow id="953" from="add31_3" to="result_4" fromId="229" toId="253">
</dataflow>
<dataflow id="954" from="add31_4" to="store_ln68" fromId="243" toId="254">
</dataflow>
<dataflow id="955" from="empty_330" to="store_ln68" fromId="29" toId="254">
</dataflow>
<dataflow id="956" from="empty_333" to="p_load22" fromId="32" toId="255">
</dataflow>
<dataflow id="957" from="icmp_ln62" to="select_ln53_8" fromId="84" toId="256">
</dataflow>
<dataflow id="958" from="p_load22" to="select_ln53_8" fromId="255" toId="256">
</dataflow>
<dataflow id="959" from="StgValue_627" to="select_ln53_8" fromId="627" toId="256">
</dataflow>
<dataflow id="960" from="_ssdm_op_FMADD" to="add31_5" fromId="805" toId="257">
</dataflow>
<dataflow id="961" from="vec_local_6_load" to="add31_5" fromId="155" toId="257">
</dataflow>
<dataflow id="962" from="mat_val_6" to="add31_5" fromId="233" toId="257">
</dataflow>
<dataflow id="963" from="select_ln53_10" to="add31_5" fromId="228" toId="257">
</dataflow>
<dataflow id="964" from="_ssdm_op_FMADD" to="add31_6" fromId="805" toId="258">
</dataflow>
<dataflow id="965" from="vec_local_7_load" to="add31_6" fromId="156" toId="258">
</dataflow>
<dataflow id="966" from="mat_val_7" to="add31_6" fromId="247" toId="258">
</dataflow>
<dataflow id="967" from="select_ln53_9" to="add31_6" fromId="242" toId="258">
</dataflow>
<dataflow id="968" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_8" fromId="778" toId="260">
</dataflow>
<dataflow id="969" from="mat_stream" to="mat_stream_read_8" fromId="456" toId="260">
</dataflow>
<dataflow id="970" from="mat_stream_read_8" to="mat_val_8" fromId="260" toId="261">
</dataflow>
<dataflow id="971" from="vec_local_8_load" to="muxLogicI0_to_add31_7" fromId="157" toId="262">
</dataflow>
<dataflow id="972" from="mat_val_8" to="muxLogicI1_to_add31_7" fromId="261" toId="263">
</dataflow>
<dataflow id="973" from="select_ln53_8" to="muxLogicI2_to_add31_7" fromId="256" toId="264">
</dataflow>
<dataflow id="974" from="result_4" to="muxLogicI0_to_result_5" fromId="253" toId="265">
</dataflow>
<dataflow id="975" from="add31_4" to="muxLogicI1_to_result_5" fromId="243" toId="266">
</dataflow>
<dataflow id="976" from="result_4" to="result_5" fromId="253" toId="267">
</dataflow>
<dataflow id="977" from="add31_4" to="result_5" fromId="243" toId="267">
</dataflow>
<dataflow id="978" from="add31_5" to="store_ln68" fromId="257" toId="268">
</dataflow>
<dataflow id="979" from="empty_331" to="store_ln68" fromId="30" toId="268">
</dataflow>
<dataflow id="980" from="empty_334" to="p_load21" fromId="33" toId="269">
</dataflow>
<dataflow id="981" from="icmp_ln62" to="select_ln53_7" fromId="84" toId="270">
</dataflow>
<dataflow id="982" from="p_load21" to="select_ln53_7" fromId="269" toId="270">
</dataflow>
<dataflow id="983" from="StgValue_627" to="select_ln53_7" fromId="627" toId="270">
</dataflow>
<dataflow id="984" from="_ssdm_op_FMADD" to="add31_6" fromId="805" toId="271">
</dataflow>
<dataflow id="985" from="vec_local_7_load" to="add31_6" fromId="156" toId="271">
</dataflow>
<dataflow id="986" from="mat_val_7" to="add31_6" fromId="247" toId="271">
</dataflow>
<dataflow id="987" from="select_ln53_9" to="add31_6" fromId="242" toId="271">
</dataflow>
<dataflow id="988" from="_ssdm_op_FMADD" to="add31_7" fromId="805" toId="272">
</dataflow>
<dataflow id="989" from="vec_local_8_load" to="add31_7" fromId="157" toId="272">
</dataflow>
<dataflow id="990" from="mat_val_8" to="add31_7" fromId="261" toId="272">
</dataflow>
<dataflow id="991" from="select_ln53_8" to="add31_7" fromId="256" toId="272">
</dataflow>
<dataflow id="992" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_9" fromId="778" toId="274">
</dataflow>
<dataflow id="993" from="mat_stream" to="mat_stream_read_9" fromId="456" toId="274">
</dataflow>
<dataflow id="994" from="mat_stream_read_9" to="mat_val_9" fromId="274" toId="275">
</dataflow>
<dataflow id="995" from="vec_local_9_load" to="muxLogicI0_to_add31_8" fromId="158" toId="276">
</dataflow>
<dataflow id="996" from="mat_val_9" to="muxLogicI1_to_add31_8" fromId="275" toId="277">
</dataflow>
<dataflow id="997" from="select_ln53_7" to="muxLogicI2_to_add31_8" fromId="270" toId="278">
</dataflow>
<dataflow id="998" from="result_5" to="muxLogicI0_to_result_6" fromId="267" toId="279">
</dataflow>
<dataflow id="999" from="add31_5" to="muxLogicI1_to_result_6" fromId="257" toId="280">
</dataflow>
<dataflow id="1000" from="result_5" to="result_6" fromId="267" toId="281">
</dataflow>
<dataflow id="1001" from="add31_5" to="result_6" fromId="257" toId="281">
</dataflow>
<dataflow id="1002" from="add31_6" to="store_ln68" fromId="271" toId="282">
</dataflow>
<dataflow id="1003" from="empty_332" to="store_ln68" fromId="31" toId="282">
</dataflow>
<dataflow id="1004" from="empty_335" to="p_load20" fromId="34" toId="283">
</dataflow>
<dataflow id="1005" from="icmp_ln62" to="select_ln53_6" fromId="84" toId="284">
</dataflow>
<dataflow id="1006" from="p_load20" to="select_ln53_6" fromId="283" toId="284">
</dataflow>
<dataflow id="1007" from="StgValue_627" to="select_ln53_6" fromId="627" toId="284">
</dataflow>
<dataflow id="1008" from="_ssdm_op_FMADD" to="add31_7" fromId="805" toId="285">
</dataflow>
<dataflow id="1009" from="vec_local_8_load" to="add31_7" fromId="157" toId="285">
</dataflow>
<dataflow id="1010" from="mat_val_8" to="add31_7" fromId="261" toId="285">
</dataflow>
<dataflow id="1011" from="select_ln53_8" to="add31_7" fromId="256" toId="285">
</dataflow>
<dataflow id="1012" from="_ssdm_op_FMADD" to="add31_8" fromId="805" toId="286">
</dataflow>
<dataflow id="1013" from="vec_local_9_load" to="add31_8" fromId="158" toId="286">
</dataflow>
<dataflow id="1014" from="mat_val_9" to="add31_8" fromId="275" toId="286">
</dataflow>
<dataflow id="1015" from="select_ln53_7" to="add31_8" fromId="270" toId="286">
</dataflow>
<dataflow id="1016" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_10" fromId="778" toId="288">
</dataflow>
<dataflow id="1017" from="mat_stream" to="mat_stream_read_10" fromId="456" toId="288">
</dataflow>
<dataflow id="1018" from="mat_stream_read_10" to="mat_val_10" fromId="288" toId="289">
</dataflow>
<dataflow id="1019" from="vec_local_10_load" to="muxLogicI0_to_add31_9" fromId="159" toId="290">
</dataflow>
<dataflow id="1020" from="mat_val_10" to="muxLogicI1_to_add31_9" fromId="289" toId="291">
</dataflow>
<dataflow id="1021" from="select_ln53_6" to="muxLogicI2_to_add31_9" fromId="284" toId="292">
</dataflow>
<dataflow id="1022" from="result_6" to="muxLogicI0_to_result_7" fromId="281" toId="293">
</dataflow>
<dataflow id="1023" from="add31_6" to="muxLogicI1_to_result_7" fromId="271" toId="294">
</dataflow>
<dataflow id="1024" from="result_6" to="result_7" fromId="281" toId="295">
</dataflow>
<dataflow id="1025" from="add31_6" to="result_7" fromId="271" toId="295">
</dataflow>
<dataflow id="1026" from="add31_7" to="store_ln68" fromId="285" toId="296">
</dataflow>
<dataflow id="1027" from="empty_333" to="store_ln68" fromId="32" toId="296">
</dataflow>
<dataflow id="1028" from="empty_336" to="p_load19" fromId="35" toId="297">
</dataflow>
<dataflow id="1029" from="icmp_ln62" to="select_ln53_5" fromId="84" toId="298">
</dataflow>
<dataflow id="1030" from="p_load19" to="select_ln53_5" fromId="297" toId="298">
</dataflow>
<dataflow id="1031" from="StgValue_627" to="select_ln53_5" fromId="627" toId="298">
</dataflow>
<dataflow id="1032" from="_ssdm_op_FMADD" to="add31_8" fromId="805" toId="299">
</dataflow>
<dataflow id="1033" from="vec_local_9_load" to="add31_8" fromId="158" toId="299">
</dataflow>
<dataflow id="1034" from="mat_val_9" to="add31_8" fromId="275" toId="299">
</dataflow>
<dataflow id="1035" from="select_ln53_7" to="add31_8" fromId="270" toId="299">
</dataflow>
<dataflow id="1036" from="_ssdm_op_FMADD" to="add31_9" fromId="805" toId="300">
</dataflow>
<dataflow id="1037" from="vec_local_10_load" to="add31_9" fromId="159" toId="300">
</dataflow>
<dataflow id="1038" from="mat_val_10" to="add31_9" fromId="289" toId="300">
</dataflow>
<dataflow id="1039" from="select_ln53_6" to="add31_9" fromId="284" toId="300">
</dataflow>
<dataflow id="1040" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_11" fromId="778" toId="302">
</dataflow>
<dataflow id="1041" from="mat_stream" to="mat_stream_read_11" fromId="456" toId="302">
</dataflow>
<dataflow id="1042" from="mat_stream_read_11" to="mat_val_11" fromId="302" toId="303">
</dataflow>
<dataflow id="1043" from="vec_local_11_load" to="muxLogicI0_to_add31_10" fromId="160" toId="304">
</dataflow>
<dataflow id="1044" from="mat_val_11" to="muxLogicI1_to_add31_10" fromId="303" toId="305">
</dataflow>
<dataflow id="1045" from="select_ln53_5" to="muxLogicI2_to_add31_10" fromId="298" toId="306">
</dataflow>
<dataflow id="1046" from="result_7" to="muxLogicI0_to_result_8" fromId="295" toId="307">
</dataflow>
<dataflow id="1047" from="add31_7" to="muxLogicI1_to_result_8" fromId="285" toId="308">
</dataflow>
<dataflow id="1048" from="result_7" to="result_8" fromId="295" toId="309">
</dataflow>
<dataflow id="1049" from="add31_7" to="result_8" fromId="285" toId="309">
</dataflow>
<dataflow id="1050" from="add31_8" to="store_ln68" fromId="299" toId="310">
</dataflow>
<dataflow id="1051" from="empty_334" to="store_ln68" fromId="33" toId="310">
</dataflow>
<dataflow id="1052" from="empty_337" to="p_load18" fromId="36" toId="311">
</dataflow>
<dataflow id="1053" from="icmp_ln62" to="select_ln53_4" fromId="84" toId="312">
</dataflow>
<dataflow id="1054" from="p_load18" to="select_ln53_4" fromId="311" toId="312">
</dataflow>
<dataflow id="1055" from="StgValue_627" to="select_ln53_4" fromId="627" toId="312">
</dataflow>
<dataflow id="1056" from="_ssdm_op_FMADD" to="add31_9" fromId="805" toId="313">
</dataflow>
<dataflow id="1057" from="vec_local_10_load" to="add31_9" fromId="159" toId="313">
</dataflow>
<dataflow id="1058" from="mat_val_10" to="add31_9" fromId="289" toId="313">
</dataflow>
<dataflow id="1059" from="select_ln53_6" to="add31_9" fromId="284" toId="313">
</dataflow>
<dataflow id="1060" from="_ssdm_op_FMADD" to="add31_10" fromId="805" toId="314">
</dataflow>
<dataflow id="1061" from="vec_local_11_load" to="add31_10" fromId="160" toId="314">
</dataflow>
<dataflow id="1062" from="mat_val_11" to="add31_10" fromId="303" toId="314">
</dataflow>
<dataflow id="1063" from="select_ln53_5" to="add31_10" fromId="298" toId="314">
</dataflow>
<dataflow id="1064" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_12" fromId="778" toId="316">
</dataflow>
<dataflow id="1065" from="mat_stream" to="mat_stream_read_12" fromId="456" toId="316">
</dataflow>
<dataflow id="1066" from="mat_stream_read_12" to="mat_val_12" fromId="316" toId="317">
</dataflow>
<dataflow id="1067" from="vec_local_12_load" to="muxLogicI0_to_add31_11" fromId="161" toId="318">
</dataflow>
<dataflow id="1068" from="mat_val_12" to="muxLogicI1_to_add31_11" fromId="317" toId="319">
</dataflow>
<dataflow id="1069" from="select_ln53_4" to="muxLogicI2_to_add31_11" fromId="312" toId="320">
</dataflow>
<dataflow id="1070" from="result_8" to="muxLogicI0_to_result_9" fromId="309" toId="321">
</dataflow>
<dataflow id="1071" from="add31_8" to="muxLogicI1_to_result_9" fromId="299" toId="322">
</dataflow>
<dataflow id="1072" from="result_8" to="result_9" fromId="309" toId="323">
</dataflow>
<dataflow id="1073" from="add31_8" to="result_9" fromId="299" toId="323">
</dataflow>
<dataflow id="1074" from="add31_9" to="store_ln68" fromId="313" toId="324">
</dataflow>
<dataflow id="1075" from="empty_335" to="store_ln68" fromId="34" toId="324">
</dataflow>
<dataflow id="1076" from="empty_338" to="p_load17" fromId="37" toId="325">
</dataflow>
<dataflow id="1077" from="icmp_ln62" to="select_ln53_3" fromId="84" toId="326">
</dataflow>
<dataflow id="1078" from="p_load17" to="select_ln53_3" fromId="325" toId="326">
</dataflow>
<dataflow id="1079" from="StgValue_627" to="select_ln53_3" fromId="627" toId="326">
</dataflow>
<dataflow id="1080" from="_ssdm_op_FMADD" to="add31_10" fromId="805" toId="327">
</dataflow>
<dataflow id="1081" from="vec_local_11_load" to="add31_10" fromId="160" toId="327">
</dataflow>
<dataflow id="1082" from="mat_val_11" to="add31_10" fromId="303" toId="327">
</dataflow>
<dataflow id="1083" from="select_ln53_5" to="add31_10" fromId="298" toId="327">
</dataflow>
<dataflow id="1084" from="_ssdm_op_FMADD" to="add31_11" fromId="805" toId="328">
</dataflow>
<dataflow id="1085" from="vec_local_12_load" to="add31_11" fromId="161" toId="328">
</dataflow>
<dataflow id="1086" from="mat_val_12" to="add31_11" fromId="317" toId="328">
</dataflow>
<dataflow id="1087" from="select_ln53_4" to="add31_11" fromId="312" toId="328">
</dataflow>
<dataflow id="1088" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_13" fromId="778" toId="330">
</dataflow>
<dataflow id="1089" from="mat_stream" to="mat_stream_read_13" fromId="456" toId="330">
</dataflow>
<dataflow id="1090" from="mat_stream_read_13" to="mat_val_13" fromId="330" toId="331">
</dataflow>
<dataflow id="1091" from="vec_local_13_load" to="muxLogicI0_to_add31_12" fromId="162" toId="332">
</dataflow>
<dataflow id="1092" from="mat_val_13" to="muxLogicI1_to_add31_12" fromId="331" toId="333">
</dataflow>
<dataflow id="1093" from="select_ln53_3" to="muxLogicI2_to_add31_12" fromId="326" toId="334">
</dataflow>
<dataflow id="1094" from="result_9" to="muxLogicI0_to_result_10" fromId="323" toId="335">
</dataflow>
<dataflow id="1095" from="add31_9" to="muxLogicI1_to_result_10" fromId="313" toId="336">
</dataflow>
<dataflow id="1096" from="result_9" to="result_10" fromId="323" toId="337">
</dataflow>
<dataflow id="1097" from="add31_9" to="result_10" fromId="313" toId="337">
</dataflow>
<dataflow id="1098" from="add31_10" to="store_ln68" fromId="327" toId="338">
</dataflow>
<dataflow id="1099" from="empty_336" to="store_ln68" fromId="35" toId="338">
</dataflow>
<dataflow id="1100" from="empty_339" to="p_load16" fromId="38" toId="339">
</dataflow>
<dataflow id="1101" from="icmp_ln62" to="select_ln53_2" fromId="84" toId="340">
</dataflow>
<dataflow id="1102" from="p_load16" to="select_ln53_2" fromId="339" toId="340">
</dataflow>
<dataflow id="1103" from="StgValue_627" to="select_ln53_2" fromId="627" toId="340">
</dataflow>
<dataflow id="1104" from="_ssdm_op_FMADD" to="add31_11" fromId="805" toId="341">
</dataflow>
<dataflow id="1105" from="vec_local_12_load" to="add31_11" fromId="161" toId="341">
</dataflow>
<dataflow id="1106" from="mat_val_12" to="add31_11" fromId="317" toId="341">
</dataflow>
<dataflow id="1107" from="select_ln53_4" to="add31_11" fromId="312" toId="341">
</dataflow>
<dataflow id="1108" from="_ssdm_op_FMADD" to="add31_12" fromId="805" toId="342">
</dataflow>
<dataflow id="1109" from="vec_local_13_load" to="add31_12" fromId="162" toId="342">
</dataflow>
<dataflow id="1110" from="mat_val_13" to="add31_12" fromId="331" toId="342">
</dataflow>
<dataflow id="1111" from="select_ln53_3" to="add31_12" fromId="326" toId="342">
</dataflow>
<dataflow id="1112" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_14" fromId="778" toId="344">
</dataflow>
<dataflow id="1113" from="mat_stream" to="mat_stream_read_14" fromId="456" toId="344">
</dataflow>
<dataflow id="1114" from="mat_stream_read_14" to="mat_val_14" fromId="344" toId="345">
</dataflow>
<dataflow id="1115" from="vec_local_14_load" to="muxLogicI0_to_add31_13" fromId="163" toId="346">
</dataflow>
<dataflow id="1116" from="mat_val_14" to="muxLogicI1_to_add31_13" fromId="345" toId="347">
</dataflow>
<dataflow id="1117" from="select_ln53_2" to="muxLogicI2_to_add31_13" fromId="340" toId="348">
</dataflow>
<dataflow id="1118" from="result_10" to="muxLogicI0_to_result_11" fromId="337" toId="349">
</dataflow>
<dataflow id="1119" from="add31_10" to="muxLogicI1_to_result_11" fromId="327" toId="350">
</dataflow>
<dataflow id="1120" from="result_10" to="result_11" fromId="337" toId="351">
</dataflow>
<dataflow id="1121" from="add31_10" to="result_11" fromId="327" toId="351">
</dataflow>
<dataflow id="1122" from="add31_11" to="store_ln68" fromId="341" toId="352">
</dataflow>
<dataflow id="1123" from="empty_337" to="store_ln68" fromId="36" toId="352">
</dataflow>
<dataflow id="1124" from="empty_340" to="p_load" fromId="39" toId="353">
</dataflow>
<dataflow id="1125" from="icmp_ln62" to="select_ln53_1" fromId="84" toId="354">
</dataflow>
<dataflow id="1126" from="p_load" to="select_ln53_1" fromId="353" toId="354">
</dataflow>
<dataflow id="1127" from="StgValue_627" to="select_ln53_1" fromId="627" toId="354">
</dataflow>
<dataflow id="1128" from="_ssdm_op_FMADD" to="add31_12" fromId="805" toId="355">
</dataflow>
<dataflow id="1129" from="vec_local_13_load" to="add31_12" fromId="162" toId="355">
</dataflow>
<dataflow id="1130" from="mat_val_13" to="add31_12" fromId="331" toId="355">
</dataflow>
<dataflow id="1131" from="select_ln53_3" to="add31_12" fromId="326" toId="355">
</dataflow>
<dataflow id="1132" from="_ssdm_op_FMADD" to="add31_13" fromId="805" toId="356">
</dataflow>
<dataflow id="1133" from="vec_local_14_load" to="add31_13" fromId="163" toId="356">
</dataflow>
<dataflow id="1134" from="mat_val_14" to="add31_13" fromId="345" toId="356">
</dataflow>
<dataflow id="1135" from="select_ln53_2" to="add31_13" fromId="340" toId="356">
</dataflow>
<dataflow id="1136" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="mat_stream_read_15" fromId="778" toId="358">
</dataflow>
<dataflow id="1137" from="mat_stream" to="mat_stream_read_15" fromId="456" toId="358">
</dataflow>
<dataflow id="1138" from="mat_stream_read_15" to="mat_val_15" fromId="358" toId="359">
</dataflow>
<dataflow id="1139" from="vec_local_15_load" to="muxLogicI0_to_add31_14" fromId="164" toId="360">
</dataflow>
<dataflow id="1140" from="mat_val_15" to="muxLogicI1_to_add31_14" fromId="359" toId="361">
</dataflow>
<dataflow id="1141" from="select_ln53_1" to="muxLogicI2_to_add31_14" fromId="354" toId="362">
</dataflow>
<dataflow id="1142" from="result_11" to="muxLogicI0_to_result_12" fromId="351" toId="363">
</dataflow>
<dataflow id="1143" from="add31_11" to="muxLogicI1_to_result_12" fromId="341" toId="364">
</dataflow>
<dataflow id="1144" from="result_11" to="result_12" fromId="351" toId="365">
</dataflow>
<dataflow id="1145" from="add31_11" to="result_12" fromId="341" toId="365">
</dataflow>
<dataflow id="1146" from="add31_12" to="store_ln68" fromId="355" toId="366">
</dataflow>
<dataflow id="1147" from="empty_338" to="store_ln68" fromId="37" toId="366">
</dataflow>
<dataflow id="1148" from="_ssdm_op_FMADD" to="add31_13" fromId="805" toId="367">
</dataflow>
<dataflow id="1149" from="vec_local_14_load" to="add31_13" fromId="163" toId="367">
</dataflow>
<dataflow id="1150" from="mat_val_14" to="add31_13" fromId="345" toId="367">
</dataflow>
<dataflow id="1151" from="select_ln53_2" to="add31_13" fromId="340" toId="367">
</dataflow>
<dataflow id="1152" from="_ssdm_op_FMADD" to="add31_14" fromId="805" toId="368">
</dataflow>
<dataflow id="1153" from="vec_local_15_load" to="add31_14" fromId="164" toId="368">
</dataflow>
<dataflow id="1154" from="mat_val_15" to="add31_14" fromId="359" toId="368">
</dataflow>
<dataflow id="1155" from="select_ln53_1" to="add31_14" fromId="354" toId="368">
</dataflow>
<dataflow id="1156" from="result_12" to="muxLogicI0_to_result_13" fromId="365" toId="369">
</dataflow>
<dataflow id="1157" from="add31_12" to="muxLogicI1_to_result_13" fromId="355" toId="370">
</dataflow>
<dataflow id="1158" from="result_12" to="result_13" fromId="365" toId="371">
</dataflow>
<dataflow id="1159" from="add31_12" to="result_13" fromId="355" toId="371">
</dataflow>
<dataflow id="1160" from="add31_13" to="store_ln68" fromId="367" toId="372">
</dataflow>
<dataflow id="1161" from="empty_339" to="store_ln68" fromId="38" toId="372">
</dataflow>
<dataflow id="1162" from="_ssdm_op_FMADD" to="add31_14" fromId="805" toId="373">
</dataflow>
<dataflow id="1163" from="vec_local_15_load" to="add31_14" fromId="164" toId="373">
</dataflow>
<dataflow id="1164" from="mat_val_15" to="add31_14" fromId="359" toId="373">
</dataflow>
<dataflow id="1165" from="select_ln53_1" to="add31_14" fromId="354" toId="373">
</dataflow>
<dataflow id="1166" from="result_13" to="muxLogicI0_to_result_14" fromId="371" toId="374">
</dataflow>
<dataflow id="1167" from="add31_13" to="muxLogicI1_to_result_14" fromId="367" toId="375">
</dataflow>
<dataflow id="1168" from="result_13" to="result_14" fromId="371" toId="376">
</dataflow>
<dataflow id="1169" from="add31_13" to="result_14" fromId="367" toId="376">
</dataflow>
<dataflow id="1170" from="add31_14" to="store_ln68" fromId="373" toId="377">
</dataflow>
<dataflow id="1171" from="empty_340" to="store_ln68" fromId="39" toId="377">
</dataflow>
<dataflow id="1173" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="1172" toId="379">
</dataflow>
<dataflow id="1175" from="VITIS_LOOP_53_2_VITIS_LOOP_62_4_str" to="specloopname_ln0" fromId="1174" toId="379">
</dataflow>
<dataflow id="1177" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="1176" toId="380">
</dataflow>
<dataflow id="1179" from="StgValue_1178" to="speclooptripcount_ln0" fromId="1178" toId="380">
</dataflow>
<dataflow id="1180" from="StgValue_1178" to="speclooptripcount_ln0" fromId="1178" toId="380">
</dataflow>
<dataflow id="1181" from="StgValue_1178" to="speclooptripcount_ln0" fromId="1178" toId="380">
</dataflow>
<dataflow id="1183" from="_ssdm_op_SpecPipeline" to="specpipeline_ln63" fromId="1182" toId="381">
</dataflow>
<dataflow id="1184" from="StgValue_473" to="specpipeline_ln63" fromId="473" toId="381">
</dataflow>
<dataflow id="1185" from="StgValue_581" to="specpipeline_ln63" fromId="581" toId="381">
</dataflow>
<dataflow id="1186" from="StgValue_581" to="specpipeline_ln63" fromId="581" toId="381">
</dataflow>
<dataflow id="1187" from="StgValue_581" to="specpipeline_ln63" fromId="581" toId="381">
</dataflow>
<dataflow id="1188" from="empty_107" to="specpipeline_ln63" fromId="584" toId="381">
</dataflow>
<dataflow id="1189" from="result_14" to="muxLogicI0_to_result_15" fromId="376" toId="382">
</dataflow>
<dataflow id="1190" from="add31_14" to="muxLogicI1_to_result_15" fromId="373" toId="383">
</dataflow>
<dataflow id="1191" from="result_14" to="result_15" fromId="376" toId="384">
</dataflow>
<dataflow id="1192" from="add31_14" to="result_15" fromId="373" toId="384">
</dataflow>
<dataflow id="1193" from="result_15" to="bitcast_ln79" fromId="384" toId="385">
</dataflow>
<dataflow id="1194" from="bitcast_ln79" to="muxLogicFIFOData_to_write_ln79" fromId="385" toId="386">
</dataflow>
<dataflow id="1196" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln79" fromId="1195" toId="387">
</dataflow>
<dataflow id="1197" from="res_stream" to="write_ln79" fromId="455" toId="387">
</dataflow>
<dataflow id="1198" from="bitcast_ln79" to="write_ln79" fromId="385" toId="387">
</dataflow>
<dataflow id="1199" from="icmp_ln53" to="StgValue_2" fromId="81" toId="2">
</dataflow>
<dataflow id="1200" from="icmp_ln53" to="StgValue_3" fromId="81" toId="3">
</dataflow>
<dataflow id="1201" from="icmp_ln62" to="StgValue_3" fromId="84" toId="3">
</dataflow>
<dataflow id="1202" from="icmp_ln53" to="StgValue_4" fromId="81" toId="4">
</dataflow>
<dataflow id="1203" from="icmp_ln62" to="StgValue_4" fromId="84" toId="4">
</dataflow>
<dataflow id="1204" from="icmp_ln53" to="StgValue_5" fromId="81" toId="5">
</dataflow>
<dataflow id="1205" from="icmp_ln62" to="StgValue_5" fromId="84" toId="5">
</dataflow>
<dataflow id="1206" from="icmp_ln53" to="StgValue_6" fromId="81" toId="6">
</dataflow>
<dataflow id="1207" from="icmp_ln62" to="StgValue_6" fromId="84" toId="6">
</dataflow>
<dataflow id="1208" from="icmp_ln53" to="StgValue_7" fromId="81" toId="7">
</dataflow>
<dataflow id="1209" from="icmp_ln62" to="StgValue_7" fromId="84" toId="7">
</dataflow>
<dataflow id="1210" from="icmp_ln53" to="StgValue_8" fromId="81" toId="8">
</dataflow>
<dataflow id="1211" from="icmp_ln62" to="StgValue_8" fromId="84" toId="8">
</dataflow>
<dataflow id="1212" from="icmp_ln53" to="StgValue_9" fromId="81" toId="9">
</dataflow>
<dataflow id="1213" from="icmp_ln62" to="StgValue_9" fromId="84" toId="9">
</dataflow>
<dataflow id="1214" from="icmp_ln53" to="StgValue_10" fromId="81" toId="10">
</dataflow>
<dataflow id="1215" from="icmp_ln62" to="StgValue_10" fromId="84" toId="10">
</dataflow>
<dataflow id="1216" from="icmp_ln53" to="StgValue_11" fromId="81" toId="11">
</dataflow>
<dataflow id="1217" from="icmp_ln62" to="StgValue_11" fromId="84" toId="11">
</dataflow>
<dataflow id="1218" from="icmp_ln53" to="StgValue_12" fromId="81" toId="12">
</dataflow>
<dataflow id="1219" from="icmp_ln62" to="StgValue_12" fromId="84" toId="12">
</dataflow>
<dataflow id="1220" from="icmp_ln53" to="StgValue_13" fromId="81" toId="13">
</dataflow>
<dataflow id="1221" from="icmp_ln62" to="StgValue_13" fromId="84" toId="13">
</dataflow>
<dataflow id="1222" from="icmp_ln53" to="StgValue_14" fromId="81" toId="14">
</dataflow>
<dataflow id="1223" from="icmp_ln62" to="StgValue_14" fromId="84" toId="14">
</dataflow>
<dataflow id="1224" from="icmp_ln53" to="StgValue_15" fromId="81" toId="15">
</dataflow>
<dataflow id="1225" from="icmp_ln62" to="StgValue_15" fromId="84" toId="15">
</dataflow>
<dataflow id="1226" from="icmp_ln53" to="StgValue_16" fromId="81" toId="16">
</dataflow>
<dataflow id="1227" from="icmp_ln62" to="StgValue_16" fromId="84" toId="16">
</dataflow>
<dataflow id="1228" from="icmp_ln53" to="StgValue_17" fromId="81" toId="17">
</dataflow>
<dataflow id="1229" from="icmp_ln62" to="StgValue_17" fromId="84" toId="17">
</dataflow>
<dataflow id="1230" from="icmp_ln62" to="StgValue_18" fromId="84" toId="18">
</dataflow>
<dataflow id="1231" from="icmp_ln62_1" to="StgValue_22" fromId="137" toId="22">
</dataflow>
</dataflows>


</stg>
