

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_311_139'
================================================================
* Date:           Tue Feb  8 11:01:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_311_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_aux_1 = alloca i32 1"   --->   Operation 6 'alloca' 'num_aux_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num_aux_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'num_aux_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_aux_1_5 = alloca i32 1"   --->   Operation 8 'alloca' 'num_aux_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 9 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_aux_0_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_0_12"   --->   Operation 10 'read' 'num_aux_0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_aux_1_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_1_14"   --->   Operation 11 'read' 'num_aux_1_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_aux_2_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_2_16"   --->   Operation 12 'read' 'num_aux_2_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %num_aux_2_16_read, i32 %num_aux_1_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %num_aux_1_14_read, i32 %num_aux_1_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %num_aux_0_12_read, i32 %num_aux_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_39 = load i2 %i" [../src/ban.cpp:311]   --->   Operation 18 'load' 'i_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln311 = icmp_eq  i2 %i_39, i2 3" [../src/ban.cpp:311]   --->   Operation 20 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln311 = add i2 %i_39, i2 1" [../src/ban.cpp:311]   --->   Operation 22 'add' 'add_ln311' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void %.split77, void %.exitStub" [../src/ban.cpp:311]   --->   Operation 23 'br' 'br_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i2 %i_39" [../src/ban.cpp:312]   --->   Operation 24 'zext' 'zext_ln312' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln312 = add i6 %sub_ln542_read, i6 %zext_ln312" [../src/ban.cpp:312]   --->   Operation 25 'add' 'add_ln312' <Predicate = (!icmp_ln311)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln312_1 = zext i6 %add_ln312" [../src/ban.cpp:312]   --->   Operation 26 'zext' 'zext_ln312_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln312_1" [../src/ban.cpp:312]   --->   Operation 27 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%num_aux_1_7 = load i6 %b_num_addr" [../src/ban.cpp:312]   --->   Operation 28 'load' 'num_aux_1_7' <Predicate = (!icmp_ln311)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%switch_ln312 = switch i2 %i_39, void %branch8, i2 0, void %.split77..split77235_crit_edge, i2 1, void %.split77..split77235_crit_edge7" [../src/ban.cpp:312]   --->   Operation 29 'switch' 'switch_ln312' <Predicate = (!icmp_ln311)> <Delay = 0.58>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln311 = store i2 %add_ln311, i2 %i" [../src/ban.cpp:311]   --->   Operation 30 'store' 'store_ln311' <Predicate = (!icmp_ln311)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%num_aux_1_load = load i32 %num_aux_1"   --->   Operation 40 'load' 'num_aux_1_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%num_aux_1_2_load = load i32 %num_aux_1_2"   --->   Operation 41 'load' 'num_aux_1_2_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%num_aux_1_5_load = load i32 %num_aux_1_5"   --->   Operation 42 'load' 'num_aux_1_5_load' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_2_2_out, i32 %num_aux_1_5_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_1_2_out, i32 %num_aux_1_2_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_0_2_out, i32 %num_aux_1_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln311)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln311)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/ban.cpp:311]   --->   Operation 32 'specloopname' 'specloopname_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%num_aux_1_7 = load i6 %b_num_addr" [../src/ban.cpp:312]   --->   Operation 33 'load' 'num_aux_1_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1_2" [../src/ban.cpp:312]   --->   Operation 34 'store' 'store_ln312' <Predicate = (i_39 == 1)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split77235" [../src/ban.cpp:312]   --->   Operation 35 'br' 'br_ln312' <Predicate = (i_39 == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1" [../src/ban.cpp:312]   --->   Operation 36 'store' 'store_ln312' <Predicate = (i_39 == 0)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split77235" [../src/ban.cpp:312]   --->   Operation 37 'br' 'br_ln312' <Predicate = (i_39 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln312 = store i32 %num_aux_1_7, i32 %num_aux_1_5" [../src/ban.cpp:312]   --->   Operation 38 'store' 'store_ln312' <Predicate = (i_39 != 0 & i_39 != 1)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.split77235" [../src/ban.cpp:312]   --->   Operation 39 'br' 'br_ln312' <Predicate = (i_39 != 0 & i_39 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_aux_2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_aux_1_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_aux_0_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ num_aux_2_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_aux_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_aux_0_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
num_aux_1          (alloca           ) [ 011]
num_aux_1_2        (alloca           ) [ 011]
num_aux_1_5        (alloca           ) [ 011]
sub_ln542_read     (read             ) [ 000]
num_aux_0_12_read  (read             ) [ 000]
num_aux_1_14_read  (read             ) [ 000]
num_aux_2_16_read  (read             ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_39               (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln311         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln311          (add              ) [ 000]
br_ln311           (br               ) [ 000]
zext_ln312         (zext             ) [ 000]
add_ln312          (add              ) [ 000]
zext_ln312_1       (zext             ) [ 000]
b_num_addr         (getelementptr    ) [ 011]
switch_ln312       (switch           ) [ 000]
store_ln311        (store            ) [ 000]
br_ln0             (br               ) [ 000]
specloopname_ln311 (specloopname     ) [ 000]
num_aux_1_7        (load             ) [ 000]
store_ln312        (store            ) [ 000]
br_ln312           (br               ) [ 000]
store_ln312        (store            ) [ 000]
br_ln312           (br               ) [ 000]
store_ln312        (store            ) [ 000]
br_ln312           (br               ) [ 000]
num_aux_1_load     (load             ) [ 000]
num_aux_1_2_load   (load             ) [ 000]
num_aux_1_5_load   (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_aux_2_16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_2_16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_aux_1_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_1_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_aux_0_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_0_12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln542">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_num">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_aux_2_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_2_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_aux_1_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_aux_0_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_0_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="num_aux_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_aux_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="num_aux_1_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_aux_1_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="num_aux_1_5_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_aux_1_5/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sub_ln542_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="num_aux_0_12_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_0_12_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="num_aux_1_14_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_1_14_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="num_aux_2_16_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_2_16_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_num_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_aux_1_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_39_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_39/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln311_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln311_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln312_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln312/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln312_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln312_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln312_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln311_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln311/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln312_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln312_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln312_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="num_aux_1_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_aux_1_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="num_aux_1_2_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_aux_1_2_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="num_aux_1_5_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_aux_1_5_load/1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="211" class="1005" name="num_aux_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_aux_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="num_aux_1_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_aux_1_2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="num_aux_1_5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_aux_1_5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_39_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="239" class="1005" name="b_num_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="82" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="76" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="64" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="176"><net_src comp="151" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="116" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="116" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="116" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="207"><net_src comp="48" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="214"><net_src comp="52" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="221"><net_src comp="56" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="228"><net_src comp="60" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="235"><net_src comp="142" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="109" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_aux_2_2_out | {1 }
	Port: num_aux_1_2_out | {1 }
	Port: num_aux_0_2_out | {1 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_311_139 : num_aux_2_16 | {1 }
	Port: main_Pipeline_VITIS_LOOP_311_139 : num_aux_1_14 | {1 }
	Port: main_Pipeline_VITIS_LOOP_311_139 : num_aux_0_12 | {1 }
	Port: main_Pipeline_VITIS_LOOP_311_139 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_311_139 : b_num | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_39 : 1
		icmp_ln311 : 2
		add_ln311 : 2
		br_ln311 : 3
		zext_ln312 : 2
		add_ln312 : 3
		zext_ln312_1 : 4
		b_num_addr : 5
		num_aux_1_7 : 6
		switch_ln312 : 2
		store_ln311 : 3
		num_aux_1_load : 1
		num_aux_1_2_load : 1
		num_aux_1_5_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln312 : 1
		store_ln312 : 1
		store_ln312 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln311_fu_151       |    0    |    9    |
|          |       add_ln312_fu_161       |    0    |    13   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln311_fu_145      |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |   sub_ln542_read_read_fu_64  |    0    |    0    |
|   read   | num_aux_0_12_read_read_fu_70 |    0    |    0    |
|          | num_aux_1_14_read_read_fu_76 |    0    |    0    |
|          | num_aux_2_16_read_read_fu_82 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     write_ln0_write_fu_88    |    0    |    0    |
|   write  |     write_ln0_write_fu_95    |    0    |    0    |
|          |    write_ln0_write_fu_102    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln312_fu_157      |    0    |    0    |
|          |      zext_ln312_1_fu_167     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    30   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| b_num_addr_reg_239|    6   |
|    i_39_reg_232   |    2   |
|     i_reg_204     |    2   |
|num_aux_1_2_reg_218|   32   |
|num_aux_1_5_reg_225|   32   |
| num_aux_1_reg_211 |   32   |
+-------------------+--------+
|       Total       |   106  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   30   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   106  |   39   |
+-----------+--------+--------+--------+
