
RobotCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009970  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001130  08009b00  08009b00  0000ab00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac30  0800ac30  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac30  0800ac30  0000bc30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac38  0800ac38  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac38  0800ac38  0000bc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac3c  0800ac3c  0000bc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ac40  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          00000ad0  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ca8  20000ca8  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011c04  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f39  00000000  00000000  0001de0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  00020d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d46  00000000  00000000  00021e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b3f  00000000  00000000  00022bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017e23  00000000  00000000  000456fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d02eb  00000000  00000000  0005d520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d80b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000595c  00000000  00000000  0012d850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  001331ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ae8 	.word	0x08009ae8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009ae8 	.word	0x08009ae8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eaa:	4b28      	ldr	r3, [pc, #160]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000eac:	4a28      	ldr	r2, [pc, #160]	@ (8000f50 <MX_ADC1_Init+0xb8>)
 8000eae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eb0:	4b26      	ldr	r3, [pc, #152]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000eb2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000eb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb8:	4b24      	ldr	r3, [pc, #144]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ebe:	4b23      	ldr	r3, [pc, #140]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ec4:	4b21      	ldr	r3, [pc, #132]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eca:	4b20      	ldr	r3, [pc, #128]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000eda:	4a1e      	ldr	r2, [pc, #120]	@ (8000f54 <MX_ADC1_Init+0xbc>)
 8000edc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ede:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000ee4:	4b19      	ldr	r3, [pc, #100]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ee6:	2202      	movs	r2, #2
 8000ee8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000eea:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ef2:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ef8:	4814      	ldr	r0, [pc, #80]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000efa:	f001 fdc1 	bl	8002a80 <HAL_ADC_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f04:	f000 fd3c 	bl	8001980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000f08:	230e      	movs	r3, #14
 8000f0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f10:	2307      	movs	r3, #7
 8000f12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f14:	463b      	mov	r3, r7
 8000f16:	4619      	mov	r1, r3
 8000f18:	480c      	ldr	r0, [pc, #48]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000f1a:	f002 f911 	bl	8003140 <HAL_ADC_ConfigChannel>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f24:	f000 fd2c 	bl	8001980 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f30:	463b      	mov	r3, r7
 8000f32:	4619      	mov	r1, r3
 8000f34:	4805      	ldr	r0, [pc, #20]	@ (8000f4c <MX_ADC1_Init+0xb4>)
 8000f36:	f002 f903 	bl	8003140 <HAL_ADC_ConfigChannel>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f40:	f000 fd1e 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	200001f4 	.word	0x200001f4
 8000f50:	40012000 	.word	0x40012000
 8000f54:	0f000001 	.word	0x0f000001

08000f58 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	@ 0x28
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a33      	ldr	r2, [pc, #204]	@ (8001044 <HAL_ADC_MspInit+0xec>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d15f      	bne.n	800103a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	4b32      	ldr	r3, [pc, #200]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f82:	4a31      	ldr	r2, [pc, #196]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000f84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a2a      	ldr	r2, [pc, #168]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa6:	4b28      	ldr	r3, [pc, #160]	@ (8001048 <HAL_ADC_MspInit+0xf0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = ADC_V_Pin|ADC_A_Pin;
 8000fb2:	2330      	movs	r3, #48	@ 0x30
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4821      	ldr	r0, [pc, #132]	@ (800104c <HAL_ADC_MspInit+0xf4>)
 8000fc6:	f002 ffed 	bl	8003fa4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000fca:	4b21      	ldr	r3, [pc, #132]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fcc:	4a21      	ldr	r2, [pc, #132]	@ (8001054 <HAL_ADC_MspInit+0xfc>)
 8000fce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fe4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fe8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fea:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000fec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ff0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ff2:	4b17      	ldr	r3, [pc, #92]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000ff4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8000ffc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001000:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001002:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001008:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 800100a:	2200      	movs	r2, #0
 800100c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800100e:	4810      	ldr	r0, [pc, #64]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8001010:	f002 fc58 	bl	80038c4 <HAL_DMA_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800101a:	f000 fcb1 	bl	8001980 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a0b      	ldr	r2, [pc, #44]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8001022:	639a      	str	r2, [r3, #56]	@ 0x38
 8001024:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <HAL_ADC_MspInit+0xf8>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	2012      	movs	r0, #18
 8001030:	f002 fc0b 	bl	800384a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001034:	2012      	movs	r0, #18
 8001036:	f002 fc24 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800103a:	bf00      	nop
 800103c:	3728      	adds	r7, #40	@ 0x28
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40012000 	.word	0x40012000
 8001048:	40023800 	.word	0x40023800
 800104c:	40020800 	.word	0x40020800
 8001050:	2000023c 	.word	0x2000023c
 8001054:	40026410 	.word	0x40026410

08001058 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <MX_DMA_Init+0x68>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a16      	ldr	r2, [pc, #88]	@ (80010c0 <MX_DMA_Init+0x68>)
 8001068:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <MX_DMA_Init+0x68>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	603b      	str	r3, [r7, #0]
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <MX_DMA_Init+0x68>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a0f      	ldr	r2, [pc, #60]	@ (80010c0 <MX_DMA_Init+0x68>)
 8001084:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b0d      	ldr	r3, [pc, #52]	@ (80010c0 <MX_DMA_Init+0x68>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001092:	603b      	str	r3, [r7, #0]
 8001094:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	2010      	movs	r0, #16
 800109c:	f002 fbd5 	bl	800384a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010a0:	2010      	movs	r0, #16
 80010a2:	f002 fbee 	bl	8003882 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	2038      	movs	r0, #56	@ 0x38
 80010ac:	f002 fbcd 	bl	800384a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010b0:	2038      	movs	r0, #56	@ 0x38
 80010b2:	f002 fbe6 	bl	8003882 <HAL_NVIC_EnableIRQ>

}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	@ 0x28
 80010c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a30      	ldr	r2, [pc, #192]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 80010e4:	f043 0304 	orr.w	r3, r3, #4
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	4b2e      	ldr	r3, [pc, #184]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a29      	ldr	r2, [pc, #164]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a22      	ldr	r2, [pc, #136]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	4b1c      	ldr	r3, [pc, #112]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a1b      	ldr	r2, [pc, #108]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <MX_GPIO_Init+0xe0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_EN_GPIO_Port, MOTOR_EN_Pin, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001150:	4815      	ldr	r0, [pc, #84]	@ (80011a8 <MX_GPIO_Init+0xe4>)
 8001152:	f003 f8c3 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	2110      	movs	r1, #16
 800115a:	4814      	ldr	r0, [pc, #80]	@ (80011ac <MX_GPIO_Init+0xe8>)
 800115c:	f003 f8be 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_EN_Pin;
 8001160:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001166:	2301      	movs	r3, #1
 8001168:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116e:	2300      	movs	r3, #0
 8001170:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_EN_GPIO_Port, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	480b      	ldr	r0, [pc, #44]	@ (80011a8 <MX_GPIO_Init+0xe4>)
 800117a:	f002 ff13 	bl	8003fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800117e:	2310      	movs	r3, #16
 8001180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	2301      	movs	r3, #1
 8001184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	4619      	mov	r1, r3
 8001194:	4805      	ldr	r0, [pc, #20]	@ (80011ac <MX_GPIO_Init+0xe8>)
 8001196:	f002 ff05 	bl	8003fa4 <HAL_GPIO_Init>

}
 800119a:	bf00      	nop
 800119c:	3728      	adds	r7, #40	@ 0x28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	40020800 	.word	0x40020800
 80011ac:	40020400 	.word	0x40020400

080011b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011b6:	4a13      	ldr	r2, [pc, #76]	@ (8001204 <MX_I2C1_Init+0x54>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_I2C1_Init+0x58>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C1_Init+0x50>)
 80011ee:	f003 f8a9 	bl	8004344 <HAL_I2C_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f8:	f000 fbc2 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	2000029c 	.word	0x2000029c
 8001204:	40005400 	.word	0x40005400
 8001208:	00061a80 	.word	0x00061a80

0800120c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_I2C_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_I2C_SCL_Pin|OLED_I2C_SDA_Pin;
 800124a:	23c0      	movs	r3, #192	@ 0xc0
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800124e:	2312      	movs	r3, #18
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800125a:	2304      	movs	r3, #4
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <HAL_I2C_MspInit+0x8c>)
 8001266:	f002 fe9d 	bl	8003fa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001272:	4a08      	ldr	r2, [pc, #32]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 8001274:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001278:	6413      	str	r3, [r2, #64]	@ 0x40
 800127a:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_I2C_MspInit+0x88>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40005400 	.word	0x40005400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020400 	.word	0x40020400

0800129c <motor>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Motor control function
void motor(int32_t left, int32_t right) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
	// Clamp the values to be within -65535 and +65535
	left = fminf(fmaxf(left, -65535), 65535);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	ee07 3a90 	vmov	s15, r3
 80012ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b0:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 800136c <motor+0xd0>
 80012b4:	eeb0 0a67 	vmov.f32	s0, s15
 80012b8:	f008 fbc0 	bl	8009a3c <fmaxf>
 80012bc:	eef0 7a40 	vmov.f32	s15, s0
 80012c0:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8001370 <motor+0xd4>
 80012c4:	eeb0 0a67 	vmov.f32	s0, s15
 80012c8:	f008 fbd5 	bl	8009a76 <fminf>
 80012cc:	eef0 7a40 	vmov.f32	s15, s0
 80012d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012d4:	ee17 3a90 	vmov	r3, s15
 80012d8:	607b      	str	r3, [r7, #4]
	right = fminf(fmaxf(right, -65535), 65535);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e4:	eddf 0a21 	vldr	s1, [pc, #132]	@ 800136c <motor+0xd0>
 80012e8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ec:	f008 fba6 	bl	8009a3c <fmaxf>
 80012f0:	eef0 7a40 	vmov.f32	s15, s0
 80012f4:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8001370 <motor+0xd4>
 80012f8:	eeb0 0a67 	vmov.f32	s0, s15
 80012fc:	f008 fbbb 	bl	8009a76 <fminf>
 8001300:	eef0 7a40 	vmov.f32	s15, s0
 8001304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001308:	ee17 3a90 	vmov	r3, s15
 800130c:	603b      	str	r3, [r7, #0]

	// Handle the left wheel
	if (left >= 0) {
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	db08      	blt.n	8001326 <motor+0x8a>
		// Forward
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left); // Forward
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <motor+0xd8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0); // Backward
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <motor+0xd8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2200      	movs	r2, #0
 8001322:	641a      	str	r2, [r3, #64]	@ 0x40
 8001324:	e008      	b.n	8001338 <motor+0x9c>
	} else {
		// Backward
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0); // Forward
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <motor+0xd8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2200      	movs	r2, #0
 800132c:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, -left); // Backward
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	425a      	negs	r2, r3
 8001332:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <motor+0xd8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	// Handle the right wheel
	if (right >= 0) {
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	2b00      	cmp	r3, #0
 800133c:	db08      	blt.n	8001350 <motor+0xb4>
		// Forward
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, right); // Forward
 800133e:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <motor+0xdc>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0); // Backward
 8001346:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <motor+0xdc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2200      	movs	r2, #0
 800134c:	639a      	str	r2, [r3, #56]	@ 0x38
	} else {
		// Backward
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0); // Forward
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, -right); // Backward
	}
}
 800134e:	e008      	b.n	8001362 <motor+0xc6>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0); // Forward
 8001350:	4b09      	ldr	r3, [pc, #36]	@ (8001378 <motor+0xdc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2200      	movs	r2, #0
 8001356:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, -right); // Backward
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	425a      	negs	r2, r3
 800135c:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <motor+0xdc>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	c77fff00 	.word	0xc77fff00
 8001370:	477fff00 	.word	0x477fff00
 8001374:	200009d8 	.word	0x200009d8
 8001378:	20000a68 	.word	0x20000a68

0800137c <WS2812_Set>:
// WS2812 set color
void WS2812_Set(uint8_t R, uint8_t G, uint8_t B) {
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
 8001386:	460b      	mov	r3, r1
 8001388:	71bb      	strb	r3, [r7, #6]
 800138a:	4613      	mov	r3, r2
 800138c:	717b      	strb	r3, [r7, #5]
	for (uint8_t i = 0; i < 8; i++) {
 800138e:	2300      	movs	r3, #0
 8001390:	73fb      	strb	r3, [r7, #15]
 8001392:	e031      	b.n	80013f8 <WS2812_Set+0x7c>
		//Fill the array
		WS2812_RGB_Buff[i] = (G << i) & (0x80) ? 60 : 29;
 8001394:	79ba      	ldrb	r2, [r7, #6]
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <WS2812_Set+0x2c>
 80013a4:	213c      	movs	r1, #60	@ 0x3c
 80013a6:	e000      	b.n	80013aa <WS2812_Set+0x2e>
 80013a8:	211d      	movs	r1, #29
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	4a17      	ldr	r2, [pc, #92]	@ (800140c <WS2812_Set+0x90>)
 80013ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		WS2812_RGB_Buff[i + 8] = (R << i) & (0x80) ? 60 : 29;
 80013b2:	79fa      	ldrb	r2, [r7, #7]
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <WS2812_Set+0x4a>
 80013c2:	213c      	movs	r1, #60	@ 0x3c
 80013c4:	e000      	b.n	80013c8 <WS2812_Set+0x4c>
 80013c6:	211d      	movs	r1, #29
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	3308      	adds	r3, #8
 80013cc:	4a0f      	ldr	r2, [pc, #60]	@ (800140c <WS2812_Set+0x90>)
 80013ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		WS2812_RGB_Buff[i + 16] = (B << i) & (0x80) ? 60 : 29;
 80013d2:	797a      	ldrb	r2, [r7, #5]
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <WS2812_Set+0x6a>
 80013e2:	213c      	movs	r1, #60	@ 0x3c
 80013e4:	e000      	b.n	80013e8 <WS2812_Set+0x6c>
 80013e6:	211d      	movs	r1, #29
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	3310      	adds	r3, #16
 80013ec:	4a07      	ldr	r2, [pc, #28]	@ (800140c <WS2812_Set+0x90>)
 80013ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t i = 0; i < 8; i++) {
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	3301      	adds	r3, #1
 80013f6:	73fb      	strb	r3, [r7, #15]
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	2b07      	cmp	r3, #7
 80013fc:	d9ca      	bls.n	8001394 <WS2812_Set+0x18>
	}
}
 80013fe:	bf00      	nop
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	200004a0 	.word	0x200004a0

08001410 <WS2812_Init>:
// WS2812 initialization
void WS2812_Init() {
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	WS2812_Set(255, 255, 255);
 8001414:	22ff      	movs	r2, #255	@ 0xff
 8001416:	21ff      	movs	r1, #255	@ 0xff
 8001418:	20ff      	movs	r0, #255	@ 0xff
 800141a:	f7ff ffaf 	bl	800137c <WS2812_Set>

	//Use DMA to move the contents from memory to the timer comparison register
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, (uint32_t*) WS2812_RGB_Buff,
 800141e:	234a      	movs	r3, #74	@ 0x4a
 8001420:	4a03      	ldr	r2, [pc, #12]	@ (8001430 <WS2812_Init+0x20>)
 8001422:	2104      	movs	r1, #4
 8001424:	4803      	ldr	r0, [pc, #12]	@ (8001434 <WS2812_Init+0x24>)
 8001426:	f004 fa61 	bl	80058ec <HAL_TIM_PWM_Start_DMA>
			sizeof(WS2812_RGB_Buff) / sizeof(uint16_t));
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200004a0 	.word	0x200004a0
 8001434:	20000990 	.word	0x20000990

08001438 <breathing_blue_update>:
// Breathing blue light function (no loop inside, to be called continuously)
void breathing_blue_update() {
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	// Set the LED color (R = 0, G = 0, B = blue_brightness)
	WS2812_Set(0, 0, blue_brightness);
 800143c:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <breathing_blue_update+0x58>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	461a      	mov	r2, r3
 8001444:	2100      	movs	r1, #0
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff ff98 	bl	800137c <WS2812_Set>

	// Update the brightness value
	blue_brightness += direction * 5; // Adjust the step size (5) for smoothness and speed
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <breathing_blue_update+0x5c>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	441a      	add	r2, r3
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <breathing_blue_update+0x58>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a0c      	ldr	r2, [pc, #48]	@ (8001490 <breathing_blue_update+0x58>)
 800145e:	6013      	str	r3, [r2, #0]

	// Reverse the direction at the limits (0 and 50)
	if (blue_brightness >= 50) {
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <breathing_blue_update+0x58>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b31      	cmp	r3, #49	@ 0x31
 8001466:	dd07      	ble.n	8001478 <breathing_blue_update+0x40>
		direction = -1;  // Start decreasing brightness
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <breathing_blue_update+0x5c>)
 800146a:	f04f 32ff 	mov.w	r2, #4294967295
 800146e:	601a      	str	r2, [r3, #0]
		blue_brightness = 50;  // Clamp to 50 to avoid overflow
 8001470:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <breathing_blue_update+0x58>)
 8001472:	2232      	movs	r2, #50	@ 0x32
 8001474:	601a      	str	r2, [r3, #0]
	} else if (blue_brightness <= 0) {
		direction = 1;   // Start increasing brightness
		blue_brightness = 0;  // Clamp to 0 to avoid underflow
	}
}
 8001476:	e009      	b.n	800148c <breathing_blue_update+0x54>
	} else if (blue_brightness <= 0) {
 8001478:	4b05      	ldr	r3, [pc, #20]	@ (8001490 <breathing_blue_update+0x58>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	dc05      	bgt.n	800148c <breathing_blue_update+0x54>
		direction = 1;   // Start increasing brightness
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <breathing_blue_update+0x5c>)
 8001482:	2201      	movs	r2, #1
 8001484:	601a      	str	r2, [r3, #0]
		blue_brightness = 0;  // Clamp to 0 to avoid underflow
 8001486:	4b02      	ldr	r3, [pc, #8]	@ (8001490 <breathing_blue_update+0x58>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000534 	.word	0x20000534
 8001494:	20000000 	.word	0x20000000

08001498 <HAL_TIM_PeriodElapsedCallback>:
// Timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	// Update the breathing light
	if (htim->Instance == TIM13) {
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d101      	bne.n	80014ae <HAL_TIM_PeriodElapsedCallback+0x16>
		breathing_blue_update();
 80014aa:	f7ff ffc5 	bl	8001438 <breathing_blue_update>
	}
}
 80014ae:	bf00      	nop
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40001c00 	.word	0x40001c00

080014bc <HAL_SYSTICK_Callback>:
// Callback function of SysTick
void HAL_SYSTICK_Callback(void) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4); // 1ms toggle pin
 80014c0:	2110      	movs	r1, #16
 80014c2:	4811      	ldr	r0, [pc, #68]	@ (8001508 <HAL_SYSTICK_Callback+0x4c>)
 80014c4:	f002 ff23 	bl	800430e <HAL_GPIO_TogglePin>
	ms_count++;
 80014c8:	4b10      	ldr	r3, [pc, #64]	@ (800150c <HAL_SYSTICK_Callback+0x50>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	4a0f      	ldr	r2, [pc, #60]	@ (800150c <HAL_SYSTICK_Callback+0x50>)
 80014d0:	6013      	str	r3, [r2, #0]

	// Tesing only
	if (ms_count < 2000) {
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <HAL_SYSTICK_Callback+0x50>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80014da:	d206      	bcs.n	80014ea <HAL_SYSTICK_Callback+0x2e>
		motor(20000, 20000); // Motor ON for 2000 ms
 80014dc:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80014e0:	f644 6020 	movw	r0, #20000	@ 0x4e20
 80014e4:	f7ff feda 	bl	800129c <motor>
	} else if (ms_count < 4000) {
		motor(0, 0); // Motor OFF for 2000 ms
	} else {
		ms_count = 0; // Reset counter after 4000 ms
	}
}
 80014e8:	e00c      	b.n	8001504 <HAL_SYSTICK_Callback+0x48>
	} else if (ms_count < 4000) {
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <HAL_SYSTICK_Callback+0x50>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80014f2:	d204      	bcs.n	80014fe <HAL_SYSTICK_Callback+0x42>
		motor(0, 0); // Motor OFF for 2000 ms
 80014f4:	2100      	movs	r1, #0
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff fed0 	bl	800129c <motor>
}
 80014fc:	e002      	b.n	8001504 <HAL_SYSTICK_Callback+0x48>
		ms_count = 0; // Reset counter after 4000 ms
 80014fe:	4b03      	ldr	r3, [pc, #12]	@ (800150c <HAL_SYSTICK_Callback+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40020400 	.word	0x40020400
 800150c:	20000538 	.word	0x20000538

08001510 <HAL_ADC_ConvCpltCallback>:
// ADC Callback
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001510:	b480      	push	{r7}
 8001512:	b087      	sub	sp, #28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1)  // Check which ADC triggered the interrupt
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a2f      	ldr	r2, [pc, #188]	@ (80015dc <HAL_ADC_ConvCpltCallback+0xcc>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d155      	bne.n	80015ce <HAL_ADC_ConvCpltCallback+0xbe>
			{
		// Update the ADC buffers with the new readings from DMA
		adc_voltage_buffer[adc_index] = ADCArray[0]; // Store voltage ADC reading
 8001522:	4b2f      	ldr	r3, [pc, #188]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	4b2e      	ldr	r3, [pc, #184]	@ (80015e4 <HAL_ADC_ConvCpltCallback+0xd4>)
 800152a:	8819      	ldrh	r1, [r3, #0]
 800152c:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800152e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		adc_current_buffer[adc_index] = ADCArray[1]; // Store current ADC reading
 8001532:	4b2b      	ldr	r3, [pc, #172]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	4b2a      	ldr	r3, [pc, #168]	@ (80015e4 <HAL_ADC_ConvCpltCallback+0xd4>)
 800153a:	8859      	ldrh	r1, [r3, #2]
 800153c:	4b2b      	ldr	r3, [pc, #172]	@ (80015ec <HAL_ADC_ConvCpltCallback+0xdc>)
 800153e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		// Move the index forward, wrapping around when reaching the buffer size
		adc_index = (adc_index + 1) % WINDOW_SIZE;
 8001542:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	3301      	adds	r3, #1
 8001548:	4a29      	ldr	r2, [pc, #164]	@ (80015f0 <HAL_ADC_ConvCpltCallback+0xe0>)
 800154a:	fb82 1203 	smull	r1, r2, r2, r3
 800154e:	1151      	asrs	r1, r2, #5
 8001550:	17da      	asrs	r2, r3, #31
 8001552:	1a8a      	subs	r2, r1, r2
 8001554:	2164      	movs	r1, #100	@ 0x64
 8001556:	fb01 f202 	mul.w	r2, r1, r2
 800155a:	1a9a      	subs	r2, r3, r2
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001560:	701a      	strb	r2, [r3, #0]

		// Calculate the moving average for voltage
		uint32_t voltage_sum = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < WINDOW_SIZE; i++) {
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	e00a      	b.n	8001582 <HAL_ADC_ConvCpltCallback+0x72>
			voltage_sum += adc_voltage_buffer[i];
 800156c:	4a1e      	ldr	r2, [pc, #120]	@ (80015e8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001574:	461a      	mov	r2, r3
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	4413      	add	r3, r2
 800157a:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < WINDOW_SIZE; i++) {
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	3301      	adds	r3, #1
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	2b63      	cmp	r3, #99	@ 0x63
 8001586:	ddf1      	ble.n	800156c <HAL_ADC_ConvCpltCallback+0x5c>
		}
		smoothed_ADCArray[0] = voltage_sum / WINDOW_SIZE; // Store smoothed voltage
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	4a19      	ldr	r2, [pc, #100]	@ (80015f0 <HAL_ADC_ConvCpltCallback+0xe0>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	095b      	lsrs	r3, r3, #5
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <HAL_ADC_ConvCpltCallback+0xe4>)
 8001596:	801a      	strh	r2, [r3, #0]

		// Calculate the moving average for current
		uint32_t current_sum = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
		for (int i = 0; i < WINDOW_SIZE; i++) {
 800159c:	2300      	movs	r3, #0
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	e00a      	b.n	80015b8 <HAL_ADC_ConvCpltCallback+0xa8>
			current_sum += adc_current_buffer[i];
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <HAL_ADC_ConvCpltCallback+0xdc>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015aa:	461a      	mov	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4413      	add	r3, r2
 80015b0:	60fb      	str	r3, [r7, #12]
		for (int i = 0; i < WINDOW_SIZE; i++) {
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	2b63      	cmp	r3, #99	@ 0x63
 80015bc:	ddf1      	ble.n	80015a2 <HAL_ADC_ConvCpltCallback+0x92>
		}
		smoothed_ADCArray[1] = current_sum / WINDOW_SIZE; // Store smoothed current
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	4a0b      	ldr	r2, [pc, #44]	@ (80015f0 <HAL_ADC_ConvCpltCallback+0xe0>)
 80015c2:	fba2 2303 	umull	r2, r3, r2, r3
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <HAL_ADC_ConvCpltCallback+0xe4>)
 80015cc:	805a      	strh	r2, [r3, #2]
	}
}
 80015ce:	bf00      	nop
 80015d0:	371c      	adds	r7, #28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40012000 	.word	0x40012000
 80015e0:	20000484 	.word	0x20000484
 80015e4:	200002f0 	.word	0x200002f0
 80015e8:	200002f4 	.word	0x200002f4
 80015ec:	200003bc 	.word	0x200003bc
 80015f0:	51eb851f 	.word	0x51eb851f
 80015f4:	20000488 	.word	0x20000488

080015f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015f8:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80015fc:	b085      	sub	sp, #20
 80015fe:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001600:	f001 f9a8 	bl	8002954 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001604:	f000 f952 	bl	80018ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001608:	f7ff fd5c 	bl	80010c4 <MX_GPIO_Init>
	MX_DMA_Init();
 800160c:	f7ff fd24 	bl	8001058 <MX_DMA_Init>
	MX_TIM3_Init();
 8001610:	f000 fdc0 	bl	8002194 <MX_TIM3_Init>
	MX_TIM4_Init();
 8001614:	f000 fe34 	bl	8002280 <MX_TIM4_Init>
	MX_TIM2_Init();
 8001618:	f000 fd68 	bl	80020ec <MX_TIM2_Init>
	MX_TIM5_Init();
 800161c:	f000 feb2 	bl	8002384 <MX_TIM5_Init>
	MX_TIM12_Init();
 8001620:	f000 ff04 	bl	800242c <MX_TIM12_Init>
	MX_ADC1_Init();
 8001624:	f7ff fc38 	bl	8000e98 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001628:	f7ff fdc2 	bl	80011b0 <MX_I2C1_Init>
	MX_TIM13_Init();
 800162c:	f000 ff6c 	bl	8002508 <MX_TIM13_Init>
	/* USER CODE BEGIN 2 */
	// Start right PWM channels
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001630:	2108      	movs	r1, #8
 8001632:	488d      	ldr	r0, [pc, #564]	@ (8001868 <main+0x270>)
 8001634:	f004 f892 	bl	800575c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001638:	210c      	movs	r1, #12
 800163a:	488b      	ldr	r0, [pc, #556]	@ (8001868 <main+0x270>)
 800163c:	f004 f88e 	bl	800575c <HAL_TIM_PWM_Start>
	// Start left PWM channels
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001640:	2100      	movs	r1, #0
 8001642:	488a      	ldr	r0, [pc, #552]	@ (800186c <main+0x274>)
 8001644:	f004 f88a 	bl	800575c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001648:	2104      	movs	r1, #4
 800164a:	4888      	ldr	r0, [pc, #544]	@ (800186c <main+0x274>)
 800164c:	f004 f886 	bl	800575c <HAL_TIM_PWM_Start>

	// Example on count encoder pulses using interrupts
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001650:	2104      	movs	r1, #4
 8001652:	4887      	ldr	r0, [pc, #540]	@ (8001870 <main+0x278>)
 8001654:	f004 fbb8 	bl	8005dc8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001658:	2104      	movs	r1, #4
 800165a:	4886      	ldr	r0, [pc, #536]	@ (8001874 <main+0x27c>)
 800165c:	f004 fbb4 	bl	8005dc8 <HAL_TIM_Encoder_Start>

	// ADC Values for voltage and current
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADCArray, 2);
 8001660:	2202      	movs	r2, #2
 8001662:	4985      	ldr	r1, [pc, #532]	@ (8001878 <main+0x280>)
 8001664:	4885      	ldr	r0, [pc, #532]	@ (800187c <main+0x284>)
 8001666:	f001 fc3d 	bl	8002ee4 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start_IT(&htim13); // LED PB5
 800166a:	4885      	ldr	r0, [pc, #532]	@ (8001880 <main+0x288>)
 800166c:	f003 ffac 	bl	80055c8 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_IT(&hadc1); // ADC interrupt handler
 8001670:	4882      	ldr	r0, [pc, #520]	@ (800187c <main+0x284>)
 8001672:	f001 fa49 	bl	8002b08 <HAL_ADC_Start_IT>

	ssd1306_Init();
 8001676:	f000 f9c3 	bl	8001a00 <ssd1306_Init>
	ssd1306_Fill(White);
 800167a:	2001      	movs	r0, #1
 800167c:	f000 fa2a 	bl	8001ad4 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8001680:	f000 fa40 	bl	8001b04 <ssd1306_UpdateScreen>
	ssd1306_Fill(Black);
 8001684:	2000      	movs	r0, #0
 8001686:	f000 fa25 	bl	8001ad4 <ssd1306_Fill>

	WS2812_Init();
 800168a:	f7ff fec1 	bl	8001410 <WS2812_Init>

	ssd1306_SetCursor(0, 0);
 800168e:	2100      	movs	r1, #0
 8001690:	2000      	movs	r0, #0
 8001692:	f000 fb69 	bl	8001d68 <ssd1306_SetCursor>
	ssd1306_WriteString("RobotCar", Font_11x18, White);
 8001696:	4b7b      	ldr	r3, [pc, #492]	@ (8001884 <main+0x28c>)
 8001698:	2201      	movs	r2, #1
 800169a:	9200      	str	r2, [sp, #0]
 800169c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800169e:	487a      	ldr	r0, [pc, #488]	@ (8001888 <main+0x290>)
 80016a0:	f000 fb3c 	bl	8001d1c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80016a4:	f000 fa2e 	bl	8001b04 <ssd1306_UpdateScreen>

	HAL_Delay(1000);
 80016a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016ac:	f001 f9c4 	bl	8002a38 <HAL_Delay>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		ssd1306_Fill(Black);
 80016b0:	2000      	movs	r0, #0
 80016b2:	f000 fa0f 	bl	8001ad4 <ssd1306_Fill>

		sprintf(buffer, "%.2fV%s%.3fA",
				(smoothed_ADCArray[0] * 0.00459228515 + 0.22), // Voltage calculation
 80016b6:	4b75      	ldr	r3, [pc, #468]	@ (800188c <main+0x294>)
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff32 	bl	8000524 <__aeabi_i2d>
 80016c0:	a35f      	add	r3, pc, #380	@ (adr r3, 8001840 <main+0x248>)
 80016c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c6:	f7fe ff97 	bl	80005f8 <__aeabi_dmul>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4610      	mov	r0, r2
 80016d0:	4619      	mov	r1, r3
		sprintf(buffer, "%.2fV%s%.3fA",
 80016d2:	a35d      	add	r3, pc, #372	@ (adr r3, 8001848 <main+0x250>)
 80016d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d8:	f7fe fdd8 	bl	800028c <__adddf3>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4690      	mov	r8, r2
 80016e2:	4699      	mov	r9, r3
				(smoothed_ADCArray[0] * 0.00459228515 + 0.22) < 7.5 ?
 80016e4:	4b69      	ldr	r3, [pc, #420]	@ (800188c <main+0x294>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe ff1b 	bl	8000524 <__aeabi_i2d>
 80016ee:	a354      	add	r3, pc, #336	@ (adr r3, 8001840 <main+0x248>)
 80016f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f4:	f7fe ff80 	bl	80005f8 <__aeabi_dmul>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	a351      	add	r3, pc, #324	@ (adr r3, 8001848 <main+0x250>)
 8001702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001706:	f7fe fdc1 	bl	800028c <__adddf3>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
		sprintf(buffer, "%.2fV%s%.3fA",
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	4b5e      	ldr	r3, [pc, #376]	@ (8001890 <main+0x298>)
 8001718:	f7ff f9e0 	bl	8000adc <__aeabi_dcmplt>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <main+0x12e>
 8001722:	4c5c      	ldr	r4, [pc, #368]	@ (8001894 <main+0x29c>)
 8001724:	e000      	b.n	8001728 <main+0x130>
 8001726:	4c5c      	ldr	r4, [pc, #368]	@ (8001898 <main+0x2a0>)
						"TooLow" : "", // Check if voltage is lower than 7.5V
				((smoothed_ADCArray[1] * 0.8 - 2500) / 185) < 0 ?
 8001728:	4b58      	ldr	r3, [pc, #352]	@ (800188c <main+0x294>)
 800172a:	885b      	ldrh	r3, [r3, #2]
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fef9 	bl	8000524 <__aeabi_i2d>
 8001732:	a347      	add	r3, pc, #284	@ (adr r3, 8001850 <main+0x258>)
 8001734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001738:	f7fe ff5e 	bl	80005f8 <__aeabi_dmul>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	a344      	add	r3, pc, #272	@ (adr r3, 8001858 <main+0x260>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7fe fd9d 	bl	8000288 <__aeabi_dsub>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	a342      	add	r3, pc, #264	@ (adr r3, 8001860 <main+0x268>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7ff f876 	bl	800084c <__aeabi_ddiv>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
		sprintf(buffer, "%.2fV%s%.3fA",
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	f7ff f9b4 	bl	8000adc <__aeabi_dcmplt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d004      	beq.n	8001784 <main+0x18c>
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	e01d      	b.n	80017c0 <main+0x1c8>
						0 : ((smoothed_ADCArray[1] * 0.8 - 2500) / 185)); // Current calculation
 8001784:	4b41      	ldr	r3, [pc, #260]	@ (800188c <main+0x294>)
 8001786:	885b      	ldrh	r3, [r3, #2]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fecb 	bl	8000524 <__aeabi_i2d>
 800178e:	a330      	add	r3, pc, #192	@ (adr r3, 8001850 <main+0x258>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe ff30 	bl	80005f8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	a32d      	add	r3, pc, #180	@ (adr r3, 8001858 <main+0x260>)
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe fd6f 	bl	8000288 <__aeabi_dsub>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
		sprintf(buffer, "%.2fV%s%.3fA",
 80017b2:	a32b      	add	r3, pc, #172	@ (adr r3, 8001860 <main+0x268>)
 80017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b8:	f7ff f848 	bl	800084c <__aeabi_ddiv>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017c4:	9400      	str	r4, [sp, #0]
 80017c6:	4642      	mov	r2, r8
 80017c8:	464b      	mov	r3, r9
 80017ca:	4934      	ldr	r1, [pc, #208]	@ (800189c <main+0x2a4>)
 80017cc:	4834      	ldr	r0, [pc, #208]	@ (80018a0 <main+0x2a8>)
 80017ce:	f006 f809 	bl	80077e4 <siprintf>

		ssd1306_SetCursor(0, 0);  // Set cursor to the top of the display
 80017d2:	2100      	movs	r1, #0
 80017d4:	2000      	movs	r0, #0
 80017d6:	f000 fac7 	bl	8001d68 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 80017da:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <main+0x28c>)
 80017dc:	2201      	movs	r2, #1
 80017de:	9200      	str	r2, [sp, #0]
 80017e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017e2:	482f      	ldr	r0, [pc, #188]	@ (80018a0 <main+0x2a8>)
 80017e4:	f000 fa9a 	bl	8001d1c <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "L: %d",
				__HAL_TIM_GET_COUNTER(&htim2));
 80017e8:	4b21      	ldr	r3, [pc, #132]	@ (8001870 <main+0x278>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer), "L: %d",
 80017ee:	4a2d      	ldr	r2, [pc, #180]	@ (80018a4 <main+0x2ac>)
 80017f0:	2114      	movs	r1, #20
 80017f2:	482b      	ldr	r0, [pc, #172]	@ (80018a0 <main+0x2a8>)
 80017f4:	f005 ffc2 	bl	800777c <sniprintf>
		ssd1306_SetCursor(0, 15); // Set cursor below the voltage/current display
 80017f8:	210f      	movs	r1, #15
 80017fa:	2000      	movs	r0, #0
 80017fc:	f000 fab4 	bl	8001d68 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 8001800:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <main+0x28c>)
 8001802:	2201      	movs	r2, #1
 8001804:	9200      	str	r2, [sp, #0]
 8001806:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001808:	4825      	ldr	r0, [pc, #148]	@ (80018a0 <main+0x2a8>)
 800180a:	f000 fa87 	bl	8001d1c <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "R: %d",
				__HAL_TIM_GET_COUNTER(&htim5));
 800180e:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <main+0x27c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer), "R: %d",
 8001814:	4a24      	ldr	r2, [pc, #144]	@ (80018a8 <main+0x2b0>)
 8001816:	2114      	movs	r1, #20
 8001818:	4821      	ldr	r0, [pc, #132]	@ (80018a0 <main+0x2a8>)
 800181a:	f005 ffaf 	bl	800777c <sniprintf>
		ssd1306_SetCursor(0, 30); // Set cursor below the GPIO states
 800181e:	211e      	movs	r1, #30
 8001820:	2000      	movs	r0, #0
 8001822:	f000 faa1 	bl	8001d68 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 8001826:	4b17      	ldr	r3, [pc, #92]	@ (8001884 <main+0x28c>)
 8001828:	2201      	movs	r2, #1
 800182a:	9200      	str	r2, [sp, #0]
 800182c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800182e:	481c      	ldr	r0, [pc, #112]	@ (80018a0 <main+0x2a8>)
 8001830:	f000 fa74 	bl	8001d1c <ssd1306_WriteString>

		ssd1306_UpdateScreen();
 8001834:	f000 f966 	bl	8001b04 <ssd1306_UpdateScreen>
		ssd1306_Fill(Black);
 8001838:	e73a      	b.n	80016b0 <main+0xb8>
 800183a:	bf00      	nop
 800183c:	f3af 8000 	nop.w
 8001840:	2887cf10 	.word	0x2887cf10
 8001844:	3f72cf5c 	.word	0x3f72cf5c
 8001848:	c28f5c29 	.word	0xc28f5c29
 800184c:	3fcc28f5 	.word	0x3fcc28f5
 8001850:	9999999a 	.word	0x9999999a
 8001854:	3fe99999 	.word	0x3fe99999
 8001858:	00000000 	.word	0x00000000
 800185c:	40a38800 	.word	0x40a38800
 8001860:	00000000 	.word	0x00000000
 8001864:	40672000 	.word	0x40672000
 8001868:	200009d8 	.word	0x200009d8
 800186c:	20000a68 	.word	0x20000a68
 8001870:	20000948 	.word	0x20000948
 8001874:	20000a20 	.word	0x20000a20
 8001878:	200002f0 	.word	0x200002f0
 800187c:	200001f4 	.word	0x200001f4
 8001880:	20000ab0 	.word	0x20000ab0
 8001884:	0800a894 	.word	0x0800a894
 8001888:	08009b00 	.word	0x08009b00
 800188c:	20000488 	.word	0x20000488
 8001890:	401e0000 	.word	0x401e0000
 8001894:	08009b0c 	.word	0x08009b0c
 8001898:	08009b14 	.word	0x08009b14
 800189c:	08009b18 	.word	0x08009b18
 80018a0:	2000048c 	.word	0x2000048c
 80018a4:	08009b28 	.word	0x08009b28
 80018a8:	08009b30 	.word	0x08009b30

080018ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b094      	sub	sp, #80	@ 0x50
 80018b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80018b2:	f107 0320 	add.w	r3, r7, #32
 80018b6:	2230      	movs	r2, #48	@ 0x30
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f005 fff5 	bl	80078aa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <SystemClock_Config+0xcc>)
 80018d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d8:	4a27      	ldr	r2, [pc, #156]	@ (8001978 <SystemClock_Config+0xcc>)
 80018da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018de:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e0:	4b25      	ldr	r3, [pc, #148]	@ (8001978 <SystemClock_Config+0xcc>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018ec:	2300      	movs	r3, #0
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	4b22      	ldr	r3, [pc, #136]	@ (800197c <SystemClock_Config+0xd0>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a21      	ldr	r2, [pc, #132]	@ (800197c <SystemClock_Config+0xd0>)
 80018f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018fa:	6013      	str	r3, [r2, #0]
 80018fc:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <SystemClock_Config+0xd0>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001908:	2302      	movs	r3, #2
 800190a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800190c:	2301      	movs	r3, #1
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001910:	2310      	movs	r3, #16
 8001912:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001914:	2302      	movs	r3, #2
 8001916:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001918:	2300      	movs	r3, #0
 800191a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800191c:	2308      	movs	r3, #8
 800191e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001920:	23a8      	movs	r3, #168	@ 0xa8
 8001922:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001924:	2302      	movs	r3, #2
 8001926:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001928:	2304      	movs	r3, #4
 800192a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800192c:	f107 0320 	add.w	r3, r7, #32
 8001930:	4618      	mov	r0, r3
 8001932:	f003 f9b5 	bl	8004ca0 <HAL_RCC_OscConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x94>
		Error_Handler();
 800193c:	f000 f820 	bl	8001980 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001940:	230f      	movs	r3, #15
 8001942:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001944:	2302      	movs	r3, #2
 8001946:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800194c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001950:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001956:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001958:	f107 030c 	add.w	r3, r7, #12
 800195c:	2105      	movs	r1, #5
 800195e:	4618      	mov	r0, r3
 8001960:	f003 fc16 	bl	8005190 <HAL_RCC_ClockConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0xc2>
		Error_Handler();
 800196a:	f000 f809 	bl	8001980 <Error_Handler>
	}
}
 800196e:	bf00      	nop
 8001970:	3750      	adds	r7, #80	@ 0x50
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40007000 	.word	0x40007000

08001980 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001984:	b672      	cpsid	i
}
 8001986:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <Error_Handler+0x8>

0800198c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af04      	add	r7, sp, #16
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
 80019aa:	9302      	str	r3, [sp, #8]
 80019ac:	2301      	movs	r3, #1
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	1dfb      	adds	r3, r7, #7
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	2301      	movs	r3, #1
 80019b6:	2200      	movs	r2, #0
 80019b8:	2178      	movs	r1, #120	@ 0x78
 80019ba:	4803      	ldr	r0, [pc, #12]	@ (80019c8 <ssd1306_WriteCommand+0x2c>)
 80019bc:	f002 fe06 	bl	80045cc <HAL_I2C_Mem_Write>
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000029c 	.word	0x2000029c

080019cc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af04      	add	r7, sp, #16
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	f04f 32ff 	mov.w	r2, #4294967295
 80019de:	9202      	str	r2, [sp, #8]
 80019e0:	9301      	str	r3, [sp, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	2301      	movs	r3, #1
 80019e8:	2240      	movs	r2, #64	@ 0x40
 80019ea:	2178      	movs	r1, #120	@ 0x78
 80019ec:	4803      	ldr	r0, [pc, #12]	@ (80019fc <ssd1306_WriteData+0x30>)
 80019ee:	f002 fded 	bl	80045cc <HAL_I2C_Mem_Write>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	2000029c 	.word	0x2000029c

08001a00 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a04:	f7ff ffc2 	bl	800198c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a08:	2064      	movs	r0, #100	@ 0x64
 8001a0a:	f001 f815 	bl	8002a38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f000 f9d6 	bl	8001dc0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a14:	2020      	movs	r0, #32
 8001a16:	f7ff ffc1 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f7ff ffbe 	bl	800199c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a20:	20b0      	movs	r0, #176	@ 0xb0
 8001a22:	f7ff ffbb 	bl	800199c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a26:	20c8      	movs	r0, #200	@ 0xc8
 8001a28:	f7ff ffb8 	bl	800199c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f7ff ffb5 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001a32:	2010      	movs	r0, #16
 8001a34:	f7ff ffb2 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001a38:	2040      	movs	r0, #64	@ 0x40
 8001a3a:	f7ff ffaf 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001a3e:	20ff      	movs	r0, #255	@ 0xff
 8001a40:	f000 f9aa 	bl	8001d98 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001a44:	20a1      	movs	r0, #161	@ 0xa1
 8001a46:	f7ff ffa9 	bl	800199c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001a4a:	20a6      	movs	r0, #166	@ 0xa6
 8001a4c:	f7ff ffa6 	bl	800199c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001a50:	20a8      	movs	r0, #168	@ 0xa8
 8001a52:	f7ff ffa3 	bl	800199c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001a56:	203f      	movs	r0, #63	@ 0x3f
 8001a58:	f7ff ffa0 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a5c:	20a4      	movs	r0, #164	@ 0xa4
 8001a5e:	f7ff ff9d 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001a62:	20d3      	movs	r0, #211	@ 0xd3
 8001a64:	f7ff ff9a 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f7ff ff97 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a6e:	20d5      	movs	r0, #213	@ 0xd5
 8001a70:	f7ff ff94 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001a74:	20f0      	movs	r0, #240	@ 0xf0
 8001a76:	f7ff ff91 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001a7a:	20d9      	movs	r0, #217	@ 0xd9
 8001a7c:	f7ff ff8e 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001a80:	2022      	movs	r0, #34	@ 0x22
 8001a82:	f7ff ff8b 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001a86:	20da      	movs	r0, #218	@ 0xda
 8001a88:	f7ff ff88 	bl	800199c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001a8c:	2012      	movs	r0, #18
 8001a8e:	f7ff ff85 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001a92:	20db      	movs	r0, #219	@ 0xdb
 8001a94:	f7ff ff82 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001a98:	2020      	movs	r0, #32
 8001a9a:	f7ff ff7f 	bl	800199c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001a9e:	208d      	movs	r0, #141	@ 0x8d
 8001aa0:	f7ff ff7c 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001aa4:	2014      	movs	r0, #20
 8001aa6:	f7ff ff79 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001aaa:	2001      	movs	r0, #1
 8001aac:	f000 f988 	bl	8001dc0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f000 f80f 	bl	8001ad4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001ab6:	f000 f825 	bl	8001b04 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001aba:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <ssd1306_Init+0xd0>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001ac0:	4b03      	ldr	r3, [pc, #12]	@ (8001ad0 <ssd1306_Init+0xd0>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001ac6:	4b02      	ldr	r3, [pc, #8]	@ (8001ad0 <ssd1306_Init+0xd0>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	711a      	strb	r2, [r3, #4]
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	2000093c 	.word	0x2000093c

08001ad4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <ssd1306_Fill+0x14>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e000      	b.n	8001aea <ssd1306_Fill+0x16>
 8001ae8:	23ff      	movs	r3, #255	@ 0xff
 8001aea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aee:	4619      	mov	r1, r3
 8001af0:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <ssd1306_Fill+0x2c>)
 8001af2:	f005 feda 	bl	80078aa <memset>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000053c 	.word	0x2000053c

08001b04 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	71fb      	strb	r3, [r7, #7]
 8001b0e:	e016      	b.n	8001b3e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	3b50      	subs	r3, #80	@ 0x50
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff40 	bl	800199c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff ff3d 	bl	800199c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b22:	2010      	movs	r0, #16
 8001b24:	f7ff ff3a 	bl	800199c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	01db      	lsls	r3, r3, #7
 8001b2c:	4a08      	ldr	r2, [pc, #32]	@ (8001b50 <ssd1306_UpdateScreen+0x4c>)
 8001b2e:	4413      	add	r3, r2
 8001b30:	2180      	movs	r1, #128	@ 0x80
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff4a 	bl	80019cc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b07      	cmp	r3, #7
 8001b42:	d9e5      	bls.n	8001b10 <ssd1306_UpdateScreen+0xc>
    }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	2000053c 	.word	0x2000053c

08001b54 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	71bb      	strb	r3, [r7, #6]
 8001b62:	4613      	mov	r3, r2
 8001b64:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	db3d      	blt.n	8001bea <ssd1306_DrawPixel+0x96>
 8001b6e:	79bb      	ldrb	r3, [r7, #6]
 8001b70:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b72:	d83a      	bhi.n	8001bea <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001b74:	797b      	ldrb	r3, [r7, #5]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d11a      	bne.n	8001bb0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b7a:	79fa      	ldrb	r2, [r7, #7]
 8001b7c:	79bb      	ldrb	r3, [r7, #6]
 8001b7e:	08db      	lsrs	r3, r3, #3
 8001b80:	b2d8      	uxtb	r0, r3
 8001b82:	4603      	mov	r3, r0
 8001b84:	01db      	lsls	r3, r3, #7
 8001b86:	4413      	add	r3, r2
 8001b88:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf8 <ssd1306_DrawPixel+0xa4>)
 8001b8a:	5cd3      	ldrb	r3, [r2, r3]
 8001b8c:	b25a      	sxtb	r2, r3
 8001b8e:	79bb      	ldrb	r3, [r7, #6]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	b25b      	sxtb	r3, r3
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b259      	sxtb	r1, r3
 8001ba0:	79fa      	ldrb	r2, [r7, #7]
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	01db      	lsls	r3, r3, #7
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b2c9      	uxtb	r1, r1
 8001baa:	4a13      	ldr	r2, [pc, #76]	@ (8001bf8 <ssd1306_DrawPixel+0xa4>)
 8001bac:	54d1      	strb	r1, [r2, r3]
 8001bae:	e01d      	b.n	8001bec <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001bb0:	79fa      	ldrb	r2, [r7, #7]
 8001bb2:	79bb      	ldrb	r3, [r7, #6]
 8001bb4:	08db      	lsrs	r3, r3, #3
 8001bb6:	b2d8      	uxtb	r0, r3
 8001bb8:	4603      	mov	r3, r0
 8001bba:	01db      	lsls	r3, r3, #7
 8001bbc:	4413      	add	r3, r2
 8001bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8001bf8 <ssd1306_DrawPixel+0xa4>)
 8001bc0:	5cd3      	ldrb	r3, [r2, r3]
 8001bc2:	b25a      	sxtb	r2, r3
 8001bc4:	79bb      	ldrb	r3, [r7, #6]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	2101      	movs	r1, #1
 8001bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd0:	b25b      	sxtb	r3, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	b25b      	sxtb	r3, r3
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	b259      	sxtb	r1, r3
 8001bda:	79fa      	ldrb	r2, [r7, #7]
 8001bdc:	4603      	mov	r3, r0
 8001bde:	01db      	lsls	r3, r3, #7
 8001be0:	4413      	add	r3, r2
 8001be2:	b2c9      	uxtb	r1, r1
 8001be4:	4a04      	ldr	r2, [pc, #16]	@ (8001bf8 <ssd1306_DrawPixel+0xa4>)
 8001be6:	54d1      	strb	r1, [r2, r3]
 8001be8:	e000      	b.n	8001bec <ssd1306_DrawPixel+0x98>
        return;
 8001bea:	bf00      	nop
    }
}
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	2000053c 	.word	0x2000053c

08001bfc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001bfc:	b590      	push	{r4, r7, lr}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4604      	mov	r4, r0
 8001c04:	4638      	mov	r0, r7
 8001c06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c0a:	4623      	mov	r3, r4
 8001c0c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	2b1f      	cmp	r3, #31
 8001c12:	d902      	bls.n	8001c1a <ssd1306_WriteChar+0x1e>
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c18:	d901      	bls.n	8001c1e <ssd1306_WriteChar+0x22>
        return 0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e077      	b.n	8001d0e <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	783b      	ldrb	r3, [r7, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	2b80      	cmp	r3, #128	@ 0x80
 8001c2a:	dc06      	bgt.n	8001c3a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001c2c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001c2e:	885b      	ldrh	r3, [r3, #2]
 8001c30:	461a      	mov	r2, r3
 8001c32:	787b      	ldrb	r3, [r7, #1]
 8001c34:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001c36:	2b40      	cmp	r3, #64	@ 0x40
 8001c38:	dd01      	ble.n	8001c3e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e067      	b.n	8001d0e <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
 8001c42:	e04e      	b.n	8001ce2 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	3b20      	subs	r3, #32
 8001c4a:	7879      	ldrb	r1, [r7, #1]
 8001c4c:	fb01 f303 	mul.w	r3, r1, r3
 8001c50:	4619      	mov	r1, r3
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	440b      	add	r3, r1
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4413      	add	r3, r2
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	e036      	b.n	8001cd2 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d013      	beq.n	8001c9c <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001c74:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	b2d8      	uxtb	r0, r3
 8001c82:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001c84:	885b      	ldrh	r3, [r3, #2]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c94:	4619      	mov	r1, r3
 8001c96:	f7ff ff5d 	bl	8001b54 <ssd1306_DrawPixel>
 8001c9a:	e017      	b.n	8001ccc <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001c9e:	881b      	ldrh	r3, [r3, #0]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	b2d8      	uxtb	r0, r3
 8001caa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001cac:	885b      	ldrh	r3, [r3, #2]
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	b2d9      	uxtb	r1, r3
 8001cb8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	bf0c      	ite	eq
 8001cc0:	2301      	moveq	r3, #1
 8001cc2:	2300      	movne	r3, #0
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f7ff ff44 	bl	8001b54 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
 8001cd2:	783b      	ldrb	r3, [r7, #0]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d3c3      	bcc.n	8001c64 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	787b      	ldrb	r3, [r7, #1]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d3ab      	bcc.n	8001c44 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001cec:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	2a00      	cmp	r2, #0
 8001cf4:	d005      	beq.n	8001d02 <ssd1306_WriteChar+0x106>
 8001cf6:	68b9      	ldr	r1, [r7, #8]
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	3a20      	subs	r2, #32
 8001cfc:	440a      	add	r2, r1
 8001cfe:	7812      	ldrb	r2, [r2, #0]
 8001d00:	e000      	b.n	8001d04 <ssd1306_WriteChar+0x108>
 8001d02:	783a      	ldrb	r2, [r7, #0]
 8001d04:	4413      	add	r3, r2
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	4b03      	ldr	r3, [pc, #12]	@ (8001d18 <ssd1306_WriteChar+0x11c>)
 8001d0a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3724      	adds	r7, #36	@ 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd90      	pop	{r4, r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000093c 	.word	0x2000093c

08001d1c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	4638      	mov	r0, r7
 8001d26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d2a:	e013      	b.n	8001d54 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	7818      	ldrb	r0, [r3, #0]
 8001d30:	7e3b      	ldrb	r3, [r7, #24]
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	463b      	mov	r3, r7
 8001d36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d38:	f7ff ff60 	bl	8001bfc <ssd1306_WriteChar>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d002      	beq.n	8001d4e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	e008      	b.n	8001d60 <ssd1306_WriteString+0x44>
        }
        str++;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3301      	adds	r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1e7      	bne.n	8001d2c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	781b      	ldrb	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460a      	mov	r2, r1
 8001d72:	71fb      	strb	r3, [r7, #7]
 8001d74:	4613      	mov	r3, r2
 8001d76:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	4b05      	ldr	r3, [pc, #20]	@ (8001d94 <ssd1306_SetCursor+0x2c>)
 8001d7e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001d80:	79bb      	ldrb	r3, [r7, #6]
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <ssd1306_SetCursor+0x2c>)
 8001d86:	805a      	strh	r2, [r3, #2]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	2000093c 	.word	0x2000093c

08001d98 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001da2:	2381      	movs	r3, #129	@ 0x81
 8001da4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fdf7 	bl	800199c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff fdf3 	bl	800199c <ssd1306_WriteCommand>
}
 8001db6:	bf00      	nop
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001dd0:	23af      	movs	r3, #175	@ 0xaf
 8001dd2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001dd4:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <ssd1306_SetDisplayOn+0x38>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	715a      	strb	r2, [r3, #5]
 8001dda:	e004      	b.n	8001de6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ddc:	23ae      	movs	r3, #174	@ 0xae
 8001dde:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001de0:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <ssd1306_SetDisplayOn+0x38>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fdd7 	bl	800199c <ssd1306_WriteCommand>
}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	2000093c 	.word	0x2000093c

08001dfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	4b10      	ldr	r3, [pc, #64]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e12:	4b0d      	ldr	r3, [pc, #52]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	603b      	str	r3, [r7, #0]
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	4a08      	ldr	r2, [pc, #32]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2e:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <HAL_MspInit+0x4c>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800

08001e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <NMI_Handler+0x4>

08001e54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <HardFault_Handler+0x4>

08001e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <MemManage_Handler+0x4>

08001e64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <BusFault_Handler+0x4>

08001e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <UsageFault_Handler+0x4>

08001e74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea2:	f000 fda9 	bl	80029f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();// Callback Function Enable
 8001ea6:	f001 fd06 	bl	80038b6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA1_Stream5_IRQHandler+0x10>)
 8001eb6:	f001 fe0b 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000af8 	.word	0x20000af8

08001ec4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <ADC_IRQHandler+0x10>)
 8001eca:	f000 fefb 	bl	8002cc4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200001f4 	.word	0x200001f4

08001ed8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <TIM2_IRQHandler+0x10>)
 8001ede:	f004 f801 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000948 	.word	0x20000948

08001eec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <TIM4_IRQHandler+0x10>)
 8001ef2:	f003 fff7 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200009d8 	.word	0x200009d8

08001f00 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001f06:	f003 ffed 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000ab0 	.word	0x20000ab0

08001f14 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001f18:	4802      	ldr	r0, [pc, #8]	@ (8001f24 <TIM5_IRQHandler+0x10>)
 8001f1a:	f003 ffe3 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000a20 	.word	0x20000a20

08001f28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f2c:	4802      	ldr	r0, [pc, #8]	@ (8001f38 <DMA2_Stream0_IRQHandler+0x10>)
 8001f2e:	f001 fdcf 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	2000023c 	.word	0x2000023c

08001f3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return 1;
 8001f40:	2301      	movs	r3, #1
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <_kill>:

int _kill(int pid, int sig)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f56:	f005 fcfb 	bl	8007950 <__errno>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2216      	movs	r2, #22
 8001f5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_exit>:

void _exit (int status)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ffe7 	bl	8001f4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f7e:	bf00      	nop
 8001f80:	e7fd      	b.n	8001f7e <_exit+0x12>

08001f82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
 8001f92:	e00a      	b.n	8001faa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f94:	f3af 8000 	nop.w
 8001f98:	4601      	mov	r1, r0
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	1c5a      	adds	r2, r3, #1
 8001f9e:	60ba      	str	r2, [r7, #8]
 8001fa0:	b2ca      	uxtb	r2, r1
 8001fa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dbf0      	blt.n	8001f94 <_read+0x12>
  }

  return len;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	e009      	b.n	8001fe2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	60ba      	str	r2, [r7, #8]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	dbf1      	blt.n	8001fce <_write+0x12>
  }
  return len;
 8001fea:	687b      	ldr	r3, [r7, #4]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <_close>:

int _close(int file)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800201c:	605a      	str	r2, [r3, #4]
  return 0;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <_isatty>:

int _isatty(int file)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002034:	2301      	movs	r3, #1
}
 8002036:	4618      	mov	r0, r3
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002042:	b480      	push	{r7}
 8002044:	b085      	sub	sp, #20
 8002046:	af00      	add	r7, sp, #0
 8002048:	60f8      	str	r0, [r7, #12]
 800204a:	60b9      	str	r1, [r7, #8]
 800204c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002064:	4a14      	ldr	r2, [pc, #80]	@ (80020b8 <_sbrk+0x5c>)
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <_sbrk+0x60>)
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002070:	4b13      	ldr	r3, [pc, #76]	@ (80020c0 <_sbrk+0x64>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002078:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <_sbrk+0x64>)
 800207a:	4a12      	ldr	r2, [pc, #72]	@ (80020c4 <_sbrk+0x68>)
 800207c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <_sbrk+0x64>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4413      	add	r3, r2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	429a      	cmp	r2, r3
 800208a:	d207      	bcs.n	800209c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800208c:	f005 fc60 	bl	8007950 <__errno>
 8002090:	4603      	mov	r3, r0
 8002092:	220c      	movs	r2, #12
 8002094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002096:	f04f 33ff 	mov.w	r3, #4294967295
 800209a:	e009      	b.n	80020b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800209c:	4b08      	ldr	r3, [pc, #32]	@ (80020c0 <_sbrk+0x64>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <_sbrk+0x64>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	4a05      	ldr	r2, [pc, #20]	@ (80020c0 <_sbrk+0x64>)
 80020ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ae:	68fb      	ldr	r3, [r7, #12]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3718      	adds	r7, #24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20020000 	.word	0x20020000
 80020bc:	00000400 	.word	0x00000400
 80020c0:	20000944 	.word	0x20000944
 80020c4:	20000ca8 	.word	0x20000ca8

080020c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <SystemInit+0x20>)
 80020ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d2:	4a05      	ldr	r2, [pc, #20]	@ (80020e8 <SystemInit+0x20>)
 80020d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
DMA_HandleTypeDef hdma_tim3_ch2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	@ 0x30
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	2224      	movs	r2, #36	@ 0x24
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f005 fbd5 	bl	80078aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002108:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800210a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800210e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002110:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002112:	2200      	movs	r2, #0
 8002114:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002116:	4b1e      	ldr	r3, [pc, #120]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800211c:	4b1c      	ldr	r3, [pc, #112]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800211e:	f04f 32ff 	mov.w	r2, #4294967295
 8002122:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002124:	4b1a      	ldr	r3, [pc, #104]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212a:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002130:	2303      	movs	r3, #3
 8002132:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002134:	2300      	movs	r3, #0
 8002136:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002138:	2301      	movs	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800213c:	2300      	movs	r3, #0
 800213e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002144:	2302      	movs	r3, #2
 8002146:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002148:	2301      	movs	r3, #1
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800214c:	2300      	movs	r3, #0
 800214e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002154:	f107 030c 	add.w	r3, r7, #12
 8002158:	4619      	mov	r1, r3
 800215a:	480d      	ldr	r0, [pc, #52]	@ (8002190 <MX_TIM2_Init+0xa4>)
 800215c:	f003 fd8e 	bl	8005c7c <HAL_TIM_Encoder_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002166:	f7ff fc0b 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002172:	1d3b      	adds	r3, r7, #4
 8002174:	4619      	mov	r1, r3
 8002176:	4806      	ldr	r0, [pc, #24]	@ (8002190 <MX_TIM2_Init+0xa4>)
 8002178:	f004 fd56 	bl	8006c28 <HAL_TIMEx_MasterConfigSynchronization>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002182:	f7ff fbfd 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002186:	bf00      	nop
 8002188:	3730      	adds	r7, #48	@ 0x30
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000948 	.word	0x20000948

08002194 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08e      	sub	sp, #56	@ 0x38
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800219a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a8:	f107 0320 	add.w	r3, r7, #32
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
 80021c0:	615a      	str	r2, [r3, #20]
 80021c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021c6:	4a2d      	ldr	r2, [pc, #180]	@ (800227c <MX_TIM3_Init+0xe8>)
 80021c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d0:	4b29      	ldr	r3, [pc, #164]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90-1;
 80021d6:	4b28      	ldr	r3, [pc, #160]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021d8:	2259      	movs	r2, #89	@ 0x59
 80021da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021dc:	4b26      	ldr	r3, [pc, #152]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021de:	2200      	movs	r2, #0
 80021e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e2:	4b25      	ldr	r3, [pc, #148]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021e8:	4823      	ldr	r0, [pc, #140]	@ (8002278 <MX_TIM3_Init+0xe4>)
 80021ea:	f003 f99d 	bl	8005528 <HAL_TIM_Base_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80021f4:	f7ff fbc4 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002202:	4619      	mov	r1, r3
 8002204:	481c      	ldr	r0, [pc, #112]	@ (8002278 <MX_TIM3_Init+0xe4>)
 8002206:	f004 f81f 	bl	8006248 <HAL_TIM_ConfigClockSource>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002210:	f7ff fbb6 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002214:	4818      	ldr	r0, [pc, #96]	@ (8002278 <MX_TIM3_Init+0xe4>)
 8002216:	f003 fa47 	bl	80056a8 <HAL_TIM_PWM_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002220:	f7ff fbae 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002224:	2300      	movs	r3, #0
 8002226:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800222c:	f107 0320 	add.w	r3, r7, #32
 8002230:	4619      	mov	r1, r3
 8002232:	4811      	ldr	r0, [pc, #68]	@ (8002278 <MX_TIM3_Init+0xe4>)
 8002234:	f004 fcf8 	bl	8006c28 <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800223e:	f7ff fb9f 	bl	8001980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002242:	2360      	movs	r3, #96	@ 0x60
 8002244:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	2204      	movs	r2, #4
 8002256:	4619      	mov	r1, r3
 8002258:	4807      	ldr	r0, [pc, #28]	@ (8002278 <MX_TIM3_Init+0xe4>)
 800225a:	f003 ff33 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002264:	f7ff fb8c 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002268:	4803      	ldr	r0, [pc, #12]	@ (8002278 <MX_TIM3_Init+0xe4>)
 800226a:	f000 fac1 	bl	80027f0 <HAL_TIM_MspPostInit>

}
 800226e:	bf00      	nop
 8002270:	3738      	adds	r7, #56	@ 0x38
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000990 	.word	0x20000990
 800227c:	40000400 	.word	0x40000400

08002280 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08e      	sub	sp, #56	@ 0x38
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002286:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002294:	f107 0320 	add.w	r3, r7, #32
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
 80022ac:	615a      	str	r2, [r3, #20]
 80022ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022b0:	4b32      	ldr	r3, [pc, #200]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022b2:	4a33      	ldr	r2, [pc, #204]	@ (8002380 <MX_TIM4_Init+0x100>)
 80022b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 80022b6:	4b31      	ldr	r3, [pc, #196]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022bc:	4b2f      	ldr	r3, [pc, #188]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80022c2:	4b2e      	ldr	r3, [pc, #184]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ca:	4b2c      	ldr	r3, [pc, #176]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022d0:	4b2a      	ldr	r3, [pc, #168]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022d6:	4829      	ldr	r0, [pc, #164]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022d8:	f003 f926 	bl	8005528 <HAL_TIM_Base_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80022e2:	f7ff fb4d 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022f0:	4619      	mov	r1, r3
 80022f2:	4822      	ldr	r0, [pc, #136]	@ (800237c <MX_TIM4_Init+0xfc>)
 80022f4:	f003 ffa8 	bl	8006248 <HAL_TIM_ConfigClockSource>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80022fe:	f7ff fb3f 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002302:	481e      	ldr	r0, [pc, #120]	@ (800237c <MX_TIM4_Init+0xfc>)
 8002304:	f003 f9d0 	bl	80056a8 <HAL_TIM_PWM_Init>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800230e:	f7ff fb37 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800231a:	f107 0320 	add.w	r3, r7, #32
 800231e:	4619      	mov	r1, r3
 8002320:	4816      	ldr	r0, [pc, #88]	@ (800237c <MX_TIM4_Init+0xfc>)
 8002322:	f004 fc81 	bl	8006c28 <HAL_TIMEx_MasterConfigSynchronization>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800232c:	f7ff fb28 	bl	8001980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002330:	2360      	movs	r3, #96	@ 0x60
 8002332:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002338:	2302      	movs	r3, #2
 800233a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	2208      	movs	r2, #8
 8002344:	4619      	mov	r1, r3
 8002346:	480d      	ldr	r0, [pc, #52]	@ (800237c <MX_TIM4_Init+0xfc>)
 8002348:	f003 febc 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002352:	f7ff fb15 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002356:	1d3b      	adds	r3, r7, #4
 8002358:	220c      	movs	r2, #12
 800235a:	4619      	mov	r1, r3
 800235c:	4807      	ldr	r0, [pc, #28]	@ (800237c <MX_TIM4_Init+0xfc>)
 800235e:	f003 feb1 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002368:	f7ff fb0a 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800236c:	4803      	ldr	r0, [pc, #12]	@ (800237c <MX_TIM4_Init+0xfc>)
 800236e:	f000 fa3f 	bl	80027f0 <HAL_TIM_MspPostInit>

}
 8002372:	bf00      	nop
 8002374:	3738      	adds	r7, #56	@ 0x38
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	200009d8 	.word	0x200009d8
 8002380:	40000800 	.word	0x40000800

08002384 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08c      	sub	sp, #48	@ 0x30
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800238a:	f107 030c 	add.w	r3, r7, #12
 800238e:	2224      	movs	r2, #36	@ 0x24
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f005 fa89 	bl	80078aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80023a0:	4b20      	ldr	r3, [pc, #128]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023a2:	4a21      	ldr	r2, [pc, #132]	@ (8002428 <MX_TIM5_Init+0xa4>)
 80023a4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80023a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80023b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023b4:	f04f 32ff 	mov.w	r2, #4294967295
 80023b8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023bc:	2200      	movs	r2, #0
 80023be:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c0:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80023c6:	2303      	movs	r3, #3
 80023c8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80023ca:	2300      	movs	r3, #0
 80023cc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023ce:	2301      	movs	r3, #1
 80023d0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80023da:	2302      	movs	r3, #2
 80023dc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80023de:	2301      	movs	r3, #1
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80023ea:	f107 030c 	add.w	r3, r7, #12
 80023ee:	4619      	mov	r1, r3
 80023f0:	480c      	ldr	r0, [pc, #48]	@ (8002424 <MX_TIM5_Init+0xa0>)
 80023f2:	f003 fc43 	bl	8005c7c <HAL_TIM_Encoder_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80023fc:	f7ff fac0 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002400:	2300      	movs	r3, #0
 8002402:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002404:	2300      	movs	r3, #0
 8002406:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002408:	1d3b      	adds	r3, r7, #4
 800240a:	4619      	mov	r1, r3
 800240c:	4805      	ldr	r0, [pc, #20]	@ (8002424 <MX_TIM5_Init+0xa0>)
 800240e:	f004 fc0b 	bl	8006c28 <HAL_TIMEx_MasterConfigSynchronization>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002418:	f7ff fab2 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800241c:	bf00      	nop
 800241e:	3730      	adds	r7, #48	@ 0x30
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000a20 	.word	0x20000a20
 8002428:	40000c00 	.word	0x40000c00

0800242c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08c      	sub	sp, #48	@ 0x30
 8002430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002432:	f107 0320 	add.w	r3, r7, #32
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002440:	1d3b      	adds	r3, r7, #4
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
 800244c:	611a      	str	r2, [r3, #16]
 800244e:	615a      	str	r2, [r3, #20]
 8002450:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002452:	4b2b      	ldr	r3, [pc, #172]	@ (8002500 <MX_TIM12_Init+0xd4>)
 8002454:	4a2b      	ldr	r2, [pc, #172]	@ (8002504 <MX_TIM12_Init+0xd8>)
 8002456:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 8002458:	4b29      	ldr	r3, [pc, #164]	@ (8002500 <MX_TIM12_Init+0xd4>)
 800245a:	2201      	movs	r2, #1
 800245c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245e:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <MX_TIM12_Init+0xd4>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002464:	4b26      	ldr	r3, [pc, #152]	@ (8002500 <MX_TIM12_Init+0xd4>)
 8002466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800246a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246c:	4b24      	ldr	r3, [pc, #144]	@ (8002500 <MX_TIM12_Init+0xd4>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002472:	4b23      	ldr	r3, [pc, #140]	@ (8002500 <MX_TIM12_Init+0xd4>)
 8002474:	2200      	movs	r2, #0
 8002476:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002478:	4821      	ldr	r0, [pc, #132]	@ (8002500 <MX_TIM12_Init+0xd4>)
 800247a:	f003 f855 	bl	8005528 <HAL_TIM_Base_Init>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8002484:	f7ff fa7c 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002488:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800248c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800248e:	f107 0320 	add.w	r3, r7, #32
 8002492:	4619      	mov	r1, r3
 8002494:	481a      	ldr	r0, [pc, #104]	@ (8002500 <MX_TIM12_Init+0xd4>)
 8002496:	f003 fed7 	bl	8006248 <HAL_TIM_ConfigClockSource>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80024a0:	f7ff fa6e 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80024a4:	4816      	ldr	r0, [pc, #88]	@ (8002500 <MX_TIM12_Init+0xd4>)
 80024a6:	f003 f8ff 	bl	80056a8 <HAL_TIM_PWM_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 80024b0:	f7ff fa66 	bl	8001980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b4:	2360      	movs	r3, #96	@ 0x60
 80024b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80024bc:	2302      	movs	r3, #2
 80024be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c4:	1d3b      	adds	r3, r7, #4
 80024c6:	2200      	movs	r2, #0
 80024c8:	4619      	mov	r1, r3
 80024ca:	480d      	ldr	r0, [pc, #52]	@ (8002500 <MX_TIM12_Init+0xd4>)
 80024cc:	f003 fdfa 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80024d6:	f7ff fa53 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024da:	1d3b      	adds	r3, r7, #4
 80024dc:	2204      	movs	r2, #4
 80024de:	4619      	mov	r1, r3
 80024e0:	4807      	ldr	r0, [pc, #28]	@ (8002500 <MX_TIM12_Init+0xd4>)
 80024e2:	f003 fdef 	bl	80060c4 <HAL_TIM_PWM_ConfigChannel>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 80024ec:	f7ff fa48 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80024f0:	4803      	ldr	r0, [pc, #12]	@ (8002500 <MX_TIM12_Init+0xd4>)
 80024f2:	f000 f97d 	bl	80027f0 <HAL_TIM_MspPostInit>

}
 80024f6:	bf00      	nop
 80024f8:	3730      	adds	r7, #48	@ 0x30
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000a68 	.word	0x20000a68
 8002504:	40001800 	.word	0x40001800

08002508 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800250c:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <MX_TIM13_Init+0x40>)
 800250e:	4a0f      	ldr	r2, [pc, #60]	@ (800254c <MX_TIM13_Init+0x44>)
 8002510:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 168-1;
 8002512:	4b0d      	ldr	r3, [pc, #52]	@ (8002548 <MX_TIM13_Init+0x40>)
 8002514:	22a7      	movs	r2, #167	@ 0xa7
 8002516:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002518:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <MX_TIM13_Init+0x40>)
 800251a:	2200      	movs	r2, #0
 800251c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 10000;
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <MX_TIM13_Init+0x40>)
 8002520:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002524:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002526:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <MX_TIM13_Init+0x40>)
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800252c:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <MX_TIM13_Init+0x40>)
 800252e:	2200      	movs	r2, #0
 8002530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002532:	4805      	ldr	r0, [pc, #20]	@ (8002548 <MX_TIM13_Init+0x40>)
 8002534:	f002 fff8 	bl	8005528 <HAL_TIM_Base_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800253e:	f7ff fa1f 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000ab0 	.word	0x20000ab0
 800254c:	40001c00 	.word	0x40001c00

08002550 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08c      	sub	sp, #48	@ 0x30
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 031c 	add.w	r3, r7, #28
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002570:	d152      	bne.n	8002618 <HAL_TIM_Encoder_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
 8002576:	4b47      	ldr	r3, [pc, #284]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	4a46      	ldr	r2, [pc, #280]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6413      	str	r3, [r2, #64]	@ 0x40
 8002582:	4b44      	ldr	r3, [pc, #272]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	61bb      	str	r3, [r7, #24]
 800258c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	4b40      	ldr	r3, [pc, #256]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	4a3f      	ldr	r2, [pc, #252]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	6313      	str	r3, [r2, #48]	@ 0x30
 800259e:	4b3d      	ldr	r3, [pc, #244]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	4b39      	ldr	r3, [pc, #228]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	4a38      	ldr	r2, [pc, #224]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ba:	4b36      	ldr	r3, [pc, #216]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER2_A_Pin;
 80025c6:	2320      	movs	r3, #32
 80025c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ca:	2302      	movs	r3, #2
 80025cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d2:	2300      	movs	r3, #0
 80025d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025d6:	2301      	movs	r3, #1
 80025d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER2_A_GPIO_Port, &GPIO_InitStruct);
 80025da:	f107 031c 	add.w	r3, r7, #28
 80025de:	4619      	mov	r1, r3
 80025e0:	482d      	ldr	r0, [pc, #180]	@ (8002698 <HAL_TIM_Encoder_MspInit+0x148>)
 80025e2:	f001 fcdf 	bl	8003fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER2_B_Pin;
 80025e6:	2308      	movs	r3, #8
 80025e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f2:	2300      	movs	r3, #0
 80025f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025f6:	2301      	movs	r3, #1
 80025f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER2_B_GPIO_Port, &GPIO_InitStruct);
 80025fa:	f107 031c 	add.w	r3, r7, #28
 80025fe:	4619      	mov	r1, r3
 8002600:	4826      	ldr	r0, [pc, #152]	@ (800269c <HAL_TIM_Encoder_MspInit+0x14c>)
 8002602:	f001 fccf 	bl	8003fa4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002606:	2200      	movs	r2, #0
 8002608:	2100      	movs	r1, #0
 800260a:	201c      	movs	r0, #28
 800260c:	f001 f91d 	bl	800384a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002610:	201c      	movs	r0, #28
 8002612:	f001 f936 	bl	8003882 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002616:	e038      	b.n	800268a <HAL_TIM_Encoder_MspInit+0x13a>
  else if(tim_encoderHandle->Instance==TIM5)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a20      	ldr	r2, [pc, #128]	@ (80026a0 <HAL_TIM_Encoder_MspInit+0x150>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d133      	bne.n	800268a <HAL_TIM_Encoder_MspInit+0x13a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	4b1b      	ldr	r3, [pc, #108]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	4a1a      	ldr	r2, [pc, #104]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 800262c:	f043 0308 	orr.w	r3, r3, #8
 8002630:	6413      	str	r3, [r2, #64]	@ 0x40
 8002632:	4b18      	ldr	r3, [pc, #96]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60bb      	str	r3, [r7, #8]
 8002642:	4b14      	ldr	r3, [pc, #80]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a13      	ldr	r2, [pc, #76]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <HAL_TIM_Encoder_MspInit+0x144>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 800265a:	2303      	movs	r3, #3
 800265c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265e:	2302      	movs	r3, #2
 8002660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002666:	2300      	movs	r3, #0
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800266a:	2302      	movs	r3, #2
 800266c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266e:	f107 031c 	add.w	r3, r7, #28
 8002672:	4619      	mov	r1, r3
 8002674:	4808      	ldr	r0, [pc, #32]	@ (8002698 <HAL_TIM_Encoder_MspInit+0x148>)
 8002676:	f001 fc95 	bl	8003fa4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2032      	movs	r0, #50	@ 0x32
 8002680:	f001 f8e3 	bl	800384a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002684:	2032      	movs	r0, #50	@ 0x32
 8002686:	f001 f8fc 	bl	8003882 <HAL_NVIC_EnableIRQ>
}
 800268a:	bf00      	nop
 800268c:	3730      	adds	r7, #48	@ 0x30
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40023800 	.word	0x40023800
 8002698:	40020000 	.word	0x40020000
 800269c:	40020400 	.word	0x40020400
 80026a0:	40000c00 	.word	0x40000c00

080026a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a48      	ldr	r2, [pc, #288]	@ (80027d4 <HAL_TIM_Base_MspInit+0x130>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d13f      	bne.n	8002736 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
 80026ba:	4b47      	ldr	r3, [pc, #284]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	4a46      	ldr	r2, [pc, #280]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c6:	4b44      	ldr	r3, [pc, #272]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	697b      	ldr	r3, [r7, #20]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 80026d2:	4b42      	ldr	r3, [pc, #264]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026d4:	4a42      	ldr	r2, [pc, #264]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80026d6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 80026d8:	4b40      	ldr	r3, [pc, #256]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026da:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80026de:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026e0:	4b3e      	ldr	r3, [pc, #248]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026e2:	2240      	movs	r2, #64	@ 0x40
 80026e4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e6:	4b3d      	ldr	r3, [pc, #244]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80026ec:	4b3b      	ldr	r3, [pc, #236]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026f2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026f4:	4b39      	ldr	r3, [pc, #228]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026fa:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026fc:	4b37      	ldr	r3, [pc, #220]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002702:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8002704:	4b35      	ldr	r3, [pc, #212]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 8002706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800270a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800270c:	4b33      	ldr	r3, [pc, #204]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 800270e:	2200      	movs	r2, #0
 8002710:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002712:	4b32      	ldr	r3, [pc, #200]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 8002714:	2200      	movs	r2, #0
 8002716:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8002718:	4830      	ldr	r0, [pc, #192]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 800271a:	f001 f8d3 	bl	80038c4 <HAL_DMA_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002724:	f7ff f92c 	bl	8001980 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a2c      	ldr	r2, [pc, #176]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 800272c:	629a      	str	r2, [r3, #40]	@ 0x28
 800272e:	4a2b      	ldr	r2, [pc, #172]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002734:	e04a      	b.n	80027cc <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM4)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a2a      	ldr	r2, [pc, #168]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d116      	bne.n	800276e <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002740:	2300      	movs	r3, #0
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	4b24      	ldr	r3, [pc, #144]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	4a23      	ldr	r2, [pc, #140]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 800274a:	f043 0304 	orr.w	r3, r3, #4
 800274e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002750:	4b21      	ldr	r3, [pc, #132]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 8002752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002754:	f003 0304 	and.w	r3, r3, #4
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800275c:	2200      	movs	r2, #0
 800275e:	2100      	movs	r1, #0
 8002760:	201e      	movs	r0, #30
 8002762:	f001 f872 	bl	800384a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002766:	201e      	movs	r0, #30
 8002768:	f001 f88b 	bl	8003882 <HAL_NVIC_EnableIRQ>
}
 800276c:	e02e      	b.n	80027cc <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM12)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a1d      	ldr	r2, [pc, #116]	@ (80027e8 <HAL_TIM_Base_MspInit+0x144>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d10e      	bne.n	8002796 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	4b16      	ldr	r3, [pc, #88]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	4a15      	ldr	r2, [pc, #84]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 8002782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002786:	6413      	str	r3, [r2, #64]	@ 0x40
 8002788:	4b13      	ldr	r3, [pc, #76]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 800278a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	e01a      	b.n	80027cc <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM13)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a14      	ldr	r2, [pc, #80]	@ (80027ec <HAL_TIM_Base_MspInit+0x148>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d115      	bne.n	80027cc <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80027a0:	2300      	movs	r3, #0
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80027a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a8:	4a0b      	ldr	r2, [pc, #44]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80027aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b0:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <HAL_TIM_Base_MspInit+0x134>)
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80027bc:	2200      	movs	r2, #0
 80027be:	2100      	movs	r1, #0
 80027c0:	202c      	movs	r0, #44	@ 0x2c
 80027c2:	f001 f842 	bl	800384a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80027c6:	202c      	movs	r0, #44	@ 0x2c
 80027c8:	f001 f85b 	bl	8003882 <HAL_NVIC_EnableIRQ>
}
 80027cc:	bf00      	nop
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40023800 	.word	0x40023800
 80027dc:	20000af8 	.word	0x20000af8
 80027e0:	40026088 	.word	0x40026088
 80027e4:	40000800 	.word	0x40000800
 80027e8:	40001800 	.word	0x40001800
 80027ec:	40001c00 	.word	0x40001c00

080027f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	@ 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a37      	ldr	r2, [pc, #220]	@ (80028ec <HAL_TIM_MspPostInit+0xfc>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d11e      	bne.n	8002850 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	4b36      	ldr	r3, [pc, #216]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a35      	ldr	r2, [pc, #212]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 800281c:	f043 0302 	orr.w	r3, r3, #2
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b33      	ldr	r3, [pc, #204]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = WS2812_Pin;
 800282e:	2320      	movs	r3, #32
 8002830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002832:	2302      	movs	r3, #2
 8002834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283a:	2300      	movs	r3, #0
 800283c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800283e:	2302      	movs	r3, #2
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(WS2812_GPIO_Port, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	482a      	ldr	r0, [pc, #168]	@ (80028f4 <HAL_TIM_MspPostInit+0x104>)
 800284a:	f001 fbab 	bl	8003fa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800284e:	e048      	b.n	80028e2 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM4)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a28      	ldr	r2, [pc, #160]	@ (80028f8 <HAL_TIM_MspPostInit+0x108>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d11f      	bne.n	800289a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	4b24      	ldr	r3, [pc, #144]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	4a23      	ldr	r2, [pc, #140]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 8002864:	f043 0302 	orr.w	r3, r3, #2
 8002868:	6313      	str	r3, [r2, #48]	@ 0x30
 800286a:	4b21      	ldr	r3, [pc, #132]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM1_B_Pin|PWM1_A_Pin;
 8002876:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800287a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287c:	2302      	movs	r3, #2
 800287e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002888:	2302      	movs	r3, #2
 800288a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	4818      	ldr	r0, [pc, #96]	@ (80028f4 <HAL_TIM_MspPostInit+0x104>)
 8002894:	f001 fb86 	bl	8003fa4 <HAL_GPIO_Init>
}
 8002898:	e023      	b.n	80028e2 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM12)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a17      	ldr	r2, [pc, #92]	@ (80028fc <HAL_TIM_MspPostInit+0x10c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d11e      	bne.n	80028e2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a4:	2300      	movs	r3, #0
 80028a6:	60bb      	str	r3, [r7, #8]
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 80028aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ac:	4a10      	ldr	r2, [pc, #64]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 80028ae:	f043 0302 	orr.w	r3, r3, #2
 80028b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b4:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <HAL_TIM_MspPostInit+0x100>)
 80028b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM2_B_Pin|PWM2_A_Pin;
 80028c0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80028c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c6:	2302      	movs	r3, #2
 80028c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ce:	2300      	movs	r3, #0
 80028d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80028d2:	2309      	movs	r3, #9
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	4619      	mov	r1, r3
 80028dc:	4805      	ldr	r0, [pc, #20]	@ (80028f4 <HAL_TIM_MspPostInit+0x104>)
 80028de:	f001 fb61 	bl	8003fa4 <HAL_GPIO_Init>
}
 80028e2:	bf00      	nop
 80028e4:	3728      	adds	r7, #40	@ 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40020400 	.word	0x40020400
 80028f8:	40000800 	.word	0x40000800
 80028fc:	40001800 	.word	0x40001800

08002900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
ldr   sp, =_estack     /* set stack pointer */
 8002900:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002938 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002904:	f7ff fbe0 	bl	80020c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002908:	480c      	ldr	r0, [pc, #48]	@ (800293c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800290a:	490d      	ldr	r1, [pc, #52]	@ (8002940 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800290c:	4a0d      	ldr	r2, [pc, #52]	@ (8002944 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800290e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002910:	e002      	b.n	8002918 <LoopCopyDataInit>

08002912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002916:	3304      	adds	r3, #4

08002918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800291a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800291c:	d3f9      	bcc.n	8002912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002920:	4c0a      	ldr	r4, [pc, #40]	@ (800294c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002924:	e001      	b.n	800292a <LoopFillZerobss>

08002926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002928:	3204      	adds	r2, #4

0800292a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800292a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800292c:	d3fb      	bcc.n	8002926 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800292e:	f005 f815 	bl	800795c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002932:	f7fe fe61 	bl	80015f8 <main>
  bx  lr    
 8002936:	4770      	bx	lr
ldr   sp, =_estack     /* set stack pointer */
 8002938:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800293c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002940:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002944:	0800ac40 	.word	0x0800ac40
  ldr r2, =_sbss
 8002948:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800294c:	20000ca8 	.word	0x20000ca8

08002950 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002950:	e7fe      	b.n	8002950 <CAN1_RX0_IRQHandler>
	...

08002954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002958:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <HAL_Init+0x40>)
 800295e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002962:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002964:	4b0b      	ldr	r3, [pc, #44]	@ (8002994 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <HAL_Init+0x40>)
 800296a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800296e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <HAL_Init+0x40>)
 8002976:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297c:	2003      	movs	r0, #3
 800297e:	f000 ff59 	bl	8003834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002982:	200f      	movs	r0, #15
 8002984:	f000 f808 	bl	8002998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002988:	f7ff fa38 	bl	8001dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023c00 	.word	0x40023c00

08002998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a0:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_InitTick+0x54>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <HAL_InitTick+0x58>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4619      	mov	r1, r3
 80029aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80029b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 ff71 	bl	800389e <HAL_SYSTICK_Config>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00e      	b.n	80029e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b0f      	cmp	r3, #15
 80029ca:	d80a      	bhi.n	80029e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029cc:	2200      	movs	r2, #0
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	f000 ff39 	bl	800384a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <HAL_InitTick+0x5c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000004 	.word	0x20000004
 80029f0:	2000000c 	.word	0x2000000c
 80029f4:	20000008 	.word	0x20000008

080029f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <HAL_IncTick+0x20>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4413      	add	r3, r2
 8002a08:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a0a:	6013      	str	r3, [r2, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	2000000c 	.word	0x2000000c
 8002a1c:	20000b58 	.word	0x20000b58

08002a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return uwTick;
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <HAL_GetTick+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000b58 	.word	0x20000b58

08002a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff ffee 	bl	8002a20 <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a50:	d005      	beq.n	8002a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_Delay+0x44>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a5e:	bf00      	nop
 8002a60:	f7ff ffde 	bl	8002a20 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d8f7      	bhi.n	8002a60 <HAL_Delay+0x28>
  {
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000000c 	.word	0x2000000c

08002a80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e033      	b.n	8002afe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d109      	bne.n	8002ab2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7fe fa5a 	bl	8000f58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d118      	bne.n	8002af0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ac6:	f023 0302 	bic.w	r3, r3, #2
 8002aca:	f043 0202 	orr.w	r2, r3, #2
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 fc56 	bl	8003384 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	f023 0303 	bic.w	r3, r3, #3
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	641a      	str	r2, [r3, #64]	@ 0x40
 8002aee:	e001      	b.n	8002af4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d101      	bne.n	8002b22 <HAL_ADC_Start_IT+0x1a>
 8002b1e:	2302      	movs	r3, #2
 8002b20:	e0bd      	b.n	8002c9e <HAL_ADC_Start_IT+0x196>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d018      	beq.n	8002b6a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0201 	orr.w	r2, r2, #1
 8002b46:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b48:	4b58      	ldr	r3, [pc, #352]	@ (8002cac <HAL_ADC_Start_IT+0x1a4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a58      	ldr	r2, [pc, #352]	@ (8002cb0 <HAL_ADC_Start_IT+0x1a8>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0c9a      	lsrs	r2, r3, #18
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b5c:	e002      	b.n	8002b64 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f9      	bne.n	8002b5e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	f040 8085 	bne.w	8002c84 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ba4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bb8:	d106      	bne.n	8002bc8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f023 0206 	bic.w	r2, r3, #6
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bc6:	e002      	b.n	8002bce <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bd6:	4b37      	ldr	r3, [pc, #220]	@ (8002cb4 <HAL_ADC_Start_IT+0x1ac>)
 8002bd8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002be2:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002bf2:	f043 0320 	orr.w	r3, r3, #32
 8002bf6:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f003 031f 	and.w	r3, r3, #31
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d12a      	bne.n	8002c5a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a2b      	ldr	r2, [pc, #172]	@ (8002cb8 <HAL_ADC_Start_IT+0x1b0>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d015      	beq.n	8002c3a <HAL_ADC_Start_IT+0x132>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a2a      	ldr	r2, [pc, #168]	@ (8002cbc <HAL_ADC_Start_IT+0x1b4>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d105      	bne.n	8002c24 <HAL_ADC_Start_IT+0x11c>
 8002c18:	4b26      	ldr	r3, [pc, #152]	@ (8002cb4 <HAL_ADC_Start_IT+0x1ac>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00a      	beq.n	8002c3a <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a25      	ldr	r2, [pc, #148]	@ (8002cc0 <HAL_ADC_Start_IT+0x1b8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d136      	bne.n	8002c9c <HAL_ADC_Start_IT+0x194>
 8002c2e:	4b21      	ldr	r3, [pc, #132]	@ (8002cb4 <HAL_ADC_Start_IT+0x1ac>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d130      	bne.n	8002c9c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d129      	bne.n	8002c9c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	e020      	b.n	8002c9c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a16      	ldr	r2, [pc, #88]	@ (8002cb8 <HAL_ADC_Start_IT+0x1b0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d11b      	bne.n	8002c9c <HAL_ADC_Start_IT+0x194>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d114      	bne.n	8002c9c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	e00b      	b.n	8002c9c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	20000004 	.word	0x20000004
 8002cb0:	431bde83 	.word	0x431bde83
 8002cb4:	40012300 	.word	0x40012300
 8002cb8:	40012000 	.word	0x40012000
 8002cbc:	40012100 	.word	0x40012100
 8002cc0:	40012200 	.word	0x40012200

08002cc4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d049      	beq.n	8002d8e <HAL_ADC_IRQHandler+0xca>
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d046      	beq.n	8002d8e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	f003 0310 	and.w	r3, r3, #16
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d105      	bne.n	8002d18 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d12b      	bne.n	8002d7e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d127      	bne.n	8002d7e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d006      	beq.n	8002d4a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d119      	bne.n	8002d7e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 0220 	bic.w	r2, r2, #32
 8002d58:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d105      	bne.n	8002d7e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	f043 0201 	orr.w	r2, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fbc6 	bl	8001510 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0212 	mvn.w	r2, #18
 8002d8c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d057      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x190>
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d054      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d105      	bne.n	8002dc2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d139      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d006      	beq.n	8002dec <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d12b      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d124      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d11d      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d119      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e1e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d105      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f043 0201 	orr.w	r2, r3, #1
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 fc1b 	bl	8003680 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f06f 020c 	mvn.w	r2, #12
 8002e52:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e62:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d017      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x1d6>
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d014      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d10d      	bne.n	8002e9a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e82:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f944 	bl	8003118 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0201 	mvn.w	r2, #1
 8002e98:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ea8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d015      	beq.n	8002edc <HAL_ADC_IRQHandler+0x218>
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d012      	beq.n	8002edc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	f043 0202 	orr.w	r2, r3, #2
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f06f 0220 	mvn.w	r2, #32
 8002eca:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f92d 	bl	800312c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f06f 0220 	mvn.w	r2, #32
 8002eda:	601a      	str	r2, [r3, #0]
  }
}
 8002edc:	bf00      	nop
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_ADC_Start_DMA+0x1e>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e0e9      	b.n	80030d6 <HAL_ADC_Start_DMA+0x1f2>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d018      	beq.n	8002f4a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f28:	4b6d      	ldr	r3, [pc, #436]	@ (80030e0 <HAL_ADC_Start_DMA+0x1fc>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a6d      	ldr	r2, [pc, #436]	@ (80030e4 <HAL_ADC_Start_DMA+0x200>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	0c9a      	lsrs	r2, r3, #18
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002f3c:	e002      	b.n	8002f44 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f9      	bne.n	8002f3e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f58:	d107      	bne.n	8002f6a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f68:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	f040 80a1 	bne.w	80030bc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d007      	beq.n	8002fac <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fa4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb8:	d106      	bne.n	8002fc8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbe:	f023 0206 	bic.w	r2, r3, #6
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	645a      	str	r2, [r3, #68]	@ 0x44
 8002fc6:	e002      	b.n	8002fce <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fd6:	4b44      	ldr	r3, [pc, #272]	@ (80030e8 <HAL_ADC_Start_DMA+0x204>)
 8002fd8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fde:	4a43      	ldr	r2, [pc, #268]	@ (80030ec <HAL_ADC_Start_DMA+0x208>)
 8002fe0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe6:	4a42      	ldr	r2, [pc, #264]	@ (80030f0 <HAL_ADC_Start_DMA+0x20c>)
 8002fe8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fee:	4a41      	ldr	r2, [pc, #260]	@ (80030f4 <HAL_ADC_Start_DMA+0x210>)
 8002ff0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ffa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800300a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800301a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	334c      	adds	r3, #76	@ 0x4c
 8003026:	4619      	mov	r1, r3
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f000 fcf8 	bl	8003a20 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 031f 	and.w	r3, r3, #31
 8003038:	2b00      	cmp	r3, #0
 800303a:	d12a      	bne.n	8003092 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a2d      	ldr	r2, [pc, #180]	@ (80030f8 <HAL_ADC_Start_DMA+0x214>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d015      	beq.n	8003072 <HAL_ADC_Start_DMA+0x18e>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a2c      	ldr	r2, [pc, #176]	@ (80030fc <HAL_ADC_Start_DMA+0x218>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d105      	bne.n	800305c <HAL_ADC_Start_DMA+0x178>
 8003050:	4b25      	ldr	r3, [pc, #148]	@ (80030e8 <HAL_ADC_Start_DMA+0x204>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a27      	ldr	r2, [pc, #156]	@ (8003100 <HAL_ADC_Start_DMA+0x21c>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d136      	bne.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
 8003066:	4b20      	ldr	r3, [pc, #128]	@ (80030e8 <HAL_ADC_Start_DMA+0x204>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d130      	bne.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d129      	bne.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800308e:	609a      	str	r2, [r3, #8]
 8003090:	e020      	b.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a18      	ldr	r2, [pc, #96]	@ (80030f8 <HAL_ADC_Start_DMA+0x214>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d11b      	bne.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d114      	bne.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030b8:	609a      	str	r2, [r3, #8]
 80030ba:	e00b      	b.n	80030d4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	f043 0210 	orr.w	r2, r3, #16
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030cc:	f043 0201 	orr.w	r2, r3, #1
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000004 	.word	0x20000004
 80030e4:	431bde83 	.word	0x431bde83
 80030e8:	40012300 	.word	0x40012300
 80030ec:	0800357d 	.word	0x0800357d
 80030f0:	08003637 	.word	0x08003637
 80030f4:	08003653 	.word	0x08003653
 80030f8:	40012000 	.word	0x40012000
 80030fc:	40012100 	.word	0x40012100
 8003100:	40012200 	.word	0x40012200

08003104 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x1c>
 8003158:	2302      	movs	r3, #2
 800315a:	e105      	b.n	8003368 <HAL_ADC_ConfigChannel+0x228>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b09      	cmp	r3, #9
 800316a:	d925      	bls.n	80031b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68d9      	ldr	r1, [r3, #12]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	b29b      	uxth	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	3b1e      	subs	r3, #30
 8003182:	2207      	movs	r2, #7
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43da      	mvns	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	400a      	ands	r2, r1
 8003190:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68d9      	ldr	r1, [r3, #12]
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	4618      	mov	r0, r3
 80031a4:	4603      	mov	r3, r0
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	4403      	add	r3, r0
 80031aa:	3b1e      	subs	r3, #30
 80031ac:	409a      	lsls	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	60da      	str	r2, [r3, #12]
 80031b6:	e022      	b.n	80031fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6919      	ldr	r1, [r3, #16]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	461a      	mov	r2, r3
 80031c6:	4613      	mov	r3, r2
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	4413      	add	r3, r2
 80031cc:	2207      	movs	r2, #7
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43da      	mvns	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	400a      	ands	r2, r1
 80031da:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6919      	ldr	r1, [r3, #16]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	4618      	mov	r0, r3
 80031ee:	4603      	mov	r3, r0
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4403      	add	r3, r0
 80031f4:	409a      	lsls	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b06      	cmp	r3, #6
 8003204:	d824      	bhi.n	8003250 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	3b05      	subs	r3, #5
 8003218:	221f      	movs	r2, #31
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43da      	mvns	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	400a      	ands	r2, r1
 8003226:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	b29b      	uxth	r3, r3
 8003234:	4618      	mov	r0, r3
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	3b05      	subs	r3, #5
 8003242:	fa00 f203 	lsl.w	r2, r0, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	635a      	str	r2, [r3, #52]	@ 0x34
 800324e:	e04c      	b.n	80032ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b0c      	cmp	r3, #12
 8003256:	d824      	bhi.n	80032a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	3b23      	subs	r3, #35	@ 0x23
 800326a:	221f      	movs	r2, #31
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	43da      	mvns	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	400a      	ands	r2, r1
 8003278:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	b29b      	uxth	r3, r3
 8003286:	4618      	mov	r0, r3
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	4613      	mov	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	3b23      	subs	r3, #35	@ 0x23
 8003294:	fa00 f203 	lsl.w	r2, r0, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	631a      	str	r2, [r3, #48]	@ 0x30
 80032a0:	e023      	b.n	80032ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	3b41      	subs	r3, #65	@ 0x41
 80032b4:	221f      	movs	r2, #31
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	400a      	ands	r2, r1
 80032c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	4618      	mov	r0, r3
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	3b41      	subs	r3, #65	@ 0x41
 80032de:	fa00 f203 	lsl.w	r2, r0, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032ea:	4b22      	ldr	r3, [pc, #136]	@ (8003374 <HAL_ADC_ConfigChannel+0x234>)
 80032ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a21      	ldr	r2, [pc, #132]	@ (8003378 <HAL_ADC_ConfigChannel+0x238>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d109      	bne.n	800330c <HAL_ADC_ConfigChannel+0x1cc>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2b12      	cmp	r3, #18
 80032fe:	d105      	bne.n	800330c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a19      	ldr	r2, [pc, #100]	@ (8003378 <HAL_ADC_ConfigChannel+0x238>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d123      	bne.n	800335e <HAL_ADC_ConfigChannel+0x21e>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2b10      	cmp	r3, #16
 800331c:	d003      	beq.n	8003326 <HAL_ADC_ConfigChannel+0x1e6>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2b11      	cmp	r3, #17
 8003324:	d11b      	bne.n	800335e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b10      	cmp	r3, #16
 8003338:	d111      	bne.n	800335e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800333a:	4b10      	ldr	r3, [pc, #64]	@ (800337c <HAL_ADC_ConfigChannel+0x23c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a10      	ldr	r2, [pc, #64]	@ (8003380 <HAL_ADC_ConfigChannel+0x240>)
 8003340:	fba2 2303 	umull	r2, r3, r2, r3
 8003344:	0c9a      	lsrs	r2, r3, #18
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003350:	e002      	b.n	8003358 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	3b01      	subs	r3, #1
 8003356:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f9      	bne.n	8003352 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	40012300 	.word	0x40012300
 8003378:	40012000 	.word	0x40012000
 800337c:	20000004 	.word	0x20000004
 8003380:	431bde83 	.word	0x431bde83

08003384 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800338c:	4b79      	ldr	r3, [pc, #484]	@ (8003574 <ADC_Init+0x1f0>)
 800338e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	431a      	orrs	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6859      	ldr	r1, [r3, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	021a      	lsls	r2, r3, #8
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80033dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6899      	ldr	r1, [r3, #8]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003416:	4a58      	ldr	r2, [pc, #352]	@ (8003578 <ADC_Init+0x1f4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d022      	beq.n	8003462 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800342a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6899      	ldr	r1, [r3, #8]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800344c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6899      	ldr	r1, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	430a      	orrs	r2, r1
 800345e:	609a      	str	r2, [r3, #8]
 8003460:	e00f      	b.n	8003482 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003470:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003480:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0202 	bic.w	r2, r2, #2
 8003490:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6899      	ldr	r1, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	7e1b      	ldrb	r3, [r3, #24]
 800349c:	005a      	lsls	r2, r3, #1
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d01b      	beq.n	80034e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034be:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80034ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6859      	ldr	r1, [r3, #4]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034da:	3b01      	subs	r3, #1
 80034dc:	035a      	lsls	r2, r3, #13
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	e007      	b.n	80034f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034f6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003506:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	3b01      	subs	r3, #1
 8003514:	051a      	lsls	r2, r3, #20
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800352c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6899      	ldr	r1, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800353a:	025a      	lsls	r2, r3, #9
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003552:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6899      	ldr	r1, [r3, #8]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	029a      	lsls	r2, r3, #10
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	609a      	str	r2, [r3, #8]
}
 8003568:	bf00      	nop
 800356a:	3714      	adds	r7, #20
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	40012300 	.word	0x40012300
 8003578:	0f000001 	.word	0x0f000001

0800357c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003588:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003592:	2b00      	cmp	r3, #0
 8003594:	d13c      	bne.n	8003610 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d12b      	bne.n	8003608 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d127      	bne.n	8003608 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035be:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d006      	beq.n	80035d4 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d119      	bne.n	8003608 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0220 	bic.w	r2, r2, #32
 80035e2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f7fd ff81 	bl	8001510 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800360e:	e00e      	b.n	800362e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	f003 0310 	and.w	r3, r3, #16
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f7ff fd85 	bl	800312c <HAL_ADC_ErrorCallback>
}
 8003622:	e004      	b.n	800362e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	4798      	blx	r3
}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b084      	sub	sp, #16
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003642:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f7ff fd5d 	bl	8003104 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800364a:	bf00      	nop
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b084      	sub	sp, #16
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2240      	movs	r2, #64	@ 0x40
 8003664:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366a:	f043 0204 	orr.w	r2, r3, #4
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f7ff fd5a 	bl	800312c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003678:	bf00      	nop
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036a4:	4b0c      	ldr	r3, [pc, #48]	@ (80036d8 <__NVIC_SetPriorityGrouping+0x44>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036b0:	4013      	ands	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036c6:	4a04      	ldr	r2, [pc, #16]	@ (80036d8 <__NVIC_SetPriorityGrouping+0x44>)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	60d3      	str	r3, [r2, #12]
}
 80036cc:	bf00      	nop
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036e0:	4b04      	ldr	r3, [pc, #16]	@ (80036f4 <__NVIC_GetPriorityGrouping+0x18>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	0a1b      	lsrs	r3, r3, #8
 80036e6:	f003 0307 	and.w	r3, r3, #7
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	2b00      	cmp	r3, #0
 8003708:	db0b      	blt.n	8003722 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	f003 021f 	and.w	r2, r3, #31
 8003710:	4907      	ldr	r1, [pc, #28]	@ (8003730 <__NVIC_EnableIRQ+0x38>)
 8003712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003716:	095b      	lsrs	r3, r3, #5
 8003718:	2001      	movs	r0, #1
 800371a:	fa00 f202 	lsl.w	r2, r0, r2
 800371e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000e100 	.word	0xe000e100

08003734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	6039      	str	r1, [r7, #0]
 800373e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	2b00      	cmp	r3, #0
 8003746:	db0a      	blt.n	800375e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	b2da      	uxtb	r2, r3
 800374c:	490c      	ldr	r1, [pc, #48]	@ (8003780 <__NVIC_SetPriority+0x4c>)
 800374e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003752:	0112      	lsls	r2, r2, #4
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	440b      	add	r3, r1
 8003758:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800375c:	e00a      	b.n	8003774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	b2da      	uxtb	r2, r3
 8003762:	4908      	ldr	r1, [pc, #32]	@ (8003784 <__NVIC_SetPriority+0x50>)
 8003764:	79fb      	ldrb	r3, [r7, #7]
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	3b04      	subs	r3, #4
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	440b      	add	r3, r1
 8003772:	761a      	strb	r2, [r3, #24]
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	e000e100 	.word	0xe000e100
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003788:	b480      	push	{r7}
 800378a:	b089      	sub	sp, #36	@ 0x24
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f1c3 0307 	rsb	r3, r3, #7
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	bf28      	it	cs
 80037a6:	2304      	movcs	r3, #4
 80037a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d902      	bls.n	80037b8 <NVIC_EncodePriority+0x30>
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3b03      	subs	r3, #3
 80037b6:	e000      	b.n	80037ba <NVIC_EncodePriority+0x32>
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037bc:	f04f 32ff 	mov.w	r2, #4294967295
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	43da      	mvns	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	401a      	ands	r2, r3
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037d0:	f04f 31ff 	mov.w	r1, #4294967295
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	fa01 f303 	lsl.w	r3, r1, r3
 80037da:	43d9      	mvns	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e0:	4313      	orrs	r3, r2
         );
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3724      	adds	r7, #36	@ 0x24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
	...

080037f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003800:	d301      	bcc.n	8003806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003802:	2301      	movs	r3, #1
 8003804:	e00f      	b.n	8003826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003806:	4a0a      	ldr	r2, [pc, #40]	@ (8003830 <SysTick_Config+0x40>)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3b01      	subs	r3, #1
 800380c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800380e:	210f      	movs	r1, #15
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	f7ff ff8e 	bl	8003734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003818:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <SysTick_Config+0x40>)
 800381a:	2200      	movs	r2, #0
 800381c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800381e:	4b04      	ldr	r3, [pc, #16]	@ (8003830 <SysTick_Config+0x40>)
 8003820:	2207      	movs	r2, #7
 8003822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	e000e010 	.word	0xe000e010

08003834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7ff ff29 	bl	8003694 <__NVIC_SetPriorityGrouping>
}
 8003842:	bf00      	nop
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800384a:	b580      	push	{r7, lr}
 800384c:	b086      	sub	sp, #24
 800384e:	af00      	add	r7, sp, #0
 8003850:	4603      	mov	r3, r0
 8003852:	60b9      	str	r1, [r7, #8]
 8003854:	607a      	str	r2, [r7, #4]
 8003856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800385c:	f7ff ff3e 	bl	80036dc <__NVIC_GetPriorityGrouping>
 8003860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68b9      	ldr	r1, [r7, #8]
 8003866:	6978      	ldr	r0, [r7, #20]
 8003868:	f7ff ff8e 	bl	8003788 <NVIC_EncodePriority>
 800386c:	4602      	mov	r2, r0
 800386e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff ff5d 	bl	8003734 <__NVIC_SetPriority>
}
 800387a:	bf00      	nop
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	4603      	mov	r3, r0
 800388a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff ff31 	bl	80036f8 <__NVIC_EnableIRQ>
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b082      	sub	sp, #8
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff ffa2 	bl	80037f0 <SysTick_Config>
 80038ac:	4603      	mov	r3, r0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80038ba:	f7fd fdff 	bl	80014bc <HAL_SYSTICK_Callback>
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038d0:	f7ff f8a6 	bl	8002a20 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e099      	b.n	8003a14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2202      	movs	r2, #2
 80038e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0201 	bic.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003900:	e00f      	b.n	8003922 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003902:	f7ff f88d 	bl	8002a20 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b05      	cmp	r3, #5
 800390e:	d908      	bls.n	8003922 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2220      	movs	r2, #32
 8003914:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2203      	movs	r2, #3
 800391a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e078      	b.n	8003a14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1e8      	bne.n	8003902 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003938:	697a      	ldr	r2, [r7, #20]
 800393a:	4b38      	ldr	r3, [pc, #224]	@ (8003a1c <HAL_DMA_Init+0x158>)
 800393c:	4013      	ands	r3, r2
 800393e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800394e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800395a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003966:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	2b04      	cmp	r3, #4
 800397a:	d107      	bne.n	800398c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003984:	4313      	orrs	r3, r2
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	4313      	orrs	r3, r2
 800398a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f023 0307 	bic.w	r3, r3, #7
 80039a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d117      	bne.n	80039e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	4313      	orrs	r3, r2
 80039be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00e      	beq.n	80039e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 fa6f 	bl	8003eac <DMA_CheckFifoParam>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d008      	beq.n	80039e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2240      	movs	r2, #64	@ 0x40
 80039d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80039e2:	2301      	movs	r3, #1
 80039e4:	e016      	b.n	8003a14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fa26 	bl	8003e40 <DMA_CalcBaseAndBitshift>
 80039f4:	4603      	mov	r3, r0
 80039f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039fc:	223f      	movs	r2, #63	@ 0x3f
 80039fe:	409a      	lsls	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	f010803f 	.word	0xf010803f

08003a20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
 8003a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_DMA_Start_IT+0x26>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e040      	b.n	8003ac8 <HAL_DMA_Start_IT+0xa8>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d12f      	bne.n	8003aba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	68b9      	ldr	r1, [r7, #8]
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f9b8 	bl	8003de4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a78:	223f      	movs	r2, #63	@ 0x3f
 8003a7a:	409a      	lsls	r2, r3
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0216 	orr.w	r2, r2, #22
 8003a8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d007      	beq.n	8003aa8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0208 	orr.w	r2, r2, #8
 8003aa6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	e005      	b.n	8003ac6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003adc:	4b8e      	ldr	r3, [pc, #568]	@ (8003d18 <HAL_DMA_IRQHandler+0x248>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a8e      	ldr	r2, [pc, #568]	@ (8003d1c <HAL_DMA_IRQHandler+0x24c>)
 8003ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae6:	0a9b      	lsrs	r3, r3, #10
 8003ae8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afa:	2208      	movs	r2, #8
 8003afc:	409a      	lsls	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d01a      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d013      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0204 	bic.w	r2, r2, #4
 8003b22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b28:	2208      	movs	r2, #8
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b34:	f043 0201 	orr.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b40:	2201      	movs	r2, #1
 8003b42:	409a      	lsls	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d012      	beq.n	8003b72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00b      	beq.n	8003b72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5e:	2201      	movs	r2, #1
 8003b60:	409a      	lsls	r2, r3
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6a:	f043 0202 	orr.w	r2, r3, #2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b76:	2204      	movs	r2, #4
 8003b78:	409a      	lsls	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d012      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00b      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	2204      	movs	r2, #4
 8003b96:	409a      	lsls	r2, r3
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba0:	f043 0204 	orr.w	r2, r3, #4
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	2210      	movs	r2, #16
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d043      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d03c      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	2210      	movs	r2, #16
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d018      	beq.n	8003c12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d108      	bne.n	8003c00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d024      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	4798      	blx	r3
 8003bfe:	e01f      	b.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01b      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4798      	blx	r3
 8003c10:	e016      	b.n	8003c40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d107      	bne.n	8003c30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0208 	bic.w	r2, r2, #8
 8003c2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c44:	2220      	movs	r2, #32
 8003c46:	409a      	lsls	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 808f 	beq.w	8003d70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 8087 	beq.w	8003d70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c66:	2220      	movs	r2, #32
 8003c68:	409a      	lsls	r2, r3
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b05      	cmp	r3, #5
 8003c78:	d136      	bne.n	8003ce8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0216 	bic.w	r2, r2, #22
 8003c88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695a      	ldr	r2, [r3, #20]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <HAL_DMA_IRQHandler+0x1da>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0208 	bic.w	r2, r2, #8
 8003cb8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cbe:	223f      	movs	r2, #63	@ 0x3f
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d07e      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	4798      	blx	r3
        }
        return;
 8003ce6:	e079      	b.n	8003ddc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d01d      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10d      	bne.n	8003d20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d031      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	4798      	blx	r3
 8003d14:	e02c      	b.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
 8003d16:	bf00      	nop
 8003d18:	20000004 	.word	0x20000004
 8003d1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d023      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	4798      	blx	r3
 8003d30:	e01e      	b.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10f      	bne.n	8003d60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0210 	bic.w	r2, r2, #16
 8003d4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d003      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d032      	beq.n	8003dde <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d022      	beq.n	8003dca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2205      	movs	r2, #5
 8003d88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60bb      	str	r3, [r7, #8]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d307      	bcc.n	8003db8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f2      	bne.n	8003d9c <HAL_DMA_IRQHandler+0x2cc>
 8003db6:	e000      	b.n	8003dba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003db8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d005      	beq.n	8003dde <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
 8003dda:	e000      	b.n	8003dde <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ddc:	bf00      	nop
    }
  }
}
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
 8003df0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2b40      	cmp	r3, #64	@ 0x40
 8003e10:	d108      	bne.n	8003e24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e22:	e007      	b.n	8003e34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	60da      	str	r2, [r3, #12]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	3b10      	subs	r3, #16
 8003e50:	4a14      	ldr	r2, [pc, #80]	@ (8003ea4 <DMA_CalcBaseAndBitshift+0x64>)
 8003e52:	fba2 2303 	umull	r2, r3, r2, r3
 8003e56:	091b      	lsrs	r3, r3, #4
 8003e58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e5a:	4a13      	ldr	r2, [pc, #76]	@ (8003ea8 <DMA_CalcBaseAndBitshift+0x68>)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4413      	add	r3, r2
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d909      	bls.n	8003e82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e76:	f023 0303 	bic.w	r3, r3, #3
 8003e7a:	1d1a      	adds	r2, r3, #4
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e80:	e007      	b.n	8003e92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	aaaaaaab 	.word	0xaaaaaaab
 8003ea8:	0800a8b8 	.word	0x0800a8b8

08003eac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d11f      	bne.n	8003f06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d856      	bhi.n	8003f7a <DMA_CheckFifoParam+0xce>
 8003ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ed4 <DMA_CheckFifoParam+0x28>)
 8003ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed2:	bf00      	nop
 8003ed4:	08003ee5 	.word	0x08003ee5
 8003ed8:	08003ef7 	.word	0x08003ef7
 8003edc:	08003ee5 	.word	0x08003ee5
 8003ee0:	08003f7b 	.word	0x08003f7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d046      	beq.n	8003f7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ef4:	e043      	b.n	8003f7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003efe:	d140      	bne.n	8003f82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f04:	e03d      	b.n	8003f82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f0e:	d121      	bne.n	8003f54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d837      	bhi.n	8003f86 <DMA_CheckFifoParam+0xda>
 8003f16:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <DMA_CheckFifoParam+0x70>)
 8003f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1c:	08003f2d 	.word	0x08003f2d
 8003f20:	08003f33 	.word	0x08003f33
 8003f24:	08003f2d 	.word	0x08003f2d
 8003f28:	08003f45 	.word	0x08003f45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f30:	e030      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d025      	beq.n	8003f8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f42:	e022      	b.n	8003f8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f4c:	d11f      	bne.n	8003f8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f52:	e01c      	b.n	8003f8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d903      	bls.n	8003f62 <DMA_CheckFifoParam+0xb6>
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2b03      	cmp	r3, #3
 8003f5e:	d003      	beq.n	8003f68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f60:	e018      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	73fb      	strb	r3, [r7, #15]
      break;
 8003f66:	e015      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00e      	beq.n	8003f92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	73fb      	strb	r3, [r7, #15]
      break;
 8003f78:	e00b      	b.n	8003f92 <DMA_CheckFifoParam+0xe6>
      break;
 8003f7a:	bf00      	nop
 8003f7c:	e00a      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;
 8003f7e:	bf00      	nop
 8003f80:	e008      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;
 8003f82:	bf00      	nop
 8003f84:	e006      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;
 8003f86:	bf00      	nop
 8003f88:	e004      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;
 8003f8a:	bf00      	nop
 8003f8c:	e002      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f8e:	bf00      	nop
 8003f90:	e000      	b.n	8003f94 <DMA_CheckFifoParam+0xe8>
      break;
 8003f92:	bf00      	nop
    }
  } 
  
  return status; 
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3714      	adds	r7, #20
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop

08003fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b089      	sub	sp, #36	@ 0x24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61fb      	str	r3, [r7, #28]
 8003fbe:	e16b      	b.n	8004298 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	f040 815a 	bne.w	8004292 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d005      	beq.n	8003ff6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d130      	bne.n	8004058 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	2203      	movs	r2, #3
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	4013      	ands	r3, r2
 800400c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800402c:	2201      	movs	r2, #1
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	091b      	lsrs	r3, r3, #4
 8004042:	f003 0201 	and.w	r2, r3, #1
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 0303 	and.w	r3, r3, #3
 8004060:	2b03      	cmp	r3, #3
 8004062:	d017      	beq.n	8004094 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	2203      	movs	r2, #3
 8004070:	fa02 f303 	lsl.w	r3, r2, r3
 8004074:	43db      	mvns	r3, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4013      	ands	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	fa02 f303 	lsl.w	r3, r2, r3
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	4313      	orrs	r3, r2
 800408c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d123      	bne.n	80040e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	08da      	lsrs	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	3208      	adds	r2, #8
 80040a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	220f      	movs	r2, #15
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	43db      	mvns	r3, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	4013      	ands	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	691a      	ldr	r2, [r3, #16]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	08da      	lsrs	r2, r3, #3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3208      	adds	r2, #8
 80040e2:	69b9      	ldr	r1, [r7, #24]
 80040e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	2203      	movs	r2, #3
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 0203 	and.w	r2, r3, #3
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	4313      	orrs	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80b4 	beq.w	8004292 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800412a:	2300      	movs	r3, #0
 800412c:	60fb      	str	r3, [r7, #12]
 800412e:	4b60      	ldr	r3, [pc, #384]	@ (80042b0 <HAL_GPIO_Init+0x30c>)
 8004130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004132:	4a5f      	ldr	r2, [pc, #380]	@ (80042b0 <HAL_GPIO_Init+0x30c>)
 8004134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004138:	6453      	str	r3, [r2, #68]	@ 0x44
 800413a:	4b5d      	ldr	r3, [pc, #372]	@ (80042b0 <HAL_GPIO_Init+0x30c>)
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004142:	60fb      	str	r3, [r7, #12]
 8004144:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004146:	4a5b      	ldr	r2, [pc, #364]	@ (80042b4 <HAL_GPIO_Init+0x310>)
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	089b      	lsrs	r3, r3, #2
 800414c:	3302      	adds	r3, #2
 800414e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004152:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	220f      	movs	r2, #15
 800415e:	fa02 f303 	lsl.w	r3, r2, r3
 8004162:	43db      	mvns	r3, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4013      	ands	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a52      	ldr	r2, [pc, #328]	@ (80042b8 <HAL_GPIO_Init+0x314>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d02b      	beq.n	80041ca <HAL_GPIO_Init+0x226>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a51      	ldr	r2, [pc, #324]	@ (80042bc <HAL_GPIO_Init+0x318>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d025      	beq.n	80041c6 <HAL_GPIO_Init+0x222>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a50      	ldr	r2, [pc, #320]	@ (80042c0 <HAL_GPIO_Init+0x31c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d01f      	beq.n	80041c2 <HAL_GPIO_Init+0x21e>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a4f      	ldr	r2, [pc, #316]	@ (80042c4 <HAL_GPIO_Init+0x320>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d019      	beq.n	80041be <HAL_GPIO_Init+0x21a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a4e      	ldr	r2, [pc, #312]	@ (80042c8 <HAL_GPIO_Init+0x324>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d013      	beq.n	80041ba <HAL_GPIO_Init+0x216>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4d      	ldr	r2, [pc, #308]	@ (80042cc <HAL_GPIO_Init+0x328>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d00d      	beq.n	80041b6 <HAL_GPIO_Init+0x212>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4c      	ldr	r2, [pc, #304]	@ (80042d0 <HAL_GPIO_Init+0x32c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d007      	beq.n	80041b2 <HAL_GPIO_Init+0x20e>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a4b      	ldr	r2, [pc, #300]	@ (80042d4 <HAL_GPIO_Init+0x330>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d101      	bne.n	80041ae <HAL_GPIO_Init+0x20a>
 80041aa:	2307      	movs	r3, #7
 80041ac:	e00e      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041ae:	2308      	movs	r3, #8
 80041b0:	e00c      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041b2:	2306      	movs	r3, #6
 80041b4:	e00a      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041b6:	2305      	movs	r3, #5
 80041b8:	e008      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041ba:	2304      	movs	r3, #4
 80041bc:	e006      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041be:	2303      	movs	r3, #3
 80041c0:	e004      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e002      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <HAL_GPIO_Init+0x228>
 80041ca:	2300      	movs	r3, #0
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	f002 0203 	and.w	r2, r2, #3
 80041d2:	0092      	lsls	r2, r2, #2
 80041d4:	4093      	lsls	r3, r2
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4313      	orrs	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041dc:	4935      	ldr	r1, [pc, #212]	@ (80042b4 <HAL_GPIO_Init+0x310>)
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	089b      	lsrs	r3, r3, #2
 80041e2:	3302      	adds	r3, #2
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ea:	4b3b      	ldr	r3, [pc, #236]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	43db      	mvns	r3, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4013      	ands	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800420e:	4a32      	ldr	r2, [pc, #200]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004214:	4b30      	ldr	r3, [pc, #192]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004238:	4a27      	ldr	r2, [pc, #156]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800423e:	4b26      	ldr	r3, [pc, #152]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	43db      	mvns	r3, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4013      	ands	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d003      	beq.n	8004262 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004262:	4a1d      	ldr	r2, [pc, #116]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004268:	4b1b      	ldr	r3, [pc, #108]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800428c:	4a12      	ldr	r2, [pc, #72]	@ (80042d8 <HAL_GPIO_Init+0x334>)
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	3301      	adds	r3, #1
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	2b0f      	cmp	r3, #15
 800429c:	f67f ae90 	bls.w	8003fc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042a0:	bf00      	nop
 80042a2:	bf00      	nop
 80042a4:	3724      	adds	r7, #36	@ 0x24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40023800 	.word	0x40023800
 80042b4:	40013800 	.word	0x40013800
 80042b8:	40020000 	.word	0x40020000
 80042bc:	40020400 	.word	0x40020400
 80042c0:	40020800 	.word	0x40020800
 80042c4:	40020c00 	.word	0x40020c00
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40021400 	.word	0x40021400
 80042d0:	40021800 	.word	0x40021800
 80042d4:	40021c00 	.word	0x40021c00
 80042d8:	40013c00 	.word	0x40013c00

080042dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	807b      	strh	r3, [r7, #2]
 80042e8:	4613      	mov	r3, r2
 80042ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042ec:	787b      	ldrb	r3, [r7, #1]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f2:	887a      	ldrh	r2, [r7, #2]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042f8:	e003      	b.n	8004302 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042fa:	887b      	ldrh	r3, [r7, #2]
 80042fc:	041a      	lsls	r2, r3, #16
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	619a      	str	r2, [r3, #24]
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800430e:	b480      	push	{r7}
 8004310:	b085      	sub	sp, #20
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
 8004316:	460b      	mov	r3, r1
 8004318:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004320:	887a      	ldrh	r2, [r7, #2]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	041a      	lsls	r2, r3, #16
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	43d9      	mvns	r1, r3
 800432c:	887b      	ldrh	r3, [r7, #2]
 800432e:	400b      	ands	r3, r1
 8004330:	431a      	orrs	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	619a      	str	r2, [r3, #24]
}
 8004336:	bf00      	nop
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
	...

08004344 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e12b      	b.n	80045ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fc ff4e 	bl	800120c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2224      	movs	r2, #36	@ 0x24
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0201 	bic.w	r2, r2, #1
 8004386:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004396:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043a8:	f001 f8aa 	bl	8005500 <HAL_RCC_GetPCLK1Freq>
 80043ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4a81      	ldr	r2, [pc, #516]	@ (80045b8 <HAL_I2C_Init+0x274>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d807      	bhi.n	80043c8 <HAL_I2C_Init+0x84>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4a80      	ldr	r2, [pc, #512]	@ (80045bc <HAL_I2C_Init+0x278>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	bf94      	ite	ls
 80043c0:	2301      	movls	r3, #1
 80043c2:	2300      	movhi	r3, #0
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	e006      	b.n	80043d6 <HAL_I2C_Init+0x92>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4a7d      	ldr	r2, [pc, #500]	@ (80045c0 <HAL_I2C_Init+0x27c>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	bf94      	ite	ls
 80043d0:	2301      	movls	r3, #1
 80043d2:	2300      	movhi	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e0e7      	b.n	80045ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	4a78      	ldr	r2, [pc, #480]	@ (80045c4 <HAL_I2C_Init+0x280>)
 80043e2:	fba2 2303 	umull	r2, r3, r2, r3
 80043e6:	0c9b      	lsrs	r3, r3, #18
 80043e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	4a6a      	ldr	r2, [pc, #424]	@ (80045b8 <HAL_I2C_Init+0x274>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d802      	bhi.n	8004418 <HAL_I2C_Init+0xd4>
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	3301      	adds	r3, #1
 8004416:	e009      	b.n	800442c <HAL_I2C_Init+0xe8>
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800441e:	fb02 f303 	mul.w	r3, r2, r3
 8004422:	4a69      	ldr	r2, [pc, #420]	@ (80045c8 <HAL_I2C_Init+0x284>)
 8004424:	fba2 2303 	umull	r2, r3, r2, r3
 8004428:	099b      	lsrs	r3, r3, #6
 800442a:	3301      	adds	r3, #1
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6812      	ldr	r2, [r2, #0]
 8004430:	430b      	orrs	r3, r1
 8004432:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800443e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	495c      	ldr	r1, [pc, #368]	@ (80045b8 <HAL_I2C_Init+0x274>)
 8004448:	428b      	cmp	r3, r1
 800444a:	d819      	bhi.n	8004480 <HAL_I2C_Init+0x13c>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	1e59      	subs	r1, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	fbb1 f3f3 	udiv	r3, r1, r3
 800445a:	1c59      	adds	r1, r3, #1
 800445c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004460:	400b      	ands	r3, r1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <HAL_I2C_Init+0x138>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	1e59      	subs	r1, r3, #1
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fbb1 f3f3 	udiv	r3, r1, r3
 8004474:	3301      	adds	r3, #1
 8004476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800447a:	e051      	b.n	8004520 <HAL_I2C_Init+0x1dc>
 800447c:	2304      	movs	r3, #4
 800447e:	e04f      	b.n	8004520 <HAL_I2C_Init+0x1dc>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d111      	bne.n	80044ac <HAL_I2C_Init+0x168>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	1e58      	subs	r0, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	440b      	add	r3, r1
 8004496:	fbb0 f3f3 	udiv	r3, r0, r3
 800449a:	3301      	adds	r3, #1
 800449c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	bf0c      	ite	eq
 80044a4:	2301      	moveq	r3, #1
 80044a6:	2300      	movne	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	e012      	b.n	80044d2 <HAL_I2C_Init+0x18e>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	1e58      	subs	r0, r3, #1
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6859      	ldr	r1, [r3, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	0099      	lsls	r1, r3, #2
 80044bc:	440b      	add	r3, r1
 80044be:	fbb0 f3f3 	udiv	r3, r0, r3
 80044c2:	3301      	adds	r3, #1
 80044c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	bf0c      	ite	eq
 80044cc:	2301      	moveq	r3, #1
 80044ce:	2300      	movne	r3, #0
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <HAL_I2C_Init+0x196>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e022      	b.n	8004520 <HAL_I2C_Init+0x1dc>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10e      	bne.n	8004500 <HAL_I2C_Init+0x1bc>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	1e58      	subs	r0, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	460b      	mov	r3, r1
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	440b      	add	r3, r1
 80044f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80044f4:	3301      	adds	r3, #1
 80044f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044fe:	e00f      	b.n	8004520 <HAL_I2C_Init+0x1dc>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	1e58      	subs	r0, r3, #1
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6859      	ldr	r1, [r3, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	0099      	lsls	r1, r3, #2
 8004510:	440b      	add	r3, r1
 8004512:	fbb0 f3f3 	udiv	r3, r0, r3
 8004516:	3301      	adds	r3, #1
 8004518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	6809      	ldr	r1, [r1, #0]
 8004524:	4313      	orrs	r3, r2
 8004526:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69da      	ldr	r2, [r3, #28]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800454e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6911      	ldr	r1, [r2, #16]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	68d2      	ldr	r2, [r2, #12]
 800455a:	4311      	orrs	r1, r2
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	430b      	orrs	r3, r1
 8004562:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695a      	ldr	r2, [r3, #20]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	431a      	orrs	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2220      	movs	r2, #32
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	000186a0 	.word	0x000186a0
 80045bc:	001e847f 	.word	0x001e847f
 80045c0:	003d08ff 	.word	0x003d08ff
 80045c4:	431bde83 	.word	0x431bde83
 80045c8:	10624dd3 	.word	0x10624dd3

080045cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af02      	add	r7, sp, #8
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	4608      	mov	r0, r1
 80045d6:	4611      	mov	r1, r2
 80045d8:	461a      	mov	r2, r3
 80045da:	4603      	mov	r3, r0
 80045dc:	817b      	strh	r3, [r7, #10]
 80045de:	460b      	mov	r3, r1
 80045e0:	813b      	strh	r3, [r7, #8]
 80045e2:	4613      	mov	r3, r2
 80045e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045e6:	f7fe fa1b 	bl	8002a20 <HAL_GetTick>
 80045ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	f040 80d9 	bne.w	80047ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	2319      	movs	r3, #25
 8004600:	2201      	movs	r2, #1
 8004602:	496d      	ldr	r1, [pc, #436]	@ (80047b8 <HAL_I2C_Mem_Write+0x1ec>)
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 f971 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004610:	2302      	movs	r3, #2
 8004612:	e0cc      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800461a:	2b01      	cmp	r3, #1
 800461c:	d101      	bne.n	8004622 <HAL_I2C_Mem_Write+0x56>
 800461e:	2302      	movs	r3, #2
 8004620:	e0c5      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b01      	cmp	r3, #1
 8004636:	d007      	beq.n	8004648 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004656:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2221      	movs	r2, #33	@ 0x21
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2240      	movs	r2, #64	@ 0x40
 8004664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a3a      	ldr	r2, [r7, #32]
 8004672:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004678:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467e:	b29a      	uxth	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4a4d      	ldr	r2, [pc, #308]	@ (80047bc <HAL_I2C_Mem_Write+0x1f0>)
 8004688:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800468a:	88f8      	ldrh	r0, [r7, #6]
 800468c:	893a      	ldrh	r2, [r7, #8]
 800468e:	8979      	ldrh	r1, [r7, #10]
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	9301      	str	r3, [sp, #4]
 8004694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004696:	9300      	str	r3, [sp, #0]
 8004698:	4603      	mov	r3, r0
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 f890 	bl	80047c0 <I2C_RequestMemoryWrite>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d052      	beq.n	800474c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e081      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 fa36 	bl	8004b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00d      	beq.n	80046d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d107      	bne.n	80046d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e06b      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	781a      	ldrb	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b04      	cmp	r3, #4
 8004712:	d11b      	bne.n	800474c <HAL_I2C_Mem_Write+0x180>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d017      	beq.n	800474c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004720:	781a      	ldrb	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004736:	3b01      	subs	r3, #1
 8004738:	b29a      	uxth	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004742:	b29b      	uxth	r3, r3
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1aa      	bne.n	80046aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f000 fa29 	bl	8004bb0 <I2C_WaitOnBTFFlagUntilTimeout>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00d      	beq.n	8004780 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004768:	2b04      	cmp	r3, #4
 800476a:	d107      	bne.n	800477c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e016      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800478e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	e000      	b.n	80047ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80047ac:	2302      	movs	r3, #2
  }
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3718      	adds	r7, #24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	00100002 	.word	0x00100002
 80047bc:	ffff0000 	.word	0xffff0000

080047c0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b088      	sub	sp, #32
 80047c4:	af02      	add	r7, sp, #8
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	4608      	mov	r0, r1
 80047ca:	4611      	mov	r1, r2
 80047cc:	461a      	mov	r2, r3
 80047ce:	4603      	mov	r3, r0
 80047d0:	817b      	strh	r3, [r7, #10]
 80047d2:	460b      	mov	r3, r1
 80047d4:	813b      	strh	r3, [r7, #8]
 80047d6:	4613      	mov	r3, r2
 80047d8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	6a3b      	ldr	r3, [r7, #32]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f878 	bl	80048ec <I2C_WaitOnFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00d      	beq.n	800481e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800480c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004810:	d103      	bne.n	800481a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004818:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e05f      	b.n	80048de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800481e:	897b      	ldrh	r3, [r7, #10]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	461a      	mov	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800482c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	6a3a      	ldr	r2, [r7, #32]
 8004832:	492d      	ldr	r1, [pc, #180]	@ (80048e8 <I2C_RequestMemoryWrite+0x128>)
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f8d3 	bl	80049e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e04c      	b.n	80048de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800485a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800485c:	6a39      	ldr	r1, [r7, #32]
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 f95e 	bl	8004b20 <I2C_WaitOnTXEFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00d      	beq.n	8004886 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	2b04      	cmp	r3, #4
 8004870:	d107      	bne.n	8004882 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004880:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e02b      	b.n	80048de <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d105      	bne.n	8004898 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800488c:	893b      	ldrh	r3, [r7, #8]
 800488e:	b2da      	uxtb	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	611a      	str	r2, [r3, #16]
 8004896:	e021      	b.n	80048dc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004898:	893b      	ldrh	r3, [r7, #8]
 800489a:	0a1b      	lsrs	r3, r3, #8
 800489c:	b29b      	uxth	r3, r3
 800489e:	b2da      	uxtb	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048a8:	6a39      	ldr	r1, [r7, #32]
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 f938 	bl	8004b20 <I2C_WaitOnTXEFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00d      	beq.n	80048d2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d107      	bne.n	80048ce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e005      	b.n	80048de <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048d2:	893b      	ldrh	r3, [r7, #8]
 80048d4:	b2da      	uxtb	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	00010002 	.word	0x00010002

080048ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	603b      	str	r3, [r7, #0]
 80048f8:	4613      	mov	r3, r2
 80048fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048fc:	e048      	b.n	8004990 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004904:	d044      	beq.n	8004990 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004906:	f7fe f88b 	bl	8002a20 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d302      	bcc.n	800491c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d139      	bne.n	8004990 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	0c1b      	lsrs	r3, r3, #16
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b01      	cmp	r3, #1
 8004924:	d10d      	bne.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695b      	ldr	r3, [r3, #20]
 800492c:	43da      	mvns	r2, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	4013      	ands	r3, r2
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	461a      	mov	r2, r3
 8004940:	e00c      	b.n	800495c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	43da      	mvns	r2, r3
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	4013      	ands	r3, r2
 800494e:	b29b      	uxth	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	bf0c      	ite	eq
 8004954:	2301      	moveq	r3, #1
 8004956:	2300      	movne	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	461a      	mov	r2, r3
 800495c:	79fb      	ldrb	r3, [r7, #7]
 800495e:	429a      	cmp	r2, r3
 8004960:	d116      	bne.n	8004990 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497c:	f043 0220 	orr.w	r2, r3, #32
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e023      	b.n	80049d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	0c1b      	lsrs	r3, r3, #16
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b01      	cmp	r3, #1
 8004998:	d10d      	bne.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	43da      	mvns	r2, r3
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	4013      	ands	r3, r2
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	bf0c      	ite	eq
 80049ac:	2301      	moveq	r3, #1
 80049ae:	2300      	movne	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	461a      	mov	r2, r3
 80049b4:	e00c      	b.n	80049d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	43da      	mvns	r2, r3
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4013      	ands	r3, r2
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	bf0c      	ite	eq
 80049c8:	2301      	moveq	r3, #1
 80049ca:	2300      	movne	r3, #0
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	461a      	mov	r2, r3
 80049d0:	79fb      	ldrb	r3, [r7, #7]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d093      	beq.n	80048fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049ee:	e071      	b.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049fe:	d123      	bne.n	8004a48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a0e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	f043 0204 	orr.w	r2, r3, #4
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e067      	b.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4e:	d041      	beq.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a50:	f7fd ffe6 	bl	8002a20 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d302      	bcc.n	8004a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d136      	bne.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	0c1b      	lsrs	r3, r3, #16
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d10c      	bne.n	8004a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	43da      	mvns	r2, r3
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	bf14      	ite	ne
 8004a82:	2301      	movne	r3, #1
 8004a84:	2300      	moveq	r3, #0
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	e00b      	b.n	8004aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	43da      	mvns	r2, r3
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	4013      	ands	r3, r2
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	bf14      	ite	ne
 8004a9c:	2301      	movne	r3, #1
 8004a9e:	2300      	moveq	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d016      	beq.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac0:	f043 0220 	orr.w	r2, r3, #32
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e021      	b.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	0c1b      	lsrs	r3, r3, #16
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d10c      	bne.n	8004af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	43da      	mvns	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	bf14      	ite	ne
 8004af0:	2301      	movne	r3, #1
 8004af2:	2300      	moveq	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	e00b      	b.n	8004b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	43da      	mvns	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	4013      	ands	r3, r2
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	bf14      	ite	ne
 8004b0a:	2301      	movne	r3, #1
 8004b0c:	2300      	moveq	r3, #0
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f47f af6d 	bne.w	80049f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b2c:	e034      	b.n	8004b98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 f886 	bl	8004c40 <I2C_IsAcknowledgeFailed>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e034      	b.n	8004ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b44:	d028      	beq.n	8004b98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b46:	f7fd ff6b 	bl	8002a20 <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d302      	bcc.n	8004b5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d11d      	bne.n	8004b98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b80      	cmp	r3, #128	@ 0x80
 8004b68:	d016      	beq.n	8004b98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b84:	f043 0220 	orr.w	r2, r3, #32
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e007      	b.n	8004ba8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba2:	2b80      	cmp	r3, #128	@ 0x80
 8004ba4:	d1c3      	bne.n	8004b2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bbc:	e034      	b.n	8004c28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f000 f83e 	bl	8004c40 <I2C_IsAcknowledgeFailed>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e034      	b.n	8004c38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd4:	d028      	beq.n	8004c28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd6:	f7fd ff23 	bl	8002a20 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d302      	bcc.n	8004bec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d11d      	bne.n	8004c28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d016      	beq.n	8004c28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	f043 0220 	orr.w	r2, r3, #32
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e007      	b.n	8004c38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	f003 0304 	and.w	r3, r3, #4
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d1c3      	bne.n	8004bbe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c56:	d11b      	bne.n	8004c90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	f043 0204 	orr.w	r2, r3, #4
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e000      	b.n	8004c92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
	...

08004ca0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e267      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d075      	beq.n	8004daa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cbe:	4b88      	ldr	r3, [pc, #544]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 030c 	and.w	r3, r3, #12
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d00c      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cca:	4b85      	ldr	r3, [pc, #532]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d112      	bne.n	8004cfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cd6:	4b82      	ldr	r3, [pc, #520]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce2:	d10b      	bne.n	8004cfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d05b      	beq.n	8004da8 <HAL_RCC_OscConfig+0x108>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d157      	bne.n	8004da8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e242      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d04:	d106      	bne.n	8004d14 <HAL_RCC_OscConfig+0x74>
 8004d06:	4b76      	ldr	r3, [pc, #472]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a75      	ldr	r2, [pc, #468]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	e01d      	b.n	8004d50 <HAL_RCC_OscConfig+0xb0>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d1c:	d10c      	bne.n	8004d38 <HAL_RCC_OscConfig+0x98>
 8004d1e:	4b70      	ldr	r3, [pc, #448]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a6f      	ldr	r2, [pc, #444]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a6c      	ldr	r2, [pc, #432]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	e00b      	b.n	8004d50 <HAL_RCC_OscConfig+0xb0>
 8004d38:	4b69      	ldr	r3, [pc, #420]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a68      	ldr	r2, [pc, #416]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d42:	6013      	str	r3, [r2, #0]
 8004d44:	4b66      	ldr	r3, [pc, #408]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a65      	ldr	r2, [pc, #404]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d013      	beq.n	8004d80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d58:	f7fd fe62 	bl	8002a20 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d60:	f7fd fe5e 	bl	8002a20 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b64      	cmp	r3, #100	@ 0x64
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e207      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d72:	4b5b      	ldr	r3, [pc, #364]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0xc0>
 8004d7e:	e014      	b.n	8004daa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fd fe4e 	bl	8002a20 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d88:	f7fd fe4a 	bl	8002a20 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b64      	cmp	r3, #100	@ 0x64
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e1f3      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d9a:	4b51      	ldr	r3, [pc, #324]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f0      	bne.n	8004d88 <HAL_RCC_OscConfig+0xe8>
 8004da6:	e000      	b.n	8004daa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d063      	beq.n	8004e7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004db6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dc2:	4b47      	ldr	r3, [pc, #284]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d11c      	bne.n	8004e08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dce:	4b44      	ldr	r3, [pc, #272]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d116      	bne.n	8004e08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dda:	4b41      	ldr	r3, [pc, #260]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_RCC_OscConfig+0x152>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d001      	beq.n	8004df2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e1c7      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	4937      	ldr	r1, [pc, #220]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e06:	e03a      	b.n	8004e7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d020      	beq.n	8004e52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e10:	4b34      	ldr	r3, [pc, #208]	@ (8004ee4 <HAL_RCC_OscConfig+0x244>)
 8004e12:	2201      	movs	r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e16:	f7fd fe03 	bl	8002a20 <HAL_GetTick>
 8004e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e1e:	f7fd fdff 	bl	8002a20 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e1a8      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e30:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0f0      	beq.n	8004e1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3c:	4b28      	ldr	r3, [pc, #160]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	00db      	lsls	r3, r3, #3
 8004e4a:	4925      	ldr	r1, [pc, #148]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	600b      	str	r3, [r1, #0]
 8004e50:	e015      	b.n	8004e7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e52:	4b24      	ldr	r3, [pc, #144]	@ (8004ee4 <HAL_RCC_OscConfig+0x244>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e58:	f7fd fde2 	bl	8002a20 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e60:	f7fd fdde 	bl	8002a20 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e187      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e72:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d036      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d016      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e92:	4b15      	ldr	r3, [pc, #84]	@ (8004ee8 <HAL_RCC_OscConfig+0x248>)
 8004e94:	2201      	movs	r2, #1
 8004e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e98:	f7fd fdc2 	bl	8002a20 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea0:	f7fd fdbe 	bl	8002a20 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e167      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0f0      	beq.n	8004ea0 <HAL_RCC_OscConfig+0x200>
 8004ebe:	e01b      	b.n	8004ef8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ec0:	4b09      	ldr	r3, [pc, #36]	@ (8004ee8 <HAL_RCC_OscConfig+0x248>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec6:	f7fd fdab 	bl	8002a20 <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ecc:	e00e      	b.n	8004eec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ece:	f7fd fda7 	bl	8002a20 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d907      	bls.n	8004eec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e150      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	42470000 	.word	0x42470000
 8004ee8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eec:	4b88      	ldr	r3, [pc, #544]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1ea      	bne.n	8004ece <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8097 	beq.w	8005034 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f0a:	4b81      	ldr	r3, [pc, #516]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10f      	bne.n	8004f36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f16:	2300      	movs	r3, #0
 8004f18:	60bb      	str	r3, [r7, #8]
 8004f1a:	4b7d      	ldr	r3, [pc, #500]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f26:	4b7a      	ldr	r3, [pc, #488]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2e:	60bb      	str	r3, [r7, #8]
 8004f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f32:	2301      	movs	r3, #1
 8004f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f36:	4b77      	ldr	r3, [pc, #476]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d118      	bne.n	8004f74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f42:	4b74      	ldr	r3, [pc, #464]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a73      	ldr	r2, [pc, #460]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f4e:	f7fd fd67 	bl	8002a20 <HAL_GetTick>
 8004f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f54:	e008      	b.n	8004f68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f56:	f7fd fd63 	bl	8002a20 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e10c      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f68:	4b6a      	ldr	r3, [pc, #424]	@ (8005114 <HAL_RCC_OscConfig+0x474>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d0f0      	beq.n	8004f56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_OscConfig+0x2ea>
 8004f7c:	4b64      	ldr	r3, [pc, #400]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f80:	4a63      	ldr	r2, [pc, #396]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f82:	f043 0301 	orr.w	r3, r3, #1
 8004f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f88:	e01c      	b.n	8004fc4 <HAL_RCC_OscConfig+0x324>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	2b05      	cmp	r3, #5
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0x30c>
 8004f92:	4b5f      	ldr	r3, [pc, #380]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	4a5e      	ldr	r2, [pc, #376]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004f98:	f043 0304 	orr.w	r3, r3, #4
 8004f9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f9e:	4b5c      	ldr	r3, [pc, #368]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa2:	4a5b      	ldr	r2, [pc, #364]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fa4:	f043 0301 	orr.w	r3, r3, #1
 8004fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004faa:	e00b      	b.n	8004fc4 <HAL_RCC_OscConfig+0x324>
 8004fac:	4b58      	ldr	r3, [pc, #352]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb0:	4a57      	ldr	r2, [pc, #348]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fb8:	4b55      	ldr	r3, [pc, #340]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fbc:	4a54      	ldr	r2, [pc, #336]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fbe:	f023 0304 	bic.w	r3, r3, #4
 8004fc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d015      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fcc:	f7fd fd28 	bl	8002a20 <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd2:	e00a      	b.n	8004fea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd4:	f7fd fd24 	bl	8002a20 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e0cb      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fea:	4b49      	ldr	r3, [pc, #292]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8004fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0ee      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x334>
 8004ff6:	e014      	b.n	8005022 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff8:	f7fd fd12 	bl	8002a20 <HAL_GetTick>
 8004ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ffe:	e00a      	b.n	8005016 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005000:	f7fd fd0e 	bl	8002a20 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e0b5      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005016:	4b3e      	ldr	r3, [pc, #248]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1ee      	bne.n	8005000 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005022:	7dfb      	ldrb	r3, [r7, #23]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d105      	bne.n	8005034 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005028:	4b39      	ldr	r3, [pc, #228]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 800502a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502c:	4a38      	ldr	r2, [pc, #224]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 800502e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005032:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 80a1 	beq.w	8005180 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800503e:	4b34      	ldr	r3, [pc, #208]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
 8005046:	2b08      	cmp	r3, #8
 8005048:	d05c      	beq.n	8005104 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	2b02      	cmp	r3, #2
 8005050:	d141      	bne.n	80050d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005052:	4b31      	ldr	r3, [pc, #196]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fd fce2 	bl	8002a20 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005060:	f7fd fcde 	bl	8002a20 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e087      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005072:	4b27      	ldr	r3, [pc, #156]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69da      	ldr	r2, [r3, #28]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	019b      	lsls	r3, r3, #6
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005094:	085b      	lsrs	r3, r3, #1
 8005096:	3b01      	subs	r3, #1
 8005098:	041b      	lsls	r3, r3, #16
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a0:	061b      	lsls	r3, r3, #24
 80050a2:	491b      	ldr	r1, [pc, #108]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ae:	f7fd fcb7 	bl	8002a20 <HAL_GetTick>
 80050b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050b4:	e008      	b.n	80050c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050b6:	f7fd fcb3 	bl	8002a20 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d901      	bls.n	80050c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e05c      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050c8:	4b11      	ldr	r3, [pc, #68]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d0f0      	beq.n	80050b6 <HAL_RCC_OscConfig+0x416>
 80050d4:	e054      	b.n	8005180 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d6:	4b10      	ldr	r3, [pc, #64]	@ (8005118 <HAL_RCC_OscConfig+0x478>)
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050dc:	f7fd fca0 	bl	8002a20 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e4:	f7fd fc9c 	bl	8002a20 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e045      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050f6:	4b06      	ldr	r3, [pc, #24]	@ (8005110 <HAL_RCC_OscConfig+0x470>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x444>
 8005102:	e03d      	b.n	8005180 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d107      	bne.n	800511c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e038      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
 8005110:	40023800 	.word	0x40023800
 8005114:	40007000 	.word	0x40007000
 8005118:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800511c:	4b1b      	ldr	r3, [pc, #108]	@ (800518c <HAL_RCC_OscConfig+0x4ec>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d028      	beq.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005134:	429a      	cmp	r2, r3
 8005136:	d121      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d11a      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800514c:	4013      	ands	r3, r2
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005152:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005154:	4293      	cmp	r3, r2
 8005156:	d111      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005162:	085b      	lsrs	r3, r3, #1
 8005164:	3b01      	subs	r3, #1
 8005166:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005168:	429a      	cmp	r2, r3
 800516a:	d107      	bne.n	800517c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005178:	429a      	cmp	r2, r3
 800517a:	d001      	beq.n	8005180 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3718      	adds	r7, #24
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40023800 	.word	0x40023800

08005190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0cc      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051a4:	4b68      	ldr	r3, [pc, #416]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d90c      	bls.n	80051cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b2:	4b65      	ldr	r3, [pc, #404]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b63      	ldr	r3, [pc, #396]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0b8      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d020      	beq.n	800521a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d005      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051e4:	4b59      	ldr	r3, [pc, #356]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	4a58      	ldr	r2, [pc, #352]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80051ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051fc:	4b53      	ldr	r3, [pc, #332]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	4a52      	ldr	r2, [pc, #328]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005202:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005206:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005208:	4b50      	ldr	r3, [pc, #320]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	494d      	ldr	r1, [pc, #308]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005216:	4313      	orrs	r3, r2
 8005218:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d044      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d107      	bne.n	800523e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800522e:	4b47      	ldr	r3, [pc, #284]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d119      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e07f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d003      	beq.n	800524e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800524a:	2b03      	cmp	r3, #3
 800524c:	d107      	bne.n	800525e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800524e:	4b3f      	ldr	r3, [pc, #252]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d109      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e06f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525e:	4b3b      	ldr	r3, [pc, #236]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e067      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800526e:	4b37      	ldr	r3, [pc, #220]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f023 0203 	bic.w	r2, r3, #3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	4934      	ldr	r1, [pc, #208]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800527c:	4313      	orrs	r3, r2
 800527e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005280:	f7fd fbce 	bl	8002a20 <HAL_GetTick>
 8005284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005286:	e00a      	b.n	800529e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005288:	f7fd fbca 	bl	8002a20 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005296:	4293      	cmp	r3, r2
 8005298:	d901      	bls.n	800529e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e04f      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800529e:	4b2b      	ldr	r3, [pc, #172]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 020c 	and.w	r2, r3, #12
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d1eb      	bne.n	8005288 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052b0:	4b25      	ldr	r3, [pc, #148]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d20c      	bcs.n	80052d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052be:	4b22      	ldr	r3, [pc, #136]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c6:	4b20      	ldr	r3, [pc, #128]	@ (8005348 <HAL_RCC_ClockConfig+0x1b8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e032      	b.n	800533e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052e4:	4b19      	ldr	r3, [pc, #100]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	4916      	ldr	r1, [pc, #88]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0308 	and.w	r3, r3, #8
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d009      	beq.n	8005316 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005302:	4b12      	ldr	r3, [pc, #72]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	490e      	ldr	r1, [pc, #56]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 8005312:	4313      	orrs	r3, r2
 8005314:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005316:	f000 f821 	bl	800535c <HAL_RCC_GetSysClockFreq>
 800531a:	4602      	mov	r2, r0
 800531c:	4b0b      	ldr	r3, [pc, #44]	@ (800534c <HAL_RCC_ClockConfig+0x1bc>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	091b      	lsrs	r3, r3, #4
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	490a      	ldr	r1, [pc, #40]	@ (8005350 <HAL_RCC_ClockConfig+0x1c0>)
 8005328:	5ccb      	ldrb	r3, [r1, r3]
 800532a:	fa22 f303 	lsr.w	r3, r2, r3
 800532e:	4a09      	ldr	r2, [pc, #36]	@ (8005354 <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005332:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <HAL_RCC_ClockConfig+0x1c8>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7fd fb2e 	bl	8002998 <HAL_InitTick>

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	40023c00 	.word	0x40023c00
 800534c:	40023800 	.word	0x40023800
 8005350:	0800a8a0 	.word	0x0800a8a0
 8005354:	20000004 	.word	0x20000004
 8005358:	20000008 	.word	0x20000008

0800535c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800535c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005360:	b090      	sub	sp, #64	@ 0x40
 8005362:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005364:	2300      	movs	r3, #0
 8005366:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005368:	2300      	movs	r3, #0
 800536a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005374:	4b59      	ldr	r3, [pc, #356]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f003 030c 	and.w	r3, r3, #12
 800537c:	2b08      	cmp	r3, #8
 800537e:	d00d      	beq.n	800539c <HAL_RCC_GetSysClockFreq+0x40>
 8005380:	2b08      	cmp	r3, #8
 8005382:	f200 80a1 	bhi.w	80054c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <HAL_RCC_GetSysClockFreq+0x34>
 800538a:	2b04      	cmp	r3, #4
 800538c:	d003      	beq.n	8005396 <HAL_RCC_GetSysClockFreq+0x3a>
 800538e:	e09b      	b.n	80054c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005390:	4b53      	ldr	r3, [pc, #332]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005392:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005394:	e09b      	b.n	80054ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005396:	4b53      	ldr	r3, [pc, #332]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005398:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800539a:	e098      	b.n	80054ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800539c:	4b4f      	ldr	r3, [pc, #316]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053a6:	4b4d      	ldr	r3, [pc, #308]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d028      	beq.n	8005404 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053b2:	4b4a      	ldr	r3, [pc, #296]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	099b      	lsrs	r3, r3, #6
 80053b8:	2200      	movs	r2, #0
 80053ba:	623b      	str	r3, [r7, #32]
 80053bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80053c4:	2100      	movs	r1, #0
 80053c6:	4b47      	ldr	r3, [pc, #284]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80053c8:	fb03 f201 	mul.w	r2, r3, r1
 80053cc:	2300      	movs	r3, #0
 80053ce:	fb00 f303 	mul.w	r3, r0, r3
 80053d2:	4413      	add	r3, r2
 80053d4:	4a43      	ldr	r2, [pc, #268]	@ (80054e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80053d6:	fba0 1202 	umull	r1, r2, r0, r2
 80053da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053dc:	460a      	mov	r2, r1
 80053de:	62ba      	str	r2, [r7, #40]	@ 0x28
 80053e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053e2:	4413      	add	r3, r2
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e8:	2200      	movs	r2, #0
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	61fa      	str	r2, [r7, #28]
 80053ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80053f6:	f7fb fbd7 	bl	8000ba8 <__aeabi_uldivmod>
 80053fa:	4602      	mov	r2, r0
 80053fc:	460b      	mov	r3, r1
 80053fe:	4613      	mov	r3, r2
 8005400:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005402:	e053      	b.n	80054ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005404:	4b35      	ldr	r3, [pc, #212]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	099b      	lsrs	r3, r3, #6
 800540a:	2200      	movs	r2, #0
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	617a      	str	r2, [r7, #20]
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005416:	f04f 0b00 	mov.w	fp, #0
 800541a:	4652      	mov	r2, sl
 800541c:	465b      	mov	r3, fp
 800541e:	f04f 0000 	mov.w	r0, #0
 8005422:	f04f 0100 	mov.w	r1, #0
 8005426:	0159      	lsls	r1, r3, #5
 8005428:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800542c:	0150      	lsls	r0, r2, #5
 800542e:	4602      	mov	r2, r0
 8005430:	460b      	mov	r3, r1
 8005432:	ebb2 080a 	subs.w	r8, r2, sl
 8005436:	eb63 090b 	sbc.w	r9, r3, fp
 800543a:	f04f 0200 	mov.w	r2, #0
 800543e:	f04f 0300 	mov.w	r3, #0
 8005442:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005446:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800544a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800544e:	ebb2 0408 	subs.w	r4, r2, r8
 8005452:	eb63 0509 	sbc.w	r5, r3, r9
 8005456:	f04f 0200 	mov.w	r2, #0
 800545a:	f04f 0300 	mov.w	r3, #0
 800545e:	00eb      	lsls	r3, r5, #3
 8005460:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005464:	00e2      	lsls	r2, r4, #3
 8005466:	4614      	mov	r4, r2
 8005468:	461d      	mov	r5, r3
 800546a:	eb14 030a 	adds.w	r3, r4, sl
 800546e:	603b      	str	r3, [r7, #0]
 8005470:	eb45 030b 	adc.w	r3, r5, fp
 8005474:	607b      	str	r3, [r7, #4]
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005482:	4629      	mov	r1, r5
 8005484:	028b      	lsls	r3, r1, #10
 8005486:	4621      	mov	r1, r4
 8005488:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800548c:	4621      	mov	r1, r4
 800548e:	028a      	lsls	r2, r1, #10
 8005490:	4610      	mov	r0, r2
 8005492:	4619      	mov	r1, r3
 8005494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005496:	2200      	movs	r2, #0
 8005498:	60bb      	str	r3, [r7, #8]
 800549a:	60fa      	str	r2, [r7, #12]
 800549c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054a0:	f7fb fb82 	bl	8000ba8 <__aeabi_uldivmod>
 80054a4:	4602      	mov	r2, r0
 80054a6:	460b      	mov	r3, r1
 80054a8:	4613      	mov	r3, r2
 80054aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054ac:	4b0b      	ldr	r3, [pc, #44]	@ (80054dc <HAL_RCC_GetSysClockFreq+0x180>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	0c1b      	lsrs	r3, r3, #16
 80054b2:	f003 0303 	and.w	r3, r3, #3
 80054b6:	3301      	adds	r3, #1
 80054b8:	005b      	lsls	r3, r3, #1
 80054ba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80054bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054c6:	e002      	b.n	80054ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054c8:	4b05      	ldr	r3, [pc, #20]	@ (80054e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80054ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80054cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3740      	adds	r7, #64	@ 0x40
 80054d4:	46bd      	mov	sp, r7
 80054d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054da:	bf00      	nop
 80054dc:	40023800 	.word	0x40023800
 80054e0:	00f42400 	.word	0x00f42400
 80054e4:	00b71b00 	.word	0x00b71b00

080054e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054ec:	4b03      	ldr	r3, [pc, #12]	@ (80054fc <HAL_RCC_GetHCLKFreq+0x14>)
 80054ee:	681b      	ldr	r3, [r3, #0]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	20000004 	.word	0x20000004

08005500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005504:	f7ff fff0 	bl	80054e8 <HAL_RCC_GetHCLKFreq>
 8005508:	4602      	mov	r2, r0
 800550a:	4b05      	ldr	r3, [pc, #20]	@ (8005520 <HAL_RCC_GetPCLK1Freq+0x20>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	0a9b      	lsrs	r3, r3, #10
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	4903      	ldr	r1, [pc, #12]	@ (8005524 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005516:	5ccb      	ldrb	r3, [r1, r3]
 8005518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800551c:	4618      	mov	r0, r3
 800551e:	bd80      	pop	{r7, pc}
 8005520:	40023800 	.word	0x40023800
 8005524:	0800a8b0 	.word	0x0800a8b0

08005528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e041      	b.n	80055be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	d106      	bne.n	8005554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7fd f8a8 	bl	80026a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	3304      	adds	r3, #4
 8005564:	4619      	mov	r1, r3
 8005566:	4610      	mov	r0, r2
 8005568:	f001 f842 	bl	80065f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d001      	beq.n	80055e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e04e      	b.n	800567e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a23      	ldr	r2, [pc, #140]	@ (800568c <HAL_TIM_Base_Start_IT+0xc4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d022      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800560a:	d01d      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a1f      	ldr	r2, [pc, #124]	@ (8005690 <HAL_TIM_Base_Start_IT+0xc8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d018      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a1e      	ldr	r2, [pc, #120]	@ (8005694 <HAL_TIM_Base_Start_IT+0xcc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d013      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a1c      	ldr	r2, [pc, #112]	@ (8005698 <HAL_TIM_Base_Start_IT+0xd0>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00e      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1b      	ldr	r2, [pc, #108]	@ (800569c <HAL_TIM_Base_Start_IT+0xd4>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d009      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a19      	ldr	r2, [pc, #100]	@ (80056a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d004      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x80>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a18      	ldr	r2, [pc, #96]	@ (80056a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d111      	bne.n	800566c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2b06      	cmp	r3, #6
 8005658:	d010      	beq.n	800567c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f042 0201 	orr.w	r2, r2, #1
 8005668:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566a:	e007      	b.n	800567c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f042 0201 	orr.w	r2, r2, #1
 800567a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	40010000 	.word	0x40010000
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800
 8005698:	40000c00 	.word	0x40000c00
 800569c:	40010400 	.word	0x40010400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40001800 	.word	0x40001800

080056a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e041      	b.n	800573e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d106      	bne.n	80056d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f839 	bl	8005746 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3304      	adds	r3, #4
 80056e4:	4619      	mov	r1, r3
 80056e6:	4610      	mov	r0, r2
 80056e8:	f000 ff82 	bl	80065f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
	...

0800575c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d109      	bne.n	8005780 <HAL_TIM_PWM_Start+0x24>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b01      	cmp	r3, #1
 8005776:	bf14      	ite	ne
 8005778:	2301      	movne	r3, #1
 800577a:	2300      	moveq	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	e022      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	2b04      	cmp	r3, #4
 8005784:	d109      	bne.n	800579a <HAL_TIM_PWM_Start+0x3e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b01      	cmp	r3, #1
 8005790:	bf14      	ite	ne
 8005792:	2301      	movne	r3, #1
 8005794:	2300      	moveq	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	e015      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b08      	cmp	r3, #8
 800579e:	d109      	bne.n	80057b4 <HAL_TIM_PWM_Start+0x58>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	bf14      	ite	ne
 80057ac:	2301      	movne	r3, #1
 80057ae:	2300      	moveq	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	e008      	b.n	80057c6 <HAL_TIM_PWM_Start+0x6a>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	bf14      	ite	ne
 80057c0:	2301      	movne	r3, #1
 80057c2:	2300      	moveq	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e07c      	b.n	80058c8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d104      	bne.n	80057de <HAL_TIM_PWM_Start+0x82>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057dc:	e013      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b04      	cmp	r3, #4
 80057e2:	d104      	bne.n	80057ee <HAL_TIM_PWM_Start+0x92>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2202      	movs	r2, #2
 80057e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057ec:	e00b      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d104      	bne.n	80057fe <HAL_TIM_PWM_Start+0xa2>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057fc:	e003      	b.n	8005806 <HAL_TIM_PWM_Start+0xaa>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2202      	movs	r2, #2
 8005802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2201      	movs	r2, #1
 800580c:	6839      	ldr	r1, [r7, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f001 f9e4 	bl	8006bdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a2d      	ldr	r2, [pc, #180]	@ (80058d0 <HAL_TIM_PWM_Start+0x174>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d004      	beq.n	8005828 <HAL_TIM_PWM_Start+0xcc>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a2c      	ldr	r2, [pc, #176]	@ (80058d4 <HAL_TIM_PWM_Start+0x178>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d101      	bne.n	800582c <HAL_TIM_PWM_Start+0xd0>
 8005828:	2301      	movs	r3, #1
 800582a:	e000      	b.n	800582e <HAL_TIM_PWM_Start+0xd2>
 800582c:	2300      	movs	r3, #0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005840:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a22      	ldr	r2, [pc, #136]	@ (80058d0 <HAL_TIM_PWM_Start+0x174>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d022      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005854:	d01d      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a1f      	ldr	r2, [pc, #124]	@ (80058d8 <HAL_TIM_PWM_Start+0x17c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d018      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a1d      	ldr	r2, [pc, #116]	@ (80058dc <HAL_TIM_PWM_Start+0x180>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d013      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a1c      	ldr	r2, [pc, #112]	@ (80058e0 <HAL_TIM_PWM_Start+0x184>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00e      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a16      	ldr	r2, [pc, #88]	@ (80058d4 <HAL_TIM_PWM_Start+0x178>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d009      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a18      	ldr	r2, [pc, #96]	@ (80058e4 <HAL_TIM_PWM_Start+0x188>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d004      	beq.n	8005892 <HAL_TIM_PWM_Start+0x136>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a16      	ldr	r2, [pc, #88]	@ (80058e8 <HAL_TIM_PWM_Start+0x18c>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d111      	bne.n	80058b6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f003 0307 	and.w	r3, r3, #7
 800589c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2b06      	cmp	r3, #6
 80058a2:	d010      	beq.n	80058c6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b4:	e007      	b.n	80058c6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0201 	orr.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	40010000 	.word	0x40010000
 80058d4:	40010400 	.word	0x40010400
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40014000 	.word	0x40014000
 80058e8:	40001800 	.word	0x40001800

080058ec <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80058fa:	2300      	movs	r3, #0
 80058fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d109      	bne.n	8005918 <HAL_TIM_PWM_Start_DMA+0x2c>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b02      	cmp	r3, #2
 800590e:	bf0c      	ite	eq
 8005910:	2301      	moveq	r3, #1
 8005912:	2300      	movne	r3, #0
 8005914:	b2db      	uxtb	r3, r3
 8005916:	e022      	b.n	800595e <HAL_TIM_PWM_Start_DMA+0x72>
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b04      	cmp	r3, #4
 800591c:	d109      	bne.n	8005932 <HAL_TIM_PWM_Start_DMA+0x46>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b02      	cmp	r3, #2
 8005928:	bf0c      	ite	eq
 800592a:	2301      	moveq	r3, #1
 800592c:	2300      	movne	r3, #0
 800592e:	b2db      	uxtb	r3, r3
 8005930:	e015      	b.n	800595e <HAL_TIM_PWM_Start_DMA+0x72>
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b08      	cmp	r3, #8
 8005936:	d109      	bne.n	800594c <HAL_TIM_PWM_Start_DMA+0x60>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800593e:	b2db      	uxtb	r3, r3
 8005940:	2b02      	cmp	r3, #2
 8005942:	bf0c      	ite	eq
 8005944:	2301      	moveq	r3, #1
 8005946:	2300      	movne	r3, #0
 8005948:	b2db      	uxtb	r3, r3
 800594a:	e008      	b.n	800595e <HAL_TIM_PWM_Start_DMA+0x72>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	bf0c      	ite	eq
 8005958:	2301      	moveq	r3, #1
 800595a:	2300      	movne	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8005962:	2302      	movs	r3, #2
 8005964:	e171      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d109      	bne.n	8005980 <HAL_TIM_PWM_Start_DMA+0x94>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	bf0c      	ite	eq
 8005978:	2301      	moveq	r3, #1
 800597a:	2300      	movne	r3, #0
 800597c:	b2db      	uxtb	r3, r3
 800597e:	e022      	b.n	80059c6 <HAL_TIM_PWM_Start_DMA+0xda>
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2b04      	cmp	r3, #4
 8005984:	d109      	bne.n	800599a <HAL_TIM_PWM_Start_DMA+0xae>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b01      	cmp	r3, #1
 8005990:	bf0c      	ite	eq
 8005992:	2301      	moveq	r3, #1
 8005994:	2300      	movne	r3, #0
 8005996:	b2db      	uxtb	r3, r3
 8005998:	e015      	b.n	80059c6 <HAL_TIM_PWM_Start_DMA+0xda>
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b08      	cmp	r3, #8
 800599e:	d109      	bne.n	80059b4 <HAL_TIM_PWM_Start_DMA+0xc8>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	bf0c      	ite	eq
 80059ac:	2301      	moveq	r3, #1
 80059ae:	2300      	movne	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	e008      	b.n	80059c6 <HAL_TIM_PWM_Start_DMA+0xda>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b01      	cmp	r3, #1
 80059be:	bf0c      	ite	eq
 80059c0:	2301      	moveq	r3, #1
 80059c2:	2300      	movne	r3, #0
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d024      	beq.n	8005a14 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d002      	beq.n	80059d6 <HAL_TIM_PWM_Start_DMA+0xea>
 80059d0:	887b      	ldrh	r3, [r7, #2]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e137      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d104      	bne.n	80059ea <HAL_TIM_PWM_Start_DMA+0xfe>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059e8:	e016      	b.n	8005a18 <HAL_TIM_PWM_Start_DMA+0x12c>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b04      	cmp	r3, #4
 80059ee:	d104      	bne.n	80059fa <HAL_TIM_PWM_Start_DMA+0x10e>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059f8:	e00e      	b.n	8005a18 <HAL_TIM_PWM_Start_DMA+0x12c>
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d104      	bne.n	8005a0a <HAL_TIM_PWM_Start_DMA+0x11e>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2202      	movs	r2, #2
 8005a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a08:	e006      	b.n	8005a18 <HAL_TIM_PWM_Start_DMA+0x12c>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a12:	e001      	b.n	8005a18 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e118      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	2b0c      	cmp	r3, #12
 8005a1c:	f200 80ae 	bhi.w	8005b7c <HAL_TIM_PWM_Start_DMA+0x290>
 8005a20:	a201      	add	r2, pc, #4	@ (adr r2, 8005a28 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8005a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a26:	bf00      	nop
 8005a28:	08005a5d 	.word	0x08005a5d
 8005a2c:	08005b7d 	.word	0x08005b7d
 8005a30:	08005b7d 	.word	0x08005b7d
 8005a34:	08005b7d 	.word	0x08005b7d
 8005a38:	08005aa5 	.word	0x08005aa5
 8005a3c:	08005b7d 	.word	0x08005b7d
 8005a40:	08005b7d 	.word	0x08005b7d
 8005a44:	08005b7d 	.word	0x08005b7d
 8005a48:	08005aed 	.word	0x08005aed
 8005a4c:	08005b7d 	.word	0x08005b7d
 8005a50:	08005b7d 	.word	0x08005b7d
 8005a54:	08005b7d 	.word	0x08005b7d
 8005a58:	08005b35 	.word	0x08005b35
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a60:	4a7c      	ldr	r2, [pc, #496]	@ (8005c54 <HAL_TIM_PWM_Start_DMA+0x368>)
 8005a62:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	4a7b      	ldr	r2, [pc, #492]	@ (8005c58 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005a6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	4a7a      	ldr	r2, [pc, #488]	@ (8005c5c <HAL_TIM_PWM_Start_DMA+0x370>)
 8005a72:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005a78:	6879      	ldr	r1, [r7, #4]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3334      	adds	r3, #52	@ 0x34
 8005a80:	461a      	mov	r2, r3
 8005a82:	887b      	ldrh	r3, [r7, #2]
 8005a84:	f7fd ffcc 	bl	8003a20 <HAL_DMA_Start_IT>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e0db      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68da      	ldr	r2, [r3, #12]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aa0:	60da      	str	r2, [r3, #12]
      break;
 8005aa2:	e06e      	b.n	8005b82 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	4a6a      	ldr	r2, [pc, #424]	@ (8005c54 <HAL_TIM_PWM_Start_DMA+0x368>)
 8005aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab0:	4a69      	ldr	r2, [pc, #420]	@ (8005c58 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005ab2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab8:	4a68      	ldr	r2, [pc, #416]	@ (8005c5c <HAL_TIM_PWM_Start_DMA+0x370>)
 8005aba:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3338      	adds	r3, #56	@ 0x38
 8005ac8:	461a      	mov	r2, r3
 8005aca:	887b      	ldrh	r3, [r7, #2]
 8005acc:	f7fd ffa8 	bl	8003a20 <HAL_DMA_Start_IT>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e0b7      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68da      	ldr	r2, [r3, #12]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ae8:	60da      	str	r2, [r3, #12]
      break;
 8005aea:	e04a      	b.n	8005b82 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af0:	4a58      	ldr	r2, [pc, #352]	@ (8005c54 <HAL_TIM_PWM_Start_DMA+0x368>)
 8005af2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af8:	4a57      	ldr	r2, [pc, #348]	@ (8005c58 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005afa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	4a56      	ldr	r2, [pc, #344]	@ (8005c5c <HAL_TIM_PWM_Start_DMA+0x370>)
 8005b02:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005b08:	6879      	ldr	r1, [r7, #4]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	333c      	adds	r3, #60	@ 0x3c
 8005b10:	461a      	mov	r2, r3
 8005b12:	887b      	ldrh	r3, [r7, #2]
 8005b14:	f7fd ff84 	bl	8003a20 <HAL_DMA_Start_IT>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e093      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68da      	ldr	r2, [r3, #12]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b30:	60da      	str	r2, [r3, #12]
      break;
 8005b32:	e026      	b.n	8005b82 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b38:	4a46      	ldr	r2, [pc, #280]	@ (8005c54 <HAL_TIM_PWM_Start_DMA+0x368>)
 8005b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b40:	4a45      	ldr	r2, [pc, #276]	@ (8005c58 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8005b42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b48:	4a44      	ldr	r2, [pc, #272]	@ (8005c5c <HAL_TIM_PWM_Start_DMA+0x370>)
 8005b4a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005b50:	6879      	ldr	r1, [r7, #4]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3340      	adds	r3, #64	@ 0x40
 8005b58:	461a      	mov	r2, r3
 8005b5a:	887b      	ldrh	r3, [r7, #2]
 8005b5c:	f7fd ff60 	bl	8003a20 <HAL_DMA_Start_IT>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e06f      	b.n	8005c4a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b78:	60da      	str	r2, [r3, #12]
      break;
 8005b7a:	e002      	b.n	8005b82 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b80:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b82:	7dfb      	ldrb	r3, [r7, #23]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d15f      	bne.n	8005c48 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f001 f823 	bl	8006bdc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a31      	ldr	r2, [pc, #196]	@ (8005c60 <HAL_TIM_PWM_Start_DMA+0x374>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d004      	beq.n	8005baa <HAL_TIM_PWM_Start_DMA+0x2be>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8005c64 <HAL_TIM_PWM_Start_DMA+0x378>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d101      	bne.n	8005bae <HAL_TIM_PWM_Start_DMA+0x2c2>
 8005baa:	2301      	movs	r3, #1
 8005bac:	e000      	b.n	8005bb0 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d007      	beq.n	8005bc4 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bc2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a25      	ldr	r2, [pc, #148]	@ (8005c60 <HAL_TIM_PWM_Start_DMA+0x374>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d022      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bd6:	d01d      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a22      	ldr	r2, [pc, #136]	@ (8005c68 <HAL_TIM_PWM_Start_DMA+0x37c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d018      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a21      	ldr	r2, [pc, #132]	@ (8005c6c <HAL_TIM_PWM_Start_DMA+0x380>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d013      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8005c70 <HAL_TIM_PWM_Start_DMA+0x384>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00e      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8005c64 <HAL_TIM_PWM_Start_DMA+0x378>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d009      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <HAL_TIM_PWM_Start_DMA+0x388>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d004      	beq.n	8005c14 <HAL_TIM_PWM_Start_DMA+0x328>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c78 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d111      	bne.n	8005c38 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	2b06      	cmp	r3, #6
 8005c24:	d010      	beq.n	8005c48 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0201 	orr.w	r2, r2, #1
 8005c34:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c36:	e007      	b.n	8005c48 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005c48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3718      	adds	r7, #24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	080064e1 	.word	0x080064e1
 8005c58:	08006589 	.word	0x08006589
 8005c5c:	0800644f 	.word	0x0800644f
 8005c60:	40010000 	.word	0x40010000
 8005c64:	40010400 	.word	0x40010400
 8005c68:	40000400 	.word	0x40000400
 8005c6c:	40000800 	.word	0x40000800
 8005c70:	40000c00 	.word	0x40000c00
 8005c74:	40014000 	.word	0x40014000
 8005c78:	40001800 	.word	0x40001800

08005c7c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e097      	b.n	8005dc0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d106      	bne.n	8005caa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7fc fc53 	bl	8002550 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	6812      	ldr	r2, [r2, #0]
 8005cbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cc0:	f023 0307 	bic.w	r3, r3, #7
 8005cc4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	f000 fc8d 	bl	80065f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6a1b      	ldr	r3, [r3, #32]
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cfe:	f023 0303 	bic.w	r3, r3, #3
 8005d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	021b      	lsls	r3, r3, #8
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005d1c:	f023 030c 	bic.w	r3, r3, #12
 8005d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	021b      	lsls	r3, r3, #8
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	011a      	lsls	r2, r3, #4
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	031b      	lsls	r3, r3, #12
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005d5a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005d62:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685a      	ldr	r2, [r3, #4]
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dd8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005de0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005de8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005df0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d110      	bne.n	8005e1a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d102      	bne.n	8005e04 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dfe:	7b7b      	ldrb	r3, [r7, #13]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d001      	beq.n	8005e08 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e069      	b.n	8005edc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2202      	movs	r2, #2
 8005e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e18:	e031      	b.n	8005e7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b04      	cmp	r3, #4
 8005e1e:	d110      	bne.n	8005e42 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e20:	7bbb      	ldrb	r3, [r7, #14]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d102      	bne.n	8005e2c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e26:	7b3b      	ldrb	r3, [r7, #12]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d001      	beq.n	8005e30 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e055      	b.n	8005edc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e40:	e01d      	b.n	8005e7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e42:	7bfb      	ldrb	r3, [r7, #15]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d108      	bne.n	8005e5a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e48:	7bbb      	ldrb	r3, [r7, #14]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d105      	bne.n	8005e5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e4e:	7b7b      	ldrb	r3, [r7, #13]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d102      	bne.n	8005e5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e54:	7b3b      	ldrb	r3, [r7, #12]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d001      	beq.n	8005e5e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e03e      	b.n	8005edc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2202      	movs	r2, #2
 8005e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2202      	movs	r2, #2
 8005e6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2202      	movs	r2, #2
 8005e72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2202      	movs	r2, #2
 8005e7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d003      	beq.n	8005e8c <HAL_TIM_Encoder_Start+0xc4>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d008      	beq.n	8005e9c <HAL_TIM_Encoder_Start+0xd4>
 8005e8a:	e00f      	b.n	8005eac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2201      	movs	r2, #1
 8005e92:	2100      	movs	r1, #0
 8005e94:	4618      	mov	r0, r3
 8005e96:	f000 fea1 	bl	8006bdc <TIM_CCxChannelCmd>
      break;
 8005e9a:	e016      	b.n	8005eca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	2104      	movs	r1, #4
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 fe99 	bl	8006bdc <TIM_CCxChannelCmd>
      break;
 8005eaa:	e00e      	b.n	8005eca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fe91 	bl	8006bdc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	2104      	movs	r1, #4
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 fe8a 	bl	8006bdc <TIM_CCxChannelCmd>
      break;
 8005ec8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0201 	orr.w	r2, r2, #1
 8005ed8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d020      	beq.n	8005f48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01b      	beq.n	8005f48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f06f 0202 	mvn.w	r2, #2
 8005f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d003      	beq.n	8005f36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fa5b 	bl	80063ea <HAL_TIM_IC_CaptureCallback>
 8005f34:	e005      	b.n	8005f42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa4d 	bl	80063d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 fa5e 	bl	80063fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f003 0304 	and.w	r3, r3, #4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d020      	beq.n	8005f94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f003 0304 	and.w	r3, r3, #4
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01b      	beq.n	8005f94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0204 	mvn.w	r2, #4
 8005f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa35 	bl	80063ea <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fa27 	bl	80063d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fa38 	bl	80063fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0308 	and.w	r3, r3, #8
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d020      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01b      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0208 	mvn.w	r2, #8
 8005fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2204      	movs	r2, #4
 8005fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fa0f 	bl	80063ea <HAL_TIM_IC_CaptureCallback>
 8005fcc:	e005      	b.n	8005fda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fa01 	bl	80063d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fa12 	bl	80063fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 0310 	and.w	r3, r3, #16
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d020      	beq.n	800602c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01b      	beq.n	800602c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0210 	mvn.w	r2, #16
 8005ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2208      	movs	r2, #8
 8006002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f9e9 	bl	80063ea <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f9db 	bl	80063d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f9ec 	bl	80063fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0301 	and.w	r3, r3, #1
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	d007      	beq.n	8006050 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0201 	mvn.w	r2, #1
 8006048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7fb fa24 	bl	8001498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00c      	beq.n	8006074 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006060:	2b00      	cmp	r3, #0
 8006062:	d007      	beq.n	8006074 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800606c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 fe60 	bl	8006d34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00c      	beq.n	8006098 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006084:	2b00      	cmp	r3, #0
 8006086:	d007      	beq.n	8006098 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f9c7 	bl	8006426 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00c      	beq.n	80060bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 0320 	and.w	r3, r3, #32
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d007      	beq.n	80060bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f06f 0220 	mvn.w	r2, #32
 80060b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 fe32 	bl	8006d20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060bc:	bf00      	nop
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060de:	2302      	movs	r3, #2
 80060e0:	e0ae      	b.n	8006240 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b0c      	cmp	r3, #12
 80060ee:	f200 809f 	bhi.w	8006230 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060f2:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f8:	0800612d 	.word	0x0800612d
 80060fc:	08006231 	.word	0x08006231
 8006100:	08006231 	.word	0x08006231
 8006104:	08006231 	.word	0x08006231
 8006108:	0800616d 	.word	0x0800616d
 800610c:	08006231 	.word	0x08006231
 8006110:	08006231 	.word	0x08006231
 8006114:	08006231 	.word	0x08006231
 8006118:	080061af 	.word	0x080061af
 800611c:	08006231 	.word	0x08006231
 8006120:	08006231 	.word	0x08006231
 8006124:	08006231 	.word	0x08006231
 8006128:	080061ef 	.word	0x080061ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	4618      	mov	r0, r3
 8006134:	f000 fb08 	bl	8006748 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699a      	ldr	r2, [r3, #24]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0208 	orr.w	r2, r2, #8
 8006146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	699a      	ldr	r2, [r3, #24]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0204 	bic.w	r2, r2, #4
 8006156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6999      	ldr	r1, [r3, #24]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	691a      	ldr	r2, [r3, #16]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	619a      	str	r2, [r3, #24]
      break;
 800616a:	e064      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fb58 	bl	8006828 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	699a      	ldr	r2, [r3, #24]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699a      	ldr	r2, [r3, #24]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6999      	ldr	r1, [r3, #24]
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	021a      	lsls	r2, r3, #8
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	619a      	str	r2, [r3, #24]
      break;
 80061ac:	e043      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68b9      	ldr	r1, [r7, #8]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 fbad 	bl	8006914 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69da      	ldr	r2, [r3, #28]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0208 	orr.w	r2, r2, #8
 80061c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	69da      	ldr	r2, [r3, #28]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0204 	bic.w	r2, r2, #4
 80061d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69d9      	ldr	r1, [r3, #28]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	61da      	str	r2, [r3, #28]
      break;
 80061ec:	e023      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68b9      	ldr	r1, [r7, #8]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fc01 	bl	80069fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69da      	ldr	r2, [r3, #28]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69da      	ldr	r2, [r3, #28]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	69d9      	ldr	r1, [r3, #28]
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	021a      	lsls	r2, r3, #8
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	61da      	str	r2, [r3, #28]
      break;
 800622e:	e002      	b.n	8006236 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	75fb      	strb	r3, [r7, #23]
      break;
 8006234:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800623e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3718      	adds	r7, #24
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006252:	2300      	movs	r3, #0
 8006254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_TIM_ConfigClockSource+0x1c>
 8006260:	2302      	movs	r3, #2
 8006262:	e0b4      	b.n	80063ce <HAL_TIM_ConfigClockSource+0x186>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800628a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800629c:	d03e      	beq.n	800631c <HAL_TIM_ConfigClockSource+0xd4>
 800629e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062a2:	f200 8087 	bhi.w	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062aa:	f000 8086 	beq.w	80063ba <HAL_TIM_ConfigClockSource+0x172>
 80062ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062b2:	d87f      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062b4:	2b70      	cmp	r3, #112	@ 0x70
 80062b6:	d01a      	beq.n	80062ee <HAL_TIM_ConfigClockSource+0xa6>
 80062b8:	2b70      	cmp	r3, #112	@ 0x70
 80062ba:	d87b      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062bc:	2b60      	cmp	r3, #96	@ 0x60
 80062be:	d050      	beq.n	8006362 <HAL_TIM_ConfigClockSource+0x11a>
 80062c0:	2b60      	cmp	r3, #96	@ 0x60
 80062c2:	d877      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062c4:	2b50      	cmp	r3, #80	@ 0x50
 80062c6:	d03c      	beq.n	8006342 <HAL_TIM_ConfigClockSource+0xfa>
 80062c8:	2b50      	cmp	r3, #80	@ 0x50
 80062ca:	d873      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062cc:	2b40      	cmp	r3, #64	@ 0x40
 80062ce:	d058      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x13a>
 80062d0:	2b40      	cmp	r3, #64	@ 0x40
 80062d2:	d86f      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062d4:	2b30      	cmp	r3, #48	@ 0x30
 80062d6:	d064      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062d8:	2b30      	cmp	r3, #48	@ 0x30
 80062da:	d86b      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062dc:	2b20      	cmp	r3, #32
 80062de:	d060      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d867      	bhi.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d05c      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062e8:	2b10      	cmp	r3, #16
 80062ea:	d05a      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0x15a>
 80062ec:	e062      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062fe:	f000 fc4d 	bl	8006b9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006310:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	609a      	str	r2, [r3, #8]
      break;
 800631a:	e04f      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800632c:	f000 fc36 	bl	8006b9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800633e:	609a      	str	r2, [r3, #8]
      break;
 8006340:	e03c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800634e:	461a      	mov	r2, r3
 8006350:	f000 fbaa 	bl	8006aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2150      	movs	r1, #80	@ 0x50
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fc03 	bl	8006b66 <TIM_ITRx_SetConfig>
      break;
 8006360:	e02c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800636e:	461a      	mov	r2, r3
 8006370:	f000 fbc9 	bl	8006b06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2160      	movs	r1, #96	@ 0x60
 800637a:	4618      	mov	r0, r3
 800637c:	f000 fbf3 	bl	8006b66 <TIM_ITRx_SetConfig>
      break;
 8006380:	e01c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800638e:	461a      	mov	r2, r3
 8006390:	f000 fb8a 	bl	8006aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2140      	movs	r1, #64	@ 0x40
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fbe3 	bl	8006b66 <TIM_ITRx_SetConfig>
      break;
 80063a0:	e00c      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4619      	mov	r1, r3
 80063ac:	4610      	mov	r0, r2
 80063ae:	f000 fbda 	bl	8006b66 <TIM_ITRx_SetConfig>
      break;
 80063b2:	e003      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	73fb      	strb	r3, [r7, #15]
      break;
 80063b8:	e000      	b.n	80063bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063de:	bf00      	nop
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b083      	sub	sp, #12
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063f2:	bf00      	nop
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr

080063fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063fe:	b480      	push	{r7}
 8006400:	b083      	sub	sp, #12
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006412:	b480      	push	{r7}
 8006414:	b083      	sub	sp, #12
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800641a:	bf00      	nop
 800641c:	370c      	adds	r7, #12
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006426:	b480      	push	{r7}
 8006428:	b083      	sub	sp, #12
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800643a:	b480      	push	{r7}
 800643c:	b083      	sub	sp, #12
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006442:	bf00      	nop
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b084      	sub	sp, #16
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	429a      	cmp	r2, r3
 8006464:	d107      	bne.n	8006476 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2201      	movs	r2, #1
 800646a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006474:	e02a      	b.n	80064cc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	429a      	cmp	r2, r3
 800647e:	d107      	bne.n	8006490 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2202      	movs	r2, #2
 8006484:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800648e:	e01d      	b.n	80064cc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	429a      	cmp	r2, r3
 8006498:	d107      	bne.n	80064aa <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2204      	movs	r2, #4
 800649e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064a8:	e010      	b.n	80064cc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d107      	bne.n	80064c4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2208      	movs	r2, #8
 80064b8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064c2:	e003      	b.n	80064cc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	f7ff ffb4 	bl	800643a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	771a      	strb	r2, [r3, #28]
}
 80064d8:	bf00      	nop
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d10b      	bne.n	8006510 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2201      	movs	r2, #1
 80064fc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d136      	bne.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800650e:	e031      	b.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	429a      	cmp	r2, r3
 8006518:	d10b      	bne.n	8006532 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2202      	movs	r2, #2
 800651e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	69db      	ldr	r3, [r3, #28]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d125      	bne.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006530:	e020      	b.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	429a      	cmp	r2, r3
 800653a:	d10b      	bne.n	8006554 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2204      	movs	r2, #4
 8006540:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d114      	bne.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006552:	e00f      	b.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	429a      	cmp	r2, r3
 800655c:	d10a      	bne.n	8006574 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2208      	movs	r2, #8
 8006562:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	69db      	ldr	r3, [r3, #28]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d103      	bne.n	8006574 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f7ff ff42 	bl	80063fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	771a      	strb	r2, [r3, #28]
}
 8006580:	bf00      	nop
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006594:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	429a      	cmp	r2, r3
 800659e:	d103      	bne.n	80065a8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	771a      	strb	r2, [r3, #28]
 80065a6:	e019      	b.n	80065dc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d103      	bne.n	80065ba <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2202      	movs	r2, #2
 80065b6:	771a      	strb	r2, [r3, #28]
 80065b8:	e010      	b.n	80065dc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d103      	bne.n	80065cc <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2204      	movs	r2, #4
 80065c8:	771a      	strb	r2, [r3, #28]
 80065ca:	e007      	b.n	80065dc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d102      	bne.n	80065dc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2208      	movs	r2, #8
 80065da:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f7ff ff18 	bl	8006412 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	771a      	strb	r2, [r3, #28]
}
 80065e8:	bf00      	nop
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a46      	ldr	r2, [pc, #280]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d013      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800660e:	d00f      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a43      	ldr	r2, [pc, #268]	@ (8006720 <TIM_Base_SetConfig+0x130>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d00b      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a42      	ldr	r2, [pc, #264]	@ (8006724 <TIM_Base_SetConfig+0x134>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d007      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a41      	ldr	r2, [pc, #260]	@ (8006728 <TIM_Base_SetConfig+0x138>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d003      	beq.n	8006630 <TIM_Base_SetConfig+0x40>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a40      	ldr	r2, [pc, #256]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d108      	bne.n	8006642 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a35      	ldr	r2, [pc, #212]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d02b      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006650:	d027      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a32      	ldr	r2, [pc, #200]	@ (8006720 <TIM_Base_SetConfig+0x130>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d023      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a31      	ldr	r2, [pc, #196]	@ (8006724 <TIM_Base_SetConfig+0x134>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d01f      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a30      	ldr	r2, [pc, #192]	@ (8006728 <TIM_Base_SetConfig+0x138>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01b      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a2f      	ldr	r2, [pc, #188]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d017      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a2e      	ldr	r2, [pc, #184]	@ (8006730 <TIM_Base_SetConfig+0x140>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d013      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2d      	ldr	r2, [pc, #180]	@ (8006734 <TIM_Base_SetConfig+0x144>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00f      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a2c      	ldr	r2, [pc, #176]	@ (8006738 <TIM_Base_SetConfig+0x148>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00b      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a2b      	ldr	r2, [pc, #172]	@ (800673c <TIM_Base_SetConfig+0x14c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d007      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a2a      	ldr	r2, [pc, #168]	@ (8006740 <TIM_Base_SetConfig+0x150>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d003      	beq.n	80066a2 <TIM_Base_SetConfig+0xb2>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a29      	ldr	r2, [pc, #164]	@ (8006744 <TIM_Base_SetConfig+0x154>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d108      	bne.n	80066b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	4313      	orrs	r3, r2
 80066c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689a      	ldr	r2, [r3, #8]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a10      	ldr	r2, [pc, #64]	@ (800671c <TIM_Base_SetConfig+0x12c>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d003      	beq.n	80066e8 <TIM_Base_SetConfig+0xf8>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a12      	ldr	r2, [pc, #72]	@ (800672c <TIM_Base_SetConfig+0x13c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d103      	bne.n	80066f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	691a      	ldr	r2, [r3, #16]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0301 	and.w	r3, r3, #1
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d105      	bne.n	800670e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	f023 0201 	bic.w	r2, r3, #1
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	611a      	str	r2, [r3, #16]
  }
}
 800670e:	bf00      	nop
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40010000 	.word	0x40010000
 8006720:	40000400 	.word	0x40000400
 8006724:	40000800 	.word	0x40000800
 8006728:	40000c00 	.word	0x40000c00
 800672c:	40010400 	.word	0x40010400
 8006730:	40014000 	.word	0x40014000
 8006734:	40014400 	.word	0x40014400
 8006738:	40014800 	.word	0x40014800
 800673c:	40001800 	.word	0x40001800
 8006740:	40001c00 	.word	0x40001c00
 8006744:	40002000 	.word	0x40002000

08006748 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	f023 0201 	bic.w	r2, r3, #1
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0303 	bic.w	r3, r3, #3
 800677e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	4313      	orrs	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f023 0302 	bic.w	r3, r3, #2
 8006790:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	4313      	orrs	r3, r2
 800679a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a20      	ldr	r2, [pc, #128]	@ (8006820 <TIM_OC1_SetConfig+0xd8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d003      	beq.n	80067ac <TIM_OC1_SetConfig+0x64>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006824 <TIM_OC1_SetConfig+0xdc>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d10c      	bne.n	80067c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f023 0308 	bic.w	r3, r3, #8
 80067b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f023 0304 	bic.w	r3, r3, #4
 80067c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a15      	ldr	r2, [pc, #84]	@ (8006820 <TIM_OC1_SetConfig+0xd8>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d003      	beq.n	80067d6 <TIM_OC1_SetConfig+0x8e>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a14      	ldr	r2, [pc, #80]	@ (8006824 <TIM_OC1_SetConfig+0xdc>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d111      	bne.n	80067fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	621a      	str	r2, [r3, #32]
}
 8006814:	bf00      	nop
 8006816:	371c      	adds	r7, #28
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	40010000 	.word	0x40010000
 8006824:	40010400 	.word	0x40010400

08006828 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	f023 0210 	bic.w	r2, r3, #16
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800685e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	f023 0320 	bic.w	r3, r3, #32
 8006872:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	011b      	lsls	r3, r3, #4
 800687a:	697a      	ldr	r2, [r7, #20]
 800687c:	4313      	orrs	r3, r2
 800687e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a22      	ldr	r2, [pc, #136]	@ (800690c <TIM_OC2_SetConfig+0xe4>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d003      	beq.n	8006890 <TIM_OC2_SetConfig+0x68>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a21      	ldr	r2, [pc, #132]	@ (8006910 <TIM_OC2_SetConfig+0xe8>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d10d      	bne.n	80068ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006896:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	011b      	lsls	r3, r3, #4
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a17      	ldr	r2, [pc, #92]	@ (800690c <TIM_OC2_SetConfig+0xe4>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d003      	beq.n	80068bc <TIM_OC2_SetConfig+0x94>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a16      	ldr	r2, [pc, #88]	@ (8006910 <TIM_OC2_SetConfig+0xe8>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d113      	bne.n	80068e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	695b      	ldr	r3, [r3, #20]
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	621a      	str	r2, [r3, #32]
}
 80068fe:	bf00      	nop
 8006900:	371c      	adds	r7, #28
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	40010000 	.word	0x40010000
 8006910:	40010400 	.word	0x40010400

08006914 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f023 0303 	bic.w	r3, r3, #3
 800694a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800695c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	021b      	lsls	r3, r3, #8
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	4313      	orrs	r3, r2
 8006968:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a21      	ldr	r2, [pc, #132]	@ (80069f4 <TIM_OC3_SetConfig+0xe0>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d003      	beq.n	800697a <TIM_OC3_SetConfig+0x66>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a20      	ldr	r2, [pc, #128]	@ (80069f8 <TIM_OC3_SetConfig+0xe4>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d10d      	bne.n	8006996 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006980:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	021b      	lsls	r3, r3, #8
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	4313      	orrs	r3, r2
 800698c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006994:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a16      	ldr	r2, [pc, #88]	@ (80069f4 <TIM_OC3_SetConfig+0xe0>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d003      	beq.n	80069a6 <TIM_OC3_SetConfig+0x92>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a15      	ldr	r2, [pc, #84]	@ (80069f8 <TIM_OC3_SetConfig+0xe4>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d113      	bne.n	80069ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	011b      	lsls	r3, r3, #4
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	621a      	str	r2, [r3, #32]
}
 80069e8:	bf00      	nop
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr
 80069f4:	40010000 	.word	0x40010000
 80069f8:	40010400 	.word	0x40010400

080069fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	69db      	ldr	r3, [r3, #28]
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	021b      	lsls	r3, r3, #8
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	031b      	lsls	r3, r3, #12
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a12      	ldr	r2, [pc, #72]	@ (8006aa0 <TIM_OC4_SetConfig+0xa4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_OC4_SetConfig+0x68>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a11      	ldr	r2, [pc, #68]	@ (8006aa4 <TIM_OC4_SetConfig+0xa8>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d109      	bne.n	8006a78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	019b      	lsls	r3, r3, #6
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	40010000 	.word	0x40010000
 8006aa4:	40010400 	.word	0x40010400

08006aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	f023 0201 	bic.w	r2, r3, #1
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f023 030a 	bic.w	r3, r3, #10
 8006ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	621a      	str	r2, [r3, #32]
}
 8006afa:	bf00      	nop
 8006afc:	371c      	adds	r7, #28
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b06:	b480      	push	{r7}
 8006b08:	b087      	sub	sp, #28
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	60f8      	str	r0, [r7, #12]
 8006b0e:	60b9      	str	r1, [r7, #8]
 8006b10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	f023 0210 	bic.w	r2, r3, #16
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	031b      	lsls	r3, r3, #12
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	011b      	lsls	r3, r3, #4
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	697a      	ldr	r2, [r7, #20]
 8006b58:	621a      	str	r2, [r3, #32]
}
 8006b5a:	bf00      	nop
 8006b5c:	371c      	adds	r7, #28
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr

08006b66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b085      	sub	sp, #20
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b7e:	683a      	ldr	r2, [r7, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	f043 0307 	orr.w	r3, r3, #7
 8006b88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	609a      	str	r2, [r3, #8]
}
 8006b90:	bf00      	nop
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
 8006ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	021a      	lsls	r2, r3, #8
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	609a      	str	r2, [r3, #8]
}
 8006bd0:	bf00      	nop
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b087      	sub	sp, #28
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f003 031f 	and.w	r3, r3, #31
 8006bee:	2201      	movs	r2, #1
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6a1a      	ldr	r2, [r3, #32]
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	43db      	mvns	r3, r3
 8006bfe:	401a      	ands	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a1a      	ldr	r2, [r3, #32]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f003 031f 	and.w	r3, r3, #31
 8006c0e:	6879      	ldr	r1, [r7, #4]
 8006c10:	fa01 f303 	lsl.w	r3, r1, r3
 8006c14:	431a      	orrs	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	621a      	str	r2, [r3, #32]
}
 8006c1a:	bf00      	nop
 8006c1c:	371c      	adds	r7, #28
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr
	...

08006c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e05a      	b.n	8006cf6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a21      	ldr	r2, [pc, #132]	@ (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d022      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c8c:	d01d      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a1d      	ldr	r2, [pc, #116]	@ (8006d08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d018      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8006d0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d013      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8006d10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d00e      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a18      	ldr	r2, [pc, #96]	@ (8006d14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d009      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a17      	ldr	r2, [pc, #92]	@ (8006d18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d004      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a15      	ldr	r2, [pc, #84]	@ (8006d1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d10c      	bne.n	8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	40010000 	.word	0x40010000
 8006d08:	40000400 	.word	0x40000400
 8006d0c:	40000800 	.word	0x40000800
 8006d10:	40000c00 	.word	0x40000c00
 8006d14:	40010400 	.word	0x40010400
 8006d18:	40014000 	.word	0x40014000
 8006d1c:	40001800 	.word	0x40001800

08006d20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <__cvt>:
 8006d48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d4c:	ec57 6b10 	vmov	r6, r7, d0
 8006d50:	2f00      	cmp	r7, #0
 8006d52:	460c      	mov	r4, r1
 8006d54:	4619      	mov	r1, r3
 8006d56:	463b      	mov	r3, r7
 8006d58:	bfbb      	ittet	lt
 8006d5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006d5e:	461f      	movlt	r7, r3
 8006d60:	2300      	movge	r3, #0
 8006d62:	232d      	movlt	r3, #45	@ 0x2d
 8006d64:	700b      	strb	r3, [r1, #0]
 8006d66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006d6c:	4691      	mov	r9, r2
 8006d6e:	f023 0820 	bic.w	r8, r3, #32
 8006d72:	bfbc      	itt	lt
 8006d74:	4632      	movlt	r2, r6
 8006d76:	4616      	movlt	r6, r2
 8006d78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d7c:	d005      	beq.n	8006d8a <__cvt+0x42>
 8006d7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006d82:	d100      	bne.n	8006d86 <__cvt+0x3e>
 8006d84:	3401      	adds	r4, #1
 8006d86:	2102      	movs	r1, #2
 8006d88:	e000      	b.n	8006d8c <__cvt+0x44>
 8006d8a:	2103      	movs	r1, #3
 8006d8c:	ab03      	add	r3, sp, #12
 8006d8e:	9301      	str	r3, [sp, #4]
 8006d90:	ab02      	add	r3, sp, #8
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	ec47 6b10 	vmov	d0, r6, r7
 8006d98:	4653      	mov	r3, sl
 8006d9a:	4622      	mov	r2, r4
 8006d9c:	f000 fe9c 	bl	8007ad8 <_dtoa_r>
 8006da0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006da4:	4605      	mov	r5, r0
 8006da6:	d119      	bne.n	8006ddc <__cvt+0x94>
 8006da8:	f019 0f01 	tst.w	r9, #1
 8006dac:	d00e      	beq.n	8006dcc <__cvt+0x84>
 8006dae:	eb00 0904 	add.w	r9, r0, r4
 8006db2:	2200      	movs	r2, #0
 8006db4:	2300      	movs	r3, #0
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 fe85 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dbe:	b108      	cbz	r0, 8006dc4 <__cvt+0x7c>
 8006dc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006dc4:	2230      	movs	r2, #48	@ 0x30
 8006dc6:	9b03      	ldr	r3, [sp, #12]
 8006dc8:	454b      	cmp	r3, r9
 8006dca:	d31e      	bcc.n	8006e0a <__cvt+0xc2>
 8006dcc:	9b03      	ldr	r3, [sp, #12]
 8006dce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dd0:	1b5b      	subs	r3, r3, r5
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	6013      	str	r3, [r2, #0]
 8006dd6:	b004      	add	sp, #16
 8006dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ddc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006de0:	eb00 0904 	add.w	r9, r0, r4
 8006de4:	d1e5      	bne.n	8006db2 <__cvt+0x6a>
 8006de6:	7803      	ldrb	r3, [r0, #0]
 8006de8:	2b30      	cmp	r3, #48	@ 0x30
 8006dea:	d10a      	bne.n	8006e02 <__cvt+0xba>
 8006dec:	2200      	movs	r2, #0
 8006dee:	2300      	movs	r3, #0
 8006df0:	4630      	mov	r0, r6
 8006df2:	4639      	mov	r1, r7
 8006df4:	f7f9 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8006df8:	b918      	cbnz	r0, 8006e02 <__cvt+0xba>
 8006dfa:	f1c4 0401 	rsb	r4, r4, #1
 8006dfe:	f8ca 4000 	str.w	r4, [sl]
 8006e02:	f8da 3000 	ldr.w	r3, [sl]
 8006e06:	4499      	add	r9, r3
 8006e08:	e7d3      	b.n	8006db2 <__cvt+0x6a>
 8006e0a:	1c59      	adds	r1, r3, #1
 8006e0c:	9103      	str	r1, [sp, #12]
 8006e0e:	701a      	strb	r2, [r3, #0]
 8006e10:	e7d9      	b.n	8006dc6 <__cvt+0x7e>

08006e12 <__exponent>:
 8006e12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e14:	2900      	cmp	r1, #0
 8006e16:	bfba      	itte	lt
 8006e18:	4249      	neglt	r1, r1
 8006e1a:	232d      	movlt	r3, #45	@ 0x2d
 8006e1c:	232b      	movge	r3, #43	@ 0x2b
 8006e1e:	2909      	cmp	r1, #9
 8006e20:	7002      	strb	r2, [r0, #0]
 8006e22:	7043      	strb	r3, [r0, #1]
 8006e24:	dd29      	ble.n	8006e7a <__exponent+0x68>
 8006e26:	f10d 0307 	add.w	r3, sp, #7
 8006e2a:	461d      	mov	r5, r3
 8006e2c:	270a      	movs	r7, #10
 8006e2e:	461a      	mov	r2, r3
 8006e30:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e34:	fb07 1416 	mls	r4, r7, r6, r1
 8006e38:	3430      	adds	r4, #48	@ 0x30
 8006e3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e3e:	460c      	mov	r4, r1
 8006e40:	2c63      	cmp	r4, #99	@ 0x63
 8006e42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e46:	4631      	mov	r1, r6
 8006e48:	dcf1      	bgt.n	8006e2e <__exponent+0x1c>
 8006e4a:	3130      	adds	r1, #48	@ 0x30
 8006e4c:	1e94      	subs	r4, r2, #2
 8006e4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e52:	1c41      	adds	r1, r0, #1
 8006e54:	4623      	mov	r3, r4
 8006e56:	42ab      	cmp	r3, r5
 8006e58:	d30a      	bcc.n	8006e70 <__exponent+0x5e>
 8006e5a:	f10d 0309 	add.w	r3, sp, #9
 8006e5e:	1a9b      	subs	r3, r3, r2
 8006e60:	42ac      	cmp	r4, r5
 8006e62:	bf88      	it	hi
 8006e64:	2300      	movhi	r3, #0
 8006e66:	3302      	adds	r3, #2
 8006e68:	4403      	add	r3, r0
 8006e6a:	1a18      	subs	r0, r3, r0
 8006e6c:	b003      	add	sp, #12
 8006e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006e74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006e78:	e7ed      	b.n	8006e56 <__exponent+0x44>
 8006e7a:	2330      	movs	r3, #48	@ 0x30
 8006e7c:	3130      	adds	r1, #48	@ 0x30
 8006e7e:	7083      	strb	r3, [r0, #2]
 8006e80:	70c1      	strb	r1, [r0, #3]
 8006e82:	1d03      	adds	r3, r0, #4
 8006e84:	e7f1      	b.n	8006e6a <__exponent+0x58>
	...

08006e88 <_printf_float>:
 8006e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8c:	b08d      	sub	sp, #52	@ 0x34
 8006e8e:	460c      	mov	r4, r1
 8006e90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006e94:	4616      	mov	r6, r2
 8006e96:	461f      	mov	r7, r3
 8006e98:	4605      	mov	r5, r0
 8006e9a:	f000 fd0f 	bl	80078bc <_localeconv_r>
 8006e9e:	6803      	ldr	r3, [r0, #0]
 8006ea0:	9304      	str	r3, [sp, #16]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7f9 f9e4 	bl	8000270 <strlen>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eac:	f8d8 3000 	ldr.w	r3, [r8]
 8006eb0:	9005      	str	r0, [sp, #20]
 8006eb2:	3307      	adds	r3, #7
 8006eb4:	f023 0307 	bic.w	r3, r3, #7
 8006eb8:	f103 0208 	add.w	r2, r3, #8
 8006ebc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ec0:	f8d4 b000 	ldr.w	fp, [r4]
 8006ec4:	f8c8 2000 	str.w	r2, [r8]
 8006ec8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ecc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ed0:	9307      	str	r3, [sp, #28]
 8006ed2:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ed6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ede:	4b9c      	ldr	r3, [pc, #624]	@ (8007150 <_printf_float+0x2c8>)
 8006ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ee4:	f7f9 fe22 	bl	8000b2c <__aeabi_dcmpun>
 8006ee8:	bb70      	cbnz	r0, 8006f48 <_printf_float+0xc0>
 8006eea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006eee:	4b98      	ldr	r3, [pc, #608]	@ (8007150 <_printf_float+0x2c8>)
 8006ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef4:	f7f9 fdfc 	bl	8000af0 <__aeabi_dcmple>
 8006ef8:	bb30      	cbnz	r0, 8006f48 <_printf_float+0xc0>
 8006efa:	2200      	movs	r2, #0
 8006efc:	2300      	movs	r3, #0
 8006efe:	4640      	mov	r0, r8
 8006f00:	4649      	mov	r1, r9
 8006f02:	f7f9 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8006f06:	b110      	cbz	r0, 8006f0e <_printf_float+0x86>
 8006f08:	232d      	movs	r3, #45	@ 0x2d
 8006f0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f0e:	4a91      	ldr	r2, [pc, #580]	@ (8007154 <_printf_float+0x2cc>)
 8006f10:	4b91      	ldr	r3, [pc, #580]	@ (8007158 <_printf_float+0x2d0>)
 8006f12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f16:	bf94      	ite	ls
 8006f18:	4690      	movls	r8, r2
 8006f1a:	4698      	movhi	r8, r3
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	6123      	str	r3, [r4, #16]
 8006f20:	f02b 0304 	bic.w	r3, fp, #4
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	f04f 0900 	mov.w	r9, #0
 8006f2a:	9700      	str	r7, [sp, #0]
 8006f2c:	4633      	mov	r3, r6
 8006f2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f30:	4621      	mov	r1, r4
 8006f32:	4628      	mov	r0, r5
 8006f34:	f000 f9d2 	bl	80072dc <_printf_common>
 8006f38:	3001      	adds	r0, #1
 8006f3a:	f040 808d 	bne.w	8007058 <_printf_float+0x1d0>
 8006f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f42:	b00d      	add	sp, #52	@ 0x34
 8006f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f48:	4642      	mov	r2, r8
 8006f4a:	464b      	mov	r3, r9
 8006f4c:	4640      	mov	r0, r8
 8006f4e:	4649      	mov	r1, r9
 8006f50:	f7f9 fdec 	bl	8000b2c <__aeabi_dcmpun>
 8006f54:	b140      	cbz	r0, 8006f68 <_printf_float+0xe0>
 8006f56:	464b      	mov	r3, r9
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bfbc      	itt	lt
 8006f5c:	232d      	movlt	r3, #45	@ 0x2d
 8006f5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f62:	4a7e      	ldr	r2, [pc, #504]	@ (800715c <_printf_float+0x2d4>)
 8006f64:	4b7e      	ldr	r3, [pc, #504]	@ (8007160 <_printf_float+0x2d8>)
 8006f66:	e7d4      	b.n	8006f12 <_printf_float+0x8a>
 8006f68:	6863      	ldr	r3, [r4, #4]
 8006f6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006f6e:	9206      	str	r2, [sp, #24]
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	d13b      	bne.n	8006fec <_printf_float+0x164>
 8006f74:	2306      	movs	r3, #6
 8006f76:	6063      	str	r3, [r4, #4]
 8006f78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6022      	str	r2, [r4, #0]
 8006f80:	9303      	str	r3, [sp, #12]
 8006f82:	ab0a      	add	r3, sp, #40	@ 0x28
 8006f84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006f88:	ab09      	add	r3, sp, #36	@ 0x24
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	6861      	ldr	r1, [r4, #4]
 8006f8e:	ec49 8b10 	vmov	d0, r8, r9
 8006f92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006f96:	4628      	mov	r0, r5
 8006f98:	f7ff fed6 	bl	8006d48 <__cvt>
 8006f9c:	9b06      	ldr	r3, [sp, #24]
 8006f9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fa0:	2b47      	cmp	r3, #71	@ 0x47
 8006fa2:	4680      	mov	r8, r0
 8006fa4:	d129      	bne.n	8006ffa <_printf_float+0x172>
 8006fa6:	1cc8      	adds	r0, r1, #3
 8006fa8:	db02      	blt.n	8006fb0 <_printf_float+0x128>
 8006faa:	6863      	ldr	r3, [r4, #4]
 8006fac:	4299      	cmp	r1, r3
 8006fae:	dd41      	ble.n	8007034 <_printf_float+0x1ac>
 8006fb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006fb4:	fa5f fa8a 	uxtb.w	sl, sl
 8006fb8:	3901      	subs	r1, #1
 8006fba:	4652      	mov	r2, sl
 8006fbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006fc0:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fc2:	f7ff ff26 	bl	8006e12 <__exponent>
 8006fc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fc8:	1813      	adds	r3, r2, r0
 8006fca:	2a01      	cmp	r2, #1
 8006fcc:	4681      	mov	r9, r0
 8006fce:	6123      	str	r3, [r4, #16]
 8006fd0:	dc02      	bgt.n	8006fd8 <_printf_float+0x150>
 8006fd2:	6822      	ldr	r2, [r4, #0]
 8006fd4:	07d2      	lsls	r2, r2, #31
 8006fd6:	d501      	bpl.n	8006fdc <_printf_float+0x154>
 8006fd8:	3301      	adds	r3, #1
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d0a2      	beq.n	8006f2a <_printf_float+0xa2>
 8006fe4:	232d      	movs	r3, #45	@ 0x2d
 8006fe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fea:	e79e      	b.n	8006f2a <_printf_float+0xa2>
 8006fec:	9a06      	ldr	r2, [sp, #24]
 8006fee:	2a47      	cmp	r2, #71	@ 0x47
 8006ff0:	d1c2      	bne.n	8006f78 <_printf_float+0xf0>
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1c0      	bne.n	8006f78 <_printf_float+0xf0>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e7bd      	b.n	8006f76 <_printf_float+0xee>
 8006ffa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ffe:	d9db      	bls.n	8006fb8 <_printf_float+0x130>
 8007000:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007004:	d118      	bne.n	8007038 <_printf_float+0x1b0>
 8007006:	2900      	cmp	r1, #0
 8007008:	6863      	ldr	r3, [r4, #4]
 800700a:	dd0b      	ble.n	8007024 <_printf_float+0x19c>
 800700c:	6121      	str	r1, [r4, #16]
 800700e:	b913      	cbnz	r3, 8007016 <_printf_float+0x18e>
 8007010:	6822      	ldr	r2, [r4, #0]
 8007012:	07d0      	lsls	r0, r2, #31
 8007014:	d502      	bpl.n	800701c <_printf_float+0x194>
 8007016:	3301      	adds	r3, #1
 8007018:	440b      	add	r3, r1
 800701a:	6123      	str	r3, [r4, #16]
 800701c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800701e:	f04f 0900 	mov.w	r9, #0
 8007022:	e7db      	b.n	8006fdc <_printf_float+0x154>
 8007024:	b913      	cbnz	r3, 800702c <_printf_float+0x1a4>
 8007026:	6822      	ldr	r2, [r4, #0]
 8007028:	07d2      	lsls	r2, r2, #31
 800702a:	d501      	bpl.n	8007030 <_printf_float+0x1a8>
 800702c:	3302      	adds	r3, #2
 800702e:	e7f4      	b.n	800701a <_printf_float+0x192>
 8007030:	2301      	movs	r3, #1
 8007032:	e7f2      	b.n	800701a <_printf_float+0x192>
 8007034:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800703a:	4299      	cmp	r1, r3
 800703c:	db05      	blt.n	800704a <_printf_float+0x1c2>
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	6121      	str	r1, [r4, #16]
 8007042:	07d8      	lsls	r0, r3, #31
 8007044:	d5ea      	bpl.n	800701c <_printf_float+0x194>
 8007046:	1c4b      	adds	r3, r1, #1
 8007048:	e7e7      	b.n	800701a <_printf_float+0x192>
 800704a:	2900      	cmp	r1, #0
 800704c:	bfd4      	ite	le
 800704e:	f1c1 0202 	rsble	r2, r1, #2
 8007052:	2201      	movgt	r2, #1
 8007054:	4413      	add	r3, r2
 8007056:	e7e0      	b.n	800701a <_printf_float+0x192>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	055a      	lsls	r2, r3, #21
 800705c:	d407      	bmi.n	800706e <_printf_float+0x1e6>
 800705e:	6923      	ldr	r3, [r4, #16]
 8007060:	4642      	mov	r2, r8
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	d12b      	bne.n	80070c4 <_printf_float+0x23c>
 800706c:	e767      	b.n	8006f3e <_printf_float+0xb6>
 800706e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007072:	f240 80dd 	bls.w	8007230 <_printf_float+0x3a8>
 8007076:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800707a:	2200      	movs	r2, #0
 800707c:	2300      	movs	r3, #0
 800707e:	f7f9 fd23 	bl	8000ac8 <__aeabi_dcmpeq>
 8007082:	2800      	cmp	r0, #0
 8007084:	d033      	beq.n	80070ee <_printf_float+0x266>
 8007086:	4a37      	ldr	r2, [pc, #220]	@ (8007164 <_printf_float+0x2dc>)
 8007088:	2301      	movs	r3, #1
 800708a:	4631      	mov	r1, r6
 800708c:	4628      	mov	r0, r5
 800708e:	47b8      	blx	r7
 8007090:	3001      	adds	r0, #1
 8007092:	f43f af54 	beq.w	8006f3e <_printf_float+0xb6>
 8007096:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800709a:	4543      	cmp	r3, r8
 800709c:	db02      	blt.n	80070a4 <_printf_float+0x21c>
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	07d8      	lsls	r0, r3, #31
 80070a2:	d50f      	bpl.n	80070c4 <_printf_float+0x23c>
 80070a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f af45 	beq.w	8006f3e <_printf_float+0xb6>
 80070b4:	f04f 0900 	mov.w	r9, #0
 80070b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80070bc:	f104 0a1a 	add.w	sl, r4, #26
 80070c0:	45c8      	cmp	r8, r9
 80070c2:	dc09      	bgt.n	80070d8 <_printf_float+0x250>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	079b      	lsls	r3, r3, #30
 80070c8:	f100 8103 	bmi.w	80072d2 <_printf_float+0x44a>
 80070cc:	68e0      	ldr	r0, [r4, #12]
 80070ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070d0:	4298      	cmp	r0, r3
 80070d2:	bfb8      	it	lt
 80070d4:	4618      	movlt	r0, r3
 80070d6:	e734      	b.n	8006f42 <_printf_float+0xba>
 80070d8:	2301      	movs	r3, #1
 80070da:	4652      	mov	r2, sl
 80070dc:	4631      	mov	r1, r6
 80070de:	4628      	mov	r0, r5
 80070e0:	47b8      	blx	r7
 80070e2:	3001      	adds	r0, #1
 80070e4:	f43f af2b 	beq.w	8006f3e <_printf_float+0xb6>
 80070e8:	f109 0901 	add.w	r9, r9, #1
 80070ec:	e7e8      	b.n	80070c0 <_printf_float+0x238>
 80070ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	dc39      	bgt.n	8007168 <_printf_float+0x2e0>
 80070f4:	4a1b      	ldr	r2, [pc, #108]	@ (8007164 <_printf_float+0x2dc>)
 80070f6:	2301      	movs	r3, #1
 80070f8:	4631      	mov	r1, r6
 80070fa:	4628      	mov	r0, r5
 80070fc:	47b8      	blx	r7
 80070fe:	3001      	adds	r0, #1
 8007100:	f43f af1d 	beq.w	8006f3e <_printf_float+0xb6>
 8007104:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007108:	ea59 0303 	orrs.w	r3, r9, r3
 800710c:	d102      	bne.n	8007114 <_printf_float+0x28c>
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	07d9      	lsls	r1, r3, #31
 8007112:	d5d7      	bpl.n	80070c4 <_printf_float+0x23c>
 8007114:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f af0d 	beq.w	8006f3e <_printf_float+0xb6>
 8007124:	f04f 0a00 	mov.w	sl, #0
 8007128:	f104 0b1a 	add.w	fp, r4, #26
 800712c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712e:	425b      	negs	r3, r3
 8007130:	4553      	cmp	r3, sl
 8007132:	dc01      	bgt.n	8007138 <_printf_float+0x2b0>
 8007134:	464b      	mov	r3, r9
 8007136:	e793      	b.n	8007060 <_printf_float+0x1d8>
 8007138:	2301      	movs	r3, #1
 800713a:	465a      	mov	r2, fp
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	f43f aefb 	beq.w	8006f3e <_printf_float+0xb6>
 8007148:	f10a 0a01 	add.w	sl, sl, #1
 800714c:	e7ee      	b.n	800712c <_printf_float+0x2a4>
 800714e:	bf00      	nop
 8007150:	7fefffff 	.word	0x7fefffff
 8007154:	0800a8c0 	.word	0x0800a8c0
 8007158:	0800a8c4 	.word	0x0800a8c4
 800715c:	0800a8c8 	.word	0x0800a8c8
 8007160:	0800a8cc 	.word	0x0800a8cc
 8007164:	0800a8d0 	.word	0x0800a8d0
 8007168:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800716a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800716e:	4553      	cmp	r3, sl
 8007170:	bfa8      	it	ge
 8007172:	4653      	movge	r3, sl
 8007174:	2b00      	cmp	r3, #0
 8007176:	4699      	mov	r9, r3
 8007178:	dc36      	bgt.n	80071e8 <_printf_float+0x360>
 800717a:	f04f 0b00 	mov.w	fp, #0
 800717e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007182:	f104 021a 	add.w	r2, r4, #26
 8007186:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007188:	9306      	str	r3, [sp, #24]
 800718a:	eba3 0309 	sub.w	r3, r3, r9
 800718e:	455b      	cmp	r3, fp
 8007190:	dc31      	bgt.n	80071f6 <_printf_float+0x36e>
 8007192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007194:	459a      	cmp	sl, r3
 8007196:	dc3a      	bgt.n	800720e <_printf_float+0x386>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d437      	bmi.n	800720e <_printf_float+0x386>
 800719e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a0:	ebaa 0903 	sub.w	r9, sl, r3
 80071a4:	9b06      	ldr	r3, [sp, #24]
 80071a6:	ebaa 0303 	sub.w	r3, sl, r3
 80071aa:	4599      	cmp	r9, r3
 80071ac:	bfa8      	it	ge
 80071ae:	4699      	movge	r9, r3
 80071b0:	f1b9 0f00 	cmp.w	r9, #0
 80071b4:	dc33      	bgt.n	800721e <_printf_float+0x396>
 80071b6:	f04f 0800 	mov.w	r8, #0
 80071ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071be:	f104 0b1a 	add.w	fp, r4, #26
 80071c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c4:	ebaa 0303 	sub.w	r3, sl, r3
 80071c8:	eba3 0309 	sub.w	r3, r3, r9
 80071cc:	4543      	cmp	r3, r8
 80071ce:	f77f af79 	ble.w	80070c4 <_printf_float+0x23c>
 80071d2:	2301      	movs	r3, #1
 80071d4:	465a      	mov	r2, fp
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	47b8      	blx	r7
 80071dc:	3001      	adds	r0, #1
 80071de:	f43f aeae 	beq.w	8006f3e <_printf_float+0xb6>
 80071e2:	f108 0801 	add.w	r8, r8, #1
 80071e6:	e7ec      	b.n	80071c2 <_printf_float+0x33a>
 80071e8:	4642      	mov	r2, r8
 80071ea:	4631      	mov	r1, r6
 80071ec:	4628      	mov	r0, r5
 80071ee:	47b8      	blx	r7
 80071f0:	3001      	adds	r0, #1
 80071f2:	d1c2      	bne.n	800717a <_printf_float+0x2f2>
 80071f4:	e6a3      	b.n	8006f3e <_printf_float+0xb6>
 80071f6:	2301      	movs	r3, #1
 80071f8:	4631      	mov	r1, r6
 80071fa:	4628      	mov	r0, r5
 80071fc:	9206      	str	r2, [sp, #24]
 80071fe:	47b8      	blx	r7
 8007200:	3001      	adds	r0, #1
 8007202:	f43f ae9c 	beq.w	8006f3e <_printf_float+0xb6>
 8007206:	9a06      	ldr	r2, [sp, #24]
 8007208:	f10b 0b01 	add.w	fp, fp, #1
 800720c:	e7bb      	b.n	8007186 <_printf_float+0x2fe>
 800720e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007212:	4631      	mov	r1, r6
 8007214:	4628      	mov	r0, r5
 8007216:	47b8      	blx	r7
 8007218:	3001      	adds	r0, #1
 800721a:	d1c0      	bne.n	800719e <_printf_float+0x316>
 800721c:	e68f      	b.n	8006f3e <_printf_float+0xb6>
 800721e:	9a06      	ldr	r2, [sp, #24]
 8007220:	464b      	mov	r3, r9
 8007222:	4442      	add	r2, r8
 8007224:	4631      	mov	r1, r6
 8007226:	4628      	mov	r0, r5
 8007228:	47b8      	blx	r7
 800722a:	3001      	adds	r0, #1
 800722c:	d1c3      	bne.n	80071b6 <_printf_float+0x32e>
 800722e:	e686      	b.n	8006f3e <_printf_float+0xb6>
 8007230:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007234:	f1ba 0f01 	cmp.w	sl, #1
 8007238:	dc01      	bgt.n	800723e <_printf_float+0x3b6>
 800723a:	07db      	lsls	r3, r3, #31
 800723c:	d536      	bpl.n	80072ac <_printf_float+0x424>
 800723e:	2301      	movs	r3, #1
 8007240:	4642      	mov	r2, r8
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f ae78 	beq.w	8006f3e <_printf_float+0xb6>
 800724e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007252:	4631      	mov	r1, r6
 8007254:	4628      	mov	r0, r5
 8007256:	47b8      	blx	r7
 8007258:	3001      	adds	r0, #1
 800725a:	f43f ae70 	beq.w	8006f3e <_printf_float+0xb6>
 800725e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007262:	2200      	movs	r2, #0
 8007264:	2300      	movs	r3, #0
 8007266:	f10a 3aff 	add.w	sl, sl, #4294967295
 800726a:	f7f9 fc2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800726e:	b9c0      	cbnz	r0, 80072a2 <_printf_float+0x41a>
 8007270:	4653      	mov	r3, sl
 8007272:	f108 0201 	add.w	r2, r8, #1
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	d10c      	bne.n	800729a <_printf_float+0x412>
 8007280:	e65d      	b.n	8006f3e <_printf_float+0xb6>
 8007282:	2301      	movs	r3, #1
 8007284:	465a      	mov	r2, fp
 8007286:	4631      	mov	r1, r6
 8007288:	4628      	mov	r0, r5
 800728a:	47b8      	blx	r7
 800728c:	3001      	adds	r0, #1
 800728e:	f43f ae56 	beq.w	8006f3e <_printf_float+0xb6>
 8007292:	f108 0801 	add.w	r8, r8, #1
 8007296:	45d0      	cmp	r8, sl
 8007298:	dbf3      	blt.n	8007282 <_printf_float+0x3fa>
 800729a:	464b      	mov	r3, r9
 800729c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80072a0:	e6df      	b.n	8007062 <_printf_float+0x1da>
 80072a2:	f04f 0800 	mov.w	r8, #0
 80072a6:	f104 0b1a 	add.w	fp, r4, #26
 80072aa:	e7f4      	b.n	8007296 <_printf_float+0x40e>
 80072ac:	2301      	movs	r3, #1
 80072ae:	4642      	mov	r2, r8
 80072b0:	e7e1      	b.n	8007276 <_printf_float+0x3ee>
 80072b2:	2301      	movs	r3, #1
 80072b4:	464a      	mov	r2, r9
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f ae3e 	beq.w	8006f3e <_printf_float+0xb6>
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	68e3      	ldr	r3, [r4, #12]
 80072c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072ca:	1a5b      	subs	r3, r3, r1
 80072cc:	4543      	cmp	r3, r8
 80072ce:	dcf0      	bgt.n	80072b2 <_printf_float+0x42a>
 80072d0:	e6fc      	b.n	80070cc <_printf_float+0x244>
 80072d2:	f04f 0800 	mov.w	r8, #0
 80072d6:	f104 0919 	add.w	r9, r4, #25
 80072da:	e7f4      	b.n	80072c6 <_printf_float+0x43e>

080072dc <_printf_common>:
 80072dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e0:	4616      	mov	r6, r2
 80072e2:	4698      	mov	r8, r3
 80072e4:	688a      	ldr	r2, [r1, #8]
 80072e6:	690b      	ldr	r3, [r1, #16]
 80072e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072ec:	4293      	cmp	r3, r2
 80072ee:	bfb8      	it	lt
 80072f0:	4613      	movlt	r3, r2
 80072f2:	6033      	str	r3, [r6, #0]
 80072f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072f8:	4607      	mov	r7, r0
 80072fa:	460c      	mov	r4, r1
 80072fc:	b10a      	cbz	r2, 8007302 <_printf_common+0x26>
 80072fe:	3301      	adds	r3, #1
 8007300:	6033      	str	r3, [r6, #0]
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	0699      	lsls	r1, r3, #26
 8007306:	bf42      	ittt	mi
 8007308:	6833      	ldrmi	r3, [r6, #0]
 800730a:	3302      	addmi	r3, #2
 800730c:	6033      	strmi	r3, [r6, #0]
 800730e:	6825      	ldr	r5, [r4, #0]
 8007310:	f015 0506 	ands.w	r5, r5, #6
 8007314:	d106      	bne.n	8007324 <_printf_common+0x48>
 8007316:	f104 0a19 	add.w	sl, r4, #25
 800731a:	68e3      	ldr	r3, [r4, #12]
 800731c:	6832      	ldr	r2, [r6, #0]
 800731e:	1a9b      	subs	r3, r3, r2
 8007320:	42ab      	cmp	r3, r5
 8007322:	dc26      	bgt.n	8007372 <_printf_common+0x96>
 8007324:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007328:	6822      	ldr	r2, [r4, #0]
 800732a:	3b00      	subs	r3, #0
 800732c:	bf18      	it	ne
 800732e:	2301      	movne	r3, #1
 8007330:	0692      	lsls	r2, r2, #26
 8007332:	d42b      	bmi.n	800738c <_printf_common+0xb0>
 8007334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007338:	4641      	mov	r1, r8
 800733a:	4638      	mov	r0, r7
 800733c:	47c8      	blx	r9
 800733e:	3001      	adds	r0, #1
 8007340:	d01e      	beq.n	8007380 <_printf_common+0xa4>
 8007342:	6823      	ldr	r3, [r4, #0]
 8007344:	6922      	ldr	r2, [r4, #16]
 8007346:	f003 0306 	and.w	r3, r3, #6
 800734a:	2b04      	cmp	r3, #4
 800734c:	bf02      	ittt	eq
 800734e:	68e5      	ldreq	r5, [r4, #12]
 8007350:	6833      	ldreq	r3, [r6, #0]
 8007352:	1aed      	subeq	r5, r5, r3
 8007354:	68a3      	ldr	r3, [r4, #8]
 8007356:	bf0c      	ite	eq
 8007358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800735c:	2500      	movne	r5, #0
 800735e:	4293      	cmp	r3, r2
 8007360:	bfc4      	itt	gt
 8007362:	1a9b      	subgt	r3, r3, r2
 8007364:	18ed      	addgt	r5, r5, r3
 8007366:	2600      	movs	r6, #0
 8007368:	341a      	adds	r4, #26
 800736a:	42b5      	cmp	r5, r6
 800736c:	d11a      	bne.n	80073a4 <_printf_common+0xc8>
 800736e:	2000      	movs	r0, #0
 8007370:	e008      	b.n	8007384 <_printf_common+0xa8>
 8007372:	2301      	movs	r3, #1
 8007374:	4652      	mov	r2, sl
 8007376:	4641      	mov	r1, r8
 8007378:	4638      	mov	r0, r7
 800737a:	47c8      	blx	r9
 800737c:	3001      	adds	r0, #1
 800737e:	d103      	bne.n	8007388 <_printf_common+0xac>
 8007380:	f04f 30ff 	mov.w	r0, #4294967295
 8007384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007388:	3501      	adds	r5, #1
 800738a:	e7c6      	b.n	800731a <_printf_common+0x3e>
 800738c:	18e1      	adds	r1, r4, r3
 800738e:	1c5a      	adds	r2, r3, #1
 8007390:	2030      	movs	r0, #48	@ 0x30
 8007392:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007396:	4422      	add	r2, r4
 8007398:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800739c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073a0:	3302      	adds	r3, #2
 80073a2:	e7c7      	b.n	8007334 <_printf_common+0x58>
 80073a4:	2301      	movs	r3, #1
 80073a6:	4622      	mov	r2, r4
 80073a8:	4641      	mov	r1, r8
 80073aa:	4638      	mov	r0, r7
 80073ac:	47c8      	blx	r9
 80073ae:	3001      	adds	r0, #1
 80073b0:	d0e6      	beq.n	8007380 <_printf_common+0xa4>
 80073b2:	3601      	adds	r6, #1
 80073b4:	e7d9      	b.n	800736a <_printf_common+0x8e>
	...

080073b8 <_printf_i>:
 80073b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073bc:	7e0f      	ldrb	r7, [r1, #24]
 80073be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073c0:	2f78      	cmp	r7, #120	@ 0x78
 80073c2:	4691      	mov	r9, r2
 80073c4:	4680      	mov	r8, r0
 80073c6:	460c      	mov	r4, r1
 80073c8:	469a      	mov	sl, r3
 80073ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073ce:	d807      	bhi.n	80073e0 <_printf_i+0x28>
 80073d0:	2f62      	cmp	r7, #98	@ 0x62
 80073d2:	d80a      	bhi.n	80073ea <_printf_i+0x32>
 80073d4:	2f00      	cmp	r7, #0
 80073d6:	f000 80d2 	beq.w	800757e <_printf_i+0x1c6>
 80073da:	2f58      	cmp	r7, #88	@ 0x58
 80073dc:	f000 80b9 	beq.w	8007552 <_printf_i+0x19a>
 80073e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073e8:	e03a      	b.n	8007460 <_printf_i+0xa8>
 80073ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073ee:	2b15      	cmp	r3, #21
 80073f0:	d8f6      	bhi.n	80073e0 <_printf_i+0x28>
 80073f2:	a101      	add	r1, pc, #4	@ (adr r1, 80073f8 <_printf_i+0x40>)
 80073f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073f8:	08007451 	.word	0x08007451
 80073fc:	08007465 	.word	0x08007465
 8007400:	080073e1 	.word	0x080073e1
 8007404:	080073e1 	.word	0x080073e1
 8007408:	080073e1 	.word	0x080073e1
 800740c:	080073e1 	.word	0x080073e1
 8007410:	08007465 	.word	0x08007465
 8007414:	080073e1 	.word	0x080073e1
 8007418:	080073e1 	.word	0x080073e1
 800741c:	080073e1 	.word	0x080073e1
 8007420:	080073e1 	.word	0x080073e1
 8007424:	08007565 	.word	0x08007565
 8007428:	0800748f 	.word	0x0800748f
 800742c:	0800751f 	.word	0x0800751f
 8007430:	080073e1 	.word	0x080073e1
 8007434:	080073e1 	.word	0x080073e1
 8007438:	08007587 	.word	0x08007587
 800743c:	080073e1 	.word	0x080073e1
 8007440:	0800748f 	.word	0x0800748f
 8007444:	080073e1 	.word	0x080073e1
 8007448:	080073e1 	.word	0x080073e1
 800744c:	08007527 	.word	0x08007527
 8007450:	6833      	ldr	r3, [r6, #0]
 8007452:	1d1a      	adds	r2, r3, #4
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6032      	str	r2, [r6, #0]
 8007458:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800745c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007460:	2301      	movs	r3, #1
 8007462:	e09d      	b.n	80075a0 <_printf_i+0x1e8>
 8007464:	6833      	ldr	r3, [r6, #0]
 8007466:	6820      	ldr	r0, [r4, #0]
 8007468:	1d19      	adds	r1, r3, #4
 800746a:	6031      	str	r1, [r6, #0]
 800746c:	0606      	lsls	r6, r0, #24
 800746e:	d501      	bpl.n	8007474 <_printf_i+0xbc>
 8007470:	681d      	ldr	r5, [r3, #0]
 8007472:	e003      	b.n	800747c <_printf_i+0xc4>
 8007474:	0645      	lsls	r5, r0, #25
 8007476:	d5fb      	bpl.n	8007470 <_printf_i+0xb8>
 8007478:	f9b3 5000 	ldrsh.w	r5, [r3]
 800747c:	2d00      	cmp	r5, #0
 800747e:	da03      	bge.n	8007488 <_printf_i+0xd0>
 8007480:	232d      	movs	r3, #45	@ 0x2d
 8007482:	426d      	negs	r5, r5
 8007484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007488:	4859      	ldr	r0, [pc, #356]	@ (80075f0 <_printf_i+0x238>)
 800748a:	230a      	movs	r3, #10
 800748c:	e011      	b.n	80074b2 <_printf_i+0xfa>
 800748e:	6821      	ldr	r1, [r4, #0]
 8007490:	6833      	ldr	r3, [r6, #0]
 8007492:	0608      	lsls	r0, r1, #24
 8007494:	f853 5b04 	ldr.w	r5, [r3], #4
 8007498:	d402      	bmi.n	80074a0 <_printf_i+0xe8>
 800749a:	0649      	lsls	r1, r1, #25
 800749c:	bf48      	it	mi
 800749e:	b2ad      	uxthmi	r5, r5
 80074a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80074a2:	4853      	ldr	r0, [pc, #332]	@ (80075f0 <_printf_i+0x238>)
 80074a4:	6033      	str	r3, [r6, #0]
 80074a6:	bf14      	ite	ne
 80074a8:	230a      	movne	r3, #10
 80074aa:	2308      	moveq	r3, #8
 80074ac:	2100      	movs	r1, #0
 80074ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074b2:	6866      	ldr	r6, [r4, #4]
 80074b4:	60a6      	str	r6, [r4, #8]
 80074b6:	2e00      	cmp	r6, #0
 80074b8:	bfa2      	ittt	ge
 80074ba:	6821      	ldrge	r1, [r4, #0]
 80074bc:	f021 0104 	bicge.w	r1, r1, #4
 80074c0:	6021      	strge	r1, [r4, #0]
 80074c2:	b90d      	cbnz	r5, 80074c8 <_printf_i+0x110>
 80074c4:	2e00      	cmp	r6, #0
 80074c6:	d04b      	beq.n	8007560 <_printf_i+0x1a8>
 80074c8:	4616      	mov	r6, r2
 80074ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80074ce:	fb03 5711 	mls	r7, r3, r1, r5
 80074d2:	5dc7      	ldrb	r7, [r0, r7]
 80074d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074d8:	462f      	mov	r7, r5
 80074da:	42bb      	cmp	r3, r7
 80074dc:	460d      	mov	r5, r1
 80074de:	d9f4      	bls.n	80074ca <_printf_i+0x112>
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d10b      	bne.n	80074fc <_printf_i+0x144>
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	07df      	lsls	r7, r3, #31
 80074e8:	d508      	bpl.n	80074fc <_printf_i+0x144>
 80074ea:	6923      	ldr	r3, [r4, #16]
 80074ec:	6861      	ldr	r1, [r4, #4]
 80074ee:	4299      	cmp	r1, r3
 80074f0:	bfde      	ittt	le
 80074f2:	2330      	movle	r3, #48	@ 0x30
 80074f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074fc:	1b92      	subs	r2, r2, r6
 80074fe:	6122      	str	r2, [r4, #16]
 8007500:	f8cd a000 	str.w	sl, [sp]
 8007504:	464b      	mov	r3, r9
 8007506:	aa03      	add	r2, sp, #12
 8007508:	4621      	mov	r1, r4
 800750a:	4640      	mov	r0, r8
 800750c:	f7ff fee6 	bl	80072dc <_printf_common>
 8007510:	3001      	adds	r0, #1
 8007512:	d14a      	bne.n	80075aa <_printf_i+0x1f2>
 8007514:	f04f 30ff 	mov.w	r0, #4294967295
 8007518:	b004      	add	sp, #16
 800751a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	f043 0320 	orr.w	r3, r3, #32
 8007524:	6023      	str	r3, [r4, #0]
 8007526:	4833      	ldr	r0, [pc, #204]	@ (80075f4 <_printf_i+0x23c>)
 8007528:	2778      	movs	r7, #120	@ 0x78
 800752a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	6831      	ldr	r1, [r6, #0]
 8007532:	061f      	lsls	r7, r3, #24
 8007534:	f851 5b04 	ldr.w	r5, [r1], #4
 8007538:	d402      	bmi.n	8007540 <_printf_i+0x188>
 800753a:	065f      	lsls	r7, r3, #25
 800753c:	bf48      	it	mi
 800753e:	b2ad      	uxthmi	r5, r5
 8007540:	6031      	str	r1, [r6, #0]
 8007542:	07d9      	lsls	r1, r3, #31
 8007544:	bf44      	itt	mi
 8007546:	f043 0320 	orrmi.w	r3, r3, #32
 800754a:	6023      	strmi	r3, [r4, #0]
 800754c:	b11d      	cbz	r5, 8007556 <_printf_i+0x19e>
 800754e:	2310      	movs	r3, #16
 8007550:	e7ac      	b.n	80074ac <_printf_i+0xf4>
 8007552:	4827      	ldr	r0, [pc, #156]	@ (80075f0 <_printf_i+0x238>)
 8007554:	e7e9      	b.n	800752a <_printf_i+0x172>
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	f023 0320 	bic.w	r3, r3, #32
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	e7f6      	b.n	800754e <_printf_i+0x196>
 8007560:	4616      	mov	r6, r2
 8007562:	e7bd      	b.n	80074e0 <_printf_i+0x128>
 8007564:	6833      	ldr	r3, [r6, #0]
 8007566:	6825      	ldr	r5, [r4, #0]
 8007568:	6961      	ldr	r1, [r4, #20]
 800756a:	1d18      	adds	r0, r3, #4
 800756c:	6030      	str	r0, [r6, #0]
 800756e:	062e      	lsls	r6, r5, #24
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	d501      	bpl.n	8007578 <_printf_i+0x1c0>
 8007574:	6019      	str	r1, [r3, #0]
 8007576:	e002      	b.n	800757e <_printf_i+0x1c6>
 8007578:	0668      	lsls	r0, r5, #25
 800757a:	d5fb      	bpl.n	8007574 <_printf_i+0x1bc>
 800757c:	8019      	strh	r1, [r3, #0]
 800757e:	2300      	movs	r3, #0
 8007580:	6123      	str	r3, [r4, #16]
 8007582:	4616      	mov	r6, r2
 8007584:	e7bc      	b.n	8007500 <_printf_i+0x148>
 8007586:	6833      	ldr	r3, [r6, #0]
 8007588:	1d1a      	adds	r2, r3, #4
 800758a:	6032      	str	r2, [r6, #0]
 800758c:	681e      	ldr	r6, [r3, #0]
 800758e:	6862      	ldr	r2, [r4, #4]
 8007590:	2100      	movs	r1, #0
 8007592:	4630      	mov	r0, r6
 8007594:	f7f8 fe1c 	bl	80001d0 <memchr>
 8007598:	b108      	cbz	r0, 800759e <_printf_i+0x1e6>
 800759a:	1b80      	subs	r0, r0, r6
 800759c:	6060      	str	r0, [r4, #4]
 800759e:	6863      	ldr	r3, [r4, #4]
 80075a0:	6123      	str	r3, [r4, #16]
 80075a2:	2300      	movs	r3, #0
 80075a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075a8:	e7aa      	b.n	8007500 <_printf_i+0x148>
 80075aa:	6923      	ldr	r3, [r4, #16]
 80075ac:	4632      	mov	r2, r6
 80075ae:	4649      	mov	r1, r9
 80075b0:	4640      	mov	r0, r8
 80075b2:	47d0      	blx	sl
 80075b4:	3001      	adds	r0, #1
 80075b6:	d0ad      	beq.n	8007514 <_printf_i+0x15c>
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	079b      	lsls	r3, r3, #30
 80075bc:	d413      	bmi.n	80075e6 <_printf_i+0x22e>
 80075be:	68e0      	ldr	r0, [r4, #12]
 80075c0:	9b03      	ldr	r3, [sp, #12]
 80075c2:	4298      	cmp	r0, r3
 80075c4:	bfb8      	it	lt
 80075c6:	4618      	movlt	r0, r3
 80075c8:	e7a6      	b.n	8007518 <_printf_i+0x160>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4632      	mov	r2, r6
 80075ce:	4649      	mov	r1, r9
 80075d0:	4640      	mov	r0, r8
 80075d2:	47d0      	blx	sl
 80075d4:	3001      	adds	r0, #1
 80075d6:	d09d      	beq.n	8007514 <_printf_i+0x15c>
 80075d8:	3501      	adds	r5, #1
 80075da:	68e3      	ldr	r3, [r4, #12]
 80075dc:	9903      	ldr	r1, [sp, #12]
 80075de:	1a5b      	subs	r3, r3, r1
 80075e0:	42ab      	cmp	r3, r5
 80075e2:	dcf2      	bgt.n	80075ca <_printf_i+0x212>
 80075e4:	e7eb      	b.n	80075be <_printf_i+0x206>
 80075e6:	2500      	movs	r5, #0
 80075e8:	f104 0619 	add.w	r6, r4, #25
 80075ec:	e7f5      	b.n	80075da <_printf_i+0x222>
 80075ee:	bf00      	nop
 80075f0:	0800a8d2 	.word	0x0800a8d2
 80075f4:	0800a8e3 	.word	0x0800a8e3

080075f8 <std>:
 80075f8:	2300      	movs	r3, #0
 80075fa:	b510      	push	{r4, lr}
 80075fc:	4604      	mov	r4, r0
 80075fe:	e9c0 3300 	strd	r3, r3, [r0]
 8007602:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007606:	6083      	str	r3, [r0, #8]
 8007608:	8181      	strh	r1, [r0, #12]
 800760a:	6643      	str	r3, [r0, #100]	@ 0x64
 800760c:	81c2      	strh	r2, [r0, #14]
 800760e:	6183      	str	r3, [r0, #24]
 8007610:	4619      	mov	r1, r3
 8007612:	2208      	movs	r2, #8
 8007614:	305c      	adds	r0, #92	@ 0x5c
 8007616:	f000 f948 	bl	80078aa <memset>
 800761a:	4b0d      	ldr	r3, [pc, #52]	@ (8007650 <std+0x58>)
 800761c:	6263      	str	r3, [r4, #36]	@ 0x24
 800761e:	4b0d      	ldr	r3, [pc, #52]	@ (8007654 <std+0x5c>)
 8007620:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007622:	4b0d      	ldr	r3, [pc, #52]	@ (8007658 <std+0x60>)
 8007624:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007626:	4b0d      	ldr	r3, [pc, #52]	@ (800765c <std+0x64>)
 8007628:	6323      	str	r3, [r4, #48]	@ 0x30
 800762a:	4b0d      	ldr	r3, [pc, #52]	@ (8007660 <std+0x68>)
 800762c:	6224      	str	r4, [r4, #32]
 800762e:	429c      	cmp	r4, r3
 8007630:	d006      	beq.n	8007640 <std+0x48>
 8007632:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007636:	4294      	cmp	r4, r2
 8007638:	d002      	beq.n	8007640 <std+0x48>
 800763a:	33d0      	adds	r3, #208	@ 0xd0
 800763c:	429c      	cmp	r4, r3
 800763e:	d105      	bne.n	800764c <std+0x54>
 8007640:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007648:	f000 b9ac 	b.w	80079a4 <__retarget_lock_init_recursive>
 800764c:	bd10      	pop	{r4, pc}
 800764e:	bf00      	nop
 8007650:	08007825 	.word	0x08007825
 8007654:	08007847 	.word	0x08007847
 8007658:	0800787f 	.word	0x0800787f
 800765c:	080078a3 	.word	0x080078a3
 8007660:	20000b5c 	.word	0x20000b5c

08007664 <stdio_exit_handler>:
 8007664:	4a02      	ldr	r2, [pc, #8]	@ (8007670 <stdio_exit_handler+0xc>)
 8007666:	4903      	ldr	r1, [pc, #12]	@ (8007674 <stdio_exit_handler+0x10>)
 8007668:	4803      	ldr	r0, [pc, #12]	@ (8007678 <stdio_exit_handler+0x14>)
 800766a:	f000 b869 	b.w	8007740 <_fwalk_sglue>
 800766e:	bf00      	nop
 8007670:	20000010 	.word	0x20000010
 8007674:	0800931d 	.word	0x0800931d
 8007678:	20000020 	.word	0x20000020

0800767c <cleanup_stdio>:
 800767c:	6841      	ldr	r1, [r0, #4]
 800767e:	4b0c      	ldr	r3, [pc, #48]	@ (80076b0 <cleanup_stdio+0x34>)
 8007680:	4299      	cmp	r1, r3
 8007682:	b510      	push	{r4, lr}
 8007684:	4604      	mov	r4, r0
 8007686:	d001      	beq.n	800768c <cleanup_stdio+0x10>
 8007688:	f001 fe48 	bl	800931c <_fflush_r>
 800768c:	68a1      	ldr	r1, [r4, #8]
 800768e:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <cleanup_stdio+0x38>)
 8007690:	4299      	cmp	r1, r3
 8007692:	d002      	beq.n	800769a <cleanup_stdio+0x1e>
 8007694:	4620      	mov	r0, r4
 8007696:	f001 fe41 	bl	800931c <_fflush_r>
 800769a:	68e1      	ldr	r1, [r4, #12]
 800769c:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <cleanup_stdio+0x3c>)
 800769e:	4299      	cmp	r1, r3
 80076a0:	d004      	beq.n	80076ac <cleanup_stdio+0x30>
 80076a2:	4620      	mov	r0, r4
 80076a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076a8:	f001 be38 	b.w	800931c <_fflush_r>
 80076ac:	bd10      	pop	{r4, pc}
 80076ae:	bf00      	nop
 80076b0:	20000b5c 	.word	0x20000b5c
 80076b4:	20000bc4 	.word	0x20000bc4
 80076b8:	20000c2c 	.word	0x20000c2c

080076bc <global_stdio_init.part.0>:
 80076bc:	b510      	push	{r4, lr}
 80076be:	4b0b      	ldr	r3, [pc, #44]	@ (80076ec <global_stdio_init.part.0+0x30>)
 80076c0:	4c0b      	ldr	r4, [pc, #44]	@ (80076f0 <global_stdio_init.part.0+0x34>)
 80076c2:	4a0c      	ldr	r2, [pc, #48]	@ (80076f4 <global_stdio_init.part.0+0x38>)
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	4620      	mov	r0, r4
 80076c8:	2200      	movs	r2, #0
 80076ca:	2104      	movs	r1, #4
 80076cc:	f7ff ff94 	bl	80075f8 <std>
 80076d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076d4:	2201      	movs	r2, #1
 80076d6:	2109      	movs	r1, #9
 80076d8:	f7ff ff8e 	bl	80075f8 <std>
 80076dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076e0:	2202      	movs	r2, #2
 80076e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e6:	2112      	movs	r1, #18
 80076e8:	f7ff bf86 	b.w	80075f8 <std>
 80076ec:	20000c94 	.word	0x20000c94
 80076f0:	20000b5c 	.word	0x20000b5c
 80076f4:	08007665 	.word	0x08007665

080076f8 <__sfp_lock_acquire>:
 80076f8:	4801      	ldr	r0, [pc, #4]	@ (8007700 <__sfp_lock_acquire+0x8>)
 80076fa:	f000 b954 	b.w	80079a6 <__retarget_lock_acquire_recursive>
 80076fe:	bf00      	nop
 8007700:	20000c9d 	.word	0x20000c9d

08007704 <__sfp_lock_release>:
 8007704:	4801      	ldr	r0, [pc, #4]	@ (800770c <__sfp_lock_release+0x8>)
 8007706:	f000 b94f 	b.w	80079a8 <__retarget_lock_release_recursive>
 800770a:	bf00      	nop
 800770c:	20000c9d 	.word	0x20000c9d

08007710 <__sinit>:
 8007710:	b510      	push	{r4, lr}
 8007712:	4604      	mov	r4, r0
 8007714:	f7ff fff0 	bl	80076f8 <__sfp_lock_acquire>
 8007718:	6a23      	ldr	r3, [r4, #32]
 800771a:	b11b      	cbz	r3, 8007724 <__sinit+0x14>
 800771c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007720:	f7ff bff0 	b.w	8007704 <__sfp_lock_release>
 8007724:	4b04      	ldr	r3, [pc, #16]	@ (8007738 <__sinit+0x28>)
 8007726:	6223      	str	r3, [r4, #32]
 8007728:	4b04      	ldr	r3, [pc, #16]	@ (800773c <__sinit+0x2c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f5      	bne.n	800771c <__sinit+0xc>
 8007730:	f7ff ffc4 	bl	80076bc <global_stdio_init.part.0>
 8007734:	e7f2      	b.n	800771c <__sinit+0xc>
 8007736:	bf00      	nop
 8007738:	0800767d 	.word	0x0800767d
 800773c:	20000c94 	.word	0x20000c94

08007740 <_fwalk_sglue>:
 8007740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007744:	4607      	mov	r7, r0
 8007746:	4688      	mov	r8, r1
 8007748:	4614      	mov	r4, r2
 800774a:	2600      	movs	r6, #0
 800774c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007750:	f1b9 0901 	subs.w	r9, r9, #1
 8007754:	d505      	bpl.n	8007762 <_fwalk_sglue+0x22>
 8007756:	6824      	ldr	r4, [r4, #0]
 8007758:	2c00      	cmp	r4, #0
 800775a:	d1f7      	bne.n	800774c <_fwalk_sglue+0xc>
 800775c:	4630      	mov	r0, r6
 800775e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007762:	89ab      	ldrh	r3, [r5, #12]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d907      	bls.n	8007778 <_fwalk_sglue+0x38>
 8007768:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800776c:	3301      	adds	r3, #1
 800776e:	d003      	beq.n	8007778 <_fwalk_sglue+0x38>
 8007770:	4629      	mov	r1, r5
 8007772:	4638      	mov	r0, r7
 8007774:	47c0      	blx	r8
 8007776:	4306      	orrs	r6, r0
 8007778:	3568      	adds	r5, #104	@ 0x68
 800777a:	e7e9      	b.n	8007750 <_fwalk_sglue+0x10>

0800777c <sniprintf>:
 800777c:	b40c      	push	{r2, r3}
 800777e:	b530      	push	{r4, r5, lr}
 8007780:	4b17      	ldr	r3, [pc, #92]	@ (80077e0 <sniprintf+0x64>)
 8007782:	1e0c      	subs	r4, r1, #0
 8007784:	681d      	ldr	r5, [r3, #0]
 8007786:	b09d      	sub	sp, #116	@ 0x74
 8007788:	da08      	bge.n	800779c <sniprintf+0x20>
 800778a:	238b      	movs	r3, #139	@ 0x8b
 800778c:	602b      	str	r3, [r5, #0]
 800778e:	f04f 30ff 	mov.w	r0, #4294967295
 8007792:	b01d      	add	sp, #116	@ 0x74
 8007794:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007798:	b002      	add	sp, #8
 800779a:	4770      	bx	lr
 800779c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80077a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80077a4:	bf14      	ite	ne
 80077a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80077aa:	4623      	moveq	r3, r4
 80077ac:	9304      	str	r3, [sp, #16]
 80077ae:	9307      	str	r3, [sp, #28]
 80077b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80077b4:	9002      	str	r0, [sp, #8]
 80077b6:	9006      	str	r0, [sp, #24]
 80077b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80077bc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80077be:	ab21      	add	r3, sp, #132	@ 0x84
 80077c0:	a902      	add	r1, sp, #8
 80077c2:	4628      	mov	r0, r5
 80077c4:	9301      	str	r3, [sp, #4]
 80077c6:	f001 fc29 	bl	800901c <_svfiprintf_r>
 80077ca:	1c43      	adds	r3, r0, #1
 80077cc:	bfbc      	itt	lt
 80077ce:	238b      	movlt	r3, #139	@ 0x8b
 80077d0:	602b      	strlt	r3, [r5, #0]
 80077d2:	2c00      	cmp	r4, #0
 80077d4:	d0dd      	beq.n	8007792 <sniprintf+0x16>
 80077d6:	9b02      	ldr	r3, [sp, #8]
 80077d8:	2200      	movs	r2, #0
 80077da:	701a      	strb	r2, [r3, #0]
 80077dc:	e7d9      	b.n	8007792 <sniprintf+0x16>
 80077de:	bf00      	nop
 80077e0:	2000001c 	.word	0x2000001c

080077e4 <siprintf>:
 80077e4:	b40e      	push	{r1, r2, r3}
 80077e6:	b500      	push	{lr}
 80077e8:	b09c      	sub	sp, #112	@ 0x70
 80077ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80077ec:	9002      	str	r0, [sp, #8]
 80077ee:	9006      	str	r0, [sp, #24]
 80077f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077f4:	4809      	ldr	r0, [pc, #36]	@ (800781c <siprintf+0x38>)
 80077f6:	9107      	str	r1, [sp, #28]
 80077f8:	9104      	str	r1, [sp, #16]
 80077fa:	4909      	ldr	r1, [pc, #36]	@ (8007820 <siprintf+0x3c>)
 80077fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007800:	9105      	str	r1, [sp, #20]
 8007802:	6800      	ldr	r0, [r0, #0]
 8007804:	9301      	str	r3, [sp, #4]
 8007806:	a902      	add	r1, sp, #8
 8007808:	f001 fc08 	bl	800901c <_svfiprintf_r>
 800780c:	9b02      	ldr	r3, [sp, #8]
 800780e:	2200      	movs	r2, #0
 8007810:	701a      	strb	r2, [r3, #0]
 8007812:	b01c      	add	sp, #112	@ 0x70
 8007814:	f85d eb04 	ldr.w	lr, [sp], #4
 8007818:	b003      	add	sp, #12
 800781a:	4770      	bx	lr
 800781c:	2000001c 	.word	0x2000001c
 8007820:	ffff0208 	.word	0xffff0208

08007824 <__sread>:
 8007824:	b510      	push	{r4, lr}
 8007826:	460c      	mov	r4, r1
 8007828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782c:	f000 f86c 	bl	8007908 <_read_r>
 8007830:	2800      	cmp	r0, #0
 8007832:	bfab      	itete	ge
 8007834:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007836:	89a3      	ldrhlt	r3, [r4, #12]
 8007838:	181b      	addge	r3, r3, r0
 800783a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800783e:	bfac      	ite	ge
 8007840:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007842:	81a3      	strhlt	r3, [r4, #12]
 8007844:	bd10      	pop	{r4, pc}

08007846 <__swrite>:
 8007846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800784a:	461f      	mov	r7, r3
 800784c:	898b      	ldrh	r3, [r1, #12]
 800784e:	05db      	lsls	r3, r3, #23
 8007850:	4605      	mov	r5, r0
 8007852:	460c      	mov	r4, r1
 8007854:	4616      	mov	r6, r2
 8007856:	d505      	bpl.n	8007864 <__swrite+0x1e>
 8007858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785c:	2302      	movs	r3, #2
 800785e:	2200      	movs	r2, #0
 8007860:	f000 f840 	bl	80078e4 <_lseek_r>
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800786a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	4632      	mov	r2, r6
 8007872:	463b      	mov	r3, r7
 8007874:	4628      	mov	r0, r5
 8007876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800787a:	f000 b857 	b.w	800792c <_write_r>

0800787e <__sseek>:
 800787e:	b510      	push	{r4, lr}
 8007880:	460c      	mov	r4, r1
 8007882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007886:	f000 f82d 	bl	80078e4 <_lseek_r>
 800788a:	1c43      	adds	r3, r0, #1
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	bf15      	itete	ne
 8007890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800789a:	81a3      	strheq	r3, [r4, #12]
 800789c:	bf18      	it	ne
 800789e:	81a3      	strhne	r3, [r4, #12]
 80078a0:	bd10      	pop	{r4, pc}

080078a2 <__sclose>:
 80078a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a6:	f000 b80d 	b.w	80078c4 <_close_r>

080078aa <memset>:
 80078aa:	4402      	add	r2, r0
 80078ac:	4603      	mov	r3, r0
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d100      	bne.n	80078b4 <memset+0xa>
 80078b2:	4770      	bx	lr
 80078b4:	f803 1b01 	strb.w	r1, [r3], #1
 80078b8:	e7f9      	b.n	80078ae <memset+0x4>
	...

080078bc <_localeconv_r>:
 80078bc:	4800      	ldr	r0, [pc, #0]	@ (80078c0 <_localeconv_r+0x4>)
 80078be:	4770      	bx	lr
 80078c0:	2000015c 	.word	0x2000015c

080078c4 <_close_r>:
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4d06      	ldr	r5, [pc, #24]	@ (80078e0 <_close_r+0x1c>)
 80078c8:	2300      	movs	r3, #0
 80078ca:	4604      	mov	r4, r0
 80078cc:	4608      	mov	r0, r1
 80078ce:	602b      	str	r3, [r5, #0]
 80078d0:	f7fa fb90 	bl	8001ff4 <_close>
 80078d4:	1c43      	adds	r3, r0, #1
 80078d6:	d102      	bne.n	80078de <_close_r+0x1a>
 80078d8:	682b      	ldr	r3, [r5, #0]
 80078da:	b103      	cbz	r3, 80078de <_close_r+0x1a>
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	bd38      	pop	{r3, r4, r5, pc}
 80078e0:	20000c98 	.word	0x20000c98

080078e4 <_lseek_r>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4d07      	ldr	r5, [pc, #28]	@ (8007904 <_lseek_r+0x20>)
 80078e8:	4604      	mov	r4, r0
 80078ea:	4608      	mov	r0, r1
 80078ec:	4611      	mov	r1, r2
 80078ee:	2200      	movs	r2, #0
 80078f0:	602a      	str	r2, [r5, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	f7fa fba5 	bl	8002042 <_lseek>
 80078f8:	1c43      	adds	r3, r0, #1
 80078fa:	d102      	bne.n	8007902 <_lseek_r+0x1e>
 80078fc:	682b      	ldr	r3, [r5, #0]
 80078fe:	b103      	cbz	r3, 8007902 <_lseek_r+0x1e>
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	20000c98 	.word	0x20000c98

08007908 <_read_r>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	4d07      	ldr	r5, [pc, #28]	@ (8007928 <_read_r+0x20>)
 800790c:	4604      	mov	r4, r0
 800790e:	4608      	mov	r0, r1
 8007910:	4611      	mov	r1, r2
 8007912:	2200      	movs	r2, #0
 8007914:	602a      	str	r2, [r5, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f7fa fb33 	bl	8001f82 <_read>
 800791c:	1c43      	adds	r3, r0, #1
 800791e:	d102      	bne.n	8007926 <_read_r+0x1e>
 8007920:	682b      	ldr	r3, [r5, #0]
 8007922:	b103      	cbz	r3, 8007926 <_read_r+0x1e>
 8007924:	6023      	str	r3, [r4, #0]
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	20000c98 	.word	0x20000c98

0800792c <_write_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4d07      	ldr	r5, [pc, #28]	@ (800794c <_write_r+0x20>)
 8007930:	4604      	mov	r4, r0
 8007932:	4608      	mov	r0, r1
 8007934:	4611      	mov	r1, r2
 8007936:	2200      	movs	r2, #0
 8007938:	602a      	str	r2, [r5, #0]
 800793a:	461a      	mov	r2, r3
 800793c:	f7fa fb3e 	bl	8001fbc <_write>
 8007940:	1c43      	adds	r3, r0, #1
 8007942:	d102      	bne.n	800794a <_write_r+0x1e>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	b103      	cbz	r3, 800794a <_write_r+0x1e>
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	bd38      	pop	{r3, r4, r5, pc}
 800794c:	20000c98 	.word	0x20000c98

08007950 <__errno>:
 8007950:	4b01      	ldr	r3, [pc, #4]	@ (8007958 <__errno+0x8>)
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	2000001c 	.word	0x2000001c

0800795c <__libc_init_array>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	4d0d      	ldr	r5, [pc, #52]	@ (8007994 <__libc_init_array+0x38>)
 8007960:	4c0d      	ldr	r4, [pc, #52]	@ (8007998 <__libc_init_array+0x3c>)
 8007962:	1b64      	subs	r4, r4, r5
 8007964:	10a4      	asrs	r4, r4, #2
 8007966:	2600      	movs	r6, #0
 8007968:	42a6      	cmp	r6, r4
 800796a:	d109      	bne.n	8007980 <__libc_init_array+0x24>
 800796c:	4d0b      	ldr	r5, [pc, #44]	@ (800799c <__libc_init_array+0x40>)
 800796e:	4c0c      	ldr	r4, [pc, #48]	@ (80079a0 <__libc_init_array+0x44>)
 8007970:	f002 f8ba 	bl	8009ae8 <_init>
 8007974:	1b64      	subs	r4, r4, r5
 8007976:	10a4      	asrs	r4, r4, #2
 8007978:	2600      	movs	r6, #0
 800797a:	42a6      	cmp	r6, r4
 800797c:	d105      	bne.n	800798a <__libc_init_array+0x2e>
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	f855 3b04 	ldr.w	r3, [r5], #4
 8007984:	4798      	blx	r3
 8007986:	3601      	adds	r6, #1
 8007988:	e7ee      	b.n	8007968 <__libc_init_array+0xc>
 800798a:	f855 3b04 	ldr.w	r3, [r5], #4
 800798e:	4798      	blx	r3
 8007990:	3601      	adds	r6, #1
 8007992:	e7f2      	b.n	800797a <__libc_init_array+0x1e>
 8007994:	0800ac38 	.word	0x0800ac38
 8007998:	0800ac38 	.word	0x0800ac38
 800799c:	0800ac38 	.word	0x0800ac38
 80079a0:	0800ac3c 	.word	0x0800ac3c

080079a4 <__retarget_lock_init_recursive>:
 80079a4:	4770      	bx	lr

080079a6 <__retarget_lock_acquire_recursive>:
 80079a6:	4770      	bx	lr

080079a8 <__retarget_lock_release_recursive>:
 80079a8:	4770      	bx	lr

080079aa <memcpy>:
 80079aa:	440a      	add	r2, r1
 80079ac:	4291      	cmp	r1, r2
 80079ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80079b2:	d100      	bne.n	80079b6 <memcpy+0xc>
 80079b4:	4770      	bx	lr
 80079b6:	b510      	push	{r4, lr}
 80079b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079c0:	4291      	cmp	r1, r2
 80079c2:	d1f9      	bne.n	80079b8 <memcpy+0xe>
 80079c4:	bd10      	pop	{r4, pc}

080079c6 <quorem>:
 80079c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ca:	6903      	ldr	r3, [r0, #16]
 80079cc:	690c      	ldr	r4, [r1, #16]
 80079ce:	42a3      	cmp	r3, r4
 80079d0:	4607      	mov	r7, r0
 80079d2:	db7e      	blt.n	8007ad2 <quorem+0x10c>
 80079d4:	3c01      	subs	r4, #1
 80079d6:	f101 0814 	add.w	r8, r1, #20
 80079da:	00a3      	lsls	r3, r4, #2
 80079dc:	f100 0514 	add.w	r5, r0, #20
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079e6:	9301      	str	r3, [sp, #4]
 80079e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079f0:	3301      	adds	r3, #1
 80079f2:	429a      	cmp	r2, r3
 80079f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80079fc:	d32e      	bcc.n	8007a5c <quorem+0x96>
 80079fe:	f04f 0a00 	mov.w	sl, #0
 8007a02:	46c4      	mov	ip, r8
 8007a04:	46ae      	mov	lr, r5
 8007a06:	46d3      	mov	fp, sl
 8007a08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a0c:	b298      	uxth	r0, r3
 8007a0e:	fb06 a000 	mla	r0, r6, r0, sl
 8007a12:	0c02      	lsrs	r2, r0, #16
 8007a14:	0c1b      	lsrs	r3, r3, #16
 8007a16:	fb06 2303 	mla	r3, r6, r3, r2
 8007a1a:	f8de 2000 	ldr.w	r2, [lr]
 8007a1e:	b280      	uxth	r0, r0
 8007a20:	b292      	uxth	r2, r2
 8007a22:	1a12      	subs	r2, r2, r0
 8007a24:	445a      	add	r2, fp
 8007a26:	f8de 0000 	ldr.w	r0, [lr]
 8007a2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a34:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a38:	b292      	uxth	r2, r2
 8007a3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a3e:	45e1      	cmp	r9, ip
 8007a40:	f84e 2b04 	str.w	r2, [lr], #4
 8007a44:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a48:	d2de      	bcs.n	8007a08 <quorem+0x42>
 8007a4a:	9b00      	ldr	r3, [sp, #0]
 8007a4c:	58eb      	ldr	r3, [r5, r3]
 8007a4e:	b92b      	cbnz	r3, 8007a5c <quorem+0x96>
 8007a50:	9b01      	ldr	r3, [sp, #4]
 8007a52:	3b04      	subs	r3, #4
 8007a54:	429d      	cmp	r5, r3
 8007a56:	461a      	mov	r2, r3
 8007a58:	d32f      	bcc.n	8007aba <quorem+0xf4>
 8007a5a:	613c      	str	r4, [r7, #16]
 8007a5c:	4638      	mov	r0, r7
 8007a5e:	f001 f979 	bl	8008d54 <__mcmp>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	db25      	blt.n	8007ab2 <quorem+0xec>
 8007a66:	4629      	mov	r1, r5
 8007a68:	2000      	movs	r0, #0
 8007a6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a6e:	f8d1 c000 	ldr.w	ip, [r1]
 8007a72:	fa1f fe82 	uxth.w	lr, r2
 8007a76:	fa1f f38c 	uxth.w	r3, ip
 8007a7a:	eba3 030e 	sub.w	r3, r3, lr
 8007a7e:	4403      	add	r3, r0
 8007a80:	0c12      	lsrs	r2, r2, #16
 8007a82:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a90:	45c1      	cmp	r9, r8
 8007a92:	f841 3b04 	str.w	r3, [r1], #4
 8007a96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a9a:	d2e6      	bcs.n	8007a6a <quorem+0xa4>
 8007a9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aa0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007aa4:	b922      	cbnz	r2, 8007ab0 <quorem+0xea>
 8007aa6:	3b04      	subs	r3, #4
 8007aa8:	429d      	cmp	r5, r3
 8007aaa:	461a      	mov	r2, r3
 8007aac:	d30b      	bcc.n	8007ac6 <quorem+0x100>
 8007aae:	613c      	str	r4, [r7, #16]
 8007ab0:	3601      	adds	r6, #1
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	b003      	add	sp, #12
 8007ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aba:	6812      	ldr	r2, [r2, #0]
 8007abc:	3b04      	subs	r3, #4
 8007abe:	2a00      	cmp	r2, #0
 8007ac0:	d1cb      	bne.n	8007a5a <quorem+0x94>
 8007ac2:	3c01      	subs	r4, #1
 8007ac4:	e7c6      	b.n	8007a54 <quorem+0x8e>
 8007ac6:	6812      	ldr	r2, [r2, #0]
 8007ac8:	3b04      	subs	r3, #4
 8007aca:	2a00      	cmp	r2, #0
 8007acc:	d1ef      	bne.n	8007aae <quorem+0xe8>
 8007ace:	3c01      	subs	r4, #1
 8007ad0:	e7ea      	b.n	8007aa8 <quorem+0xe2>
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	e7ee      	b.n	8007ab4 <quorem+0xee>
	...

08007ad8 <_dtoa_r>:
 8007ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007adc:	69c7      	ldr	r7, [r0, #28]
 8007ade:	b099      	sub	sp, #100	@ 0x64
 8007ae0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007ae4:	ec55 4b10 	vmov	r4, r5, d0
 8007ae8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007aea:	9109      	str	r1, [sp, #36]	@ 0x24
 8007aec:	4683      	mov	fp, r0
 8007aee:	920e      	str	r2, [sp, #56]	@ 0x38
 8007af0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007af2:	b97f      	cbnz	r7, 8007b14 <_dtoa_r+0x3c>
 8007af4:	2010      	movs	r0, #16
 8007af6:	f000 fdfd 	bl	80086f4 <malloc>
 8007afa:	4602      	mov	r2, r0
 8007afc:	f8cb 001c 	str.w	r0, [fp, #28]
 8007b00:	b920      	cbnz	r0, 8007b0c <_dtoa_r+0x34>
 8007b02:	4ba7      	ldr	r3, [pc, #668]	@ (8007da0 <_dtoa_r+0x2c8>)
 8007b04:	21ef      	movs	r1, #239	@ 0xef
 8007b06:	48a7      	ldr	r0, [pc, #668]	@ (8007da4 <_dtoa_r+0x2cc>)
 8007b08:	f001 fc5a 	bl	80093c0 <__assert_func>
 8007b0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007b10:	6007      	str	r7, [r0, #0]
 8007b12:	60c7      	str	r7, [r0, #12]
 8007b14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b18:	6819      	ldr	r1, [r3, #0]
 8007b1a:	b159      	cbz	r1, 8007b34 <_dtoa_r+0x5c>
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	604a      	str	r2, [r1, #4]
 8007b20:	2301      	movs	r3, #1
 8007b22:	4093      	lsls	r3, r2
 8007b24:	608b      	str	r3, [r1, #8]
 8007b26:	4658      	mov	r0, fp
 8007b28:	f000 feda 	bl	80088e0 <_Bfree>
 8007b2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b30:	2200      	movs	r2, #0
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	1e2b      	subs	r3, r5, #0
 8007b36:	bfb9      	ittee	lt
 8007b38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b3c:	9303      	strlt	r3, [sp, #12]
 8007b3e:	2300      	movge	r3, #0
 8007b40:	6033      	strge	r3, [r6, #0]
 8007b42:	9f03      	ldr	r7, [sp, #12]
 8007b44:	4b98      	ldr	r3, [pc, #608]	@ (8007da8 <_dtoa_r+0x2d0>)
 8007b46:	bfbc      	itt	lt
 8007b48:	2201      	movlt	r2, #1
 8007b4a:	6032      	strlt	r2, [r6, #0]
 8007b4c:	43bb      	bics	r3, r7
 8007b4e:	d112      	bne.n	8007b76 <_dtoa_r+0x9e>
 8007b50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b56:	6013      	str	r3, [r2, #0]
 8007b58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b5c:	4323      	orrs	r3, r4
 8007b5e:	f000 854d 	beq.w	80085fc <_dtoa_r+0xb24>
 8007b62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007dbc <_dtoa_r+0x2e4>
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 854f 	beq.w	800860c <_dtoa_r+0xb34>
 8007b6e:	f10a 0303 	add.w	r3, sl, #3
 8007b72:	f000 bd49 	b.w	8008608 <_dtoa_r+0xb30>
 8007b76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	ec51 0b17 	vmov	r0, r1, d7
 8007b80:	2300      	movs	r3, #0
 8007b82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007b86:	f7f8 ff9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b8a:	4680      	mov	r8, r0
 8007b8c:	b158      	cbz	r0, 8007ba6 <_dtoa_r+0xce>
 8007b8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b90:	2301      	movs	r3, #1
 8007b92:	6013      	str	r3, [r2, #0]
 8007b94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b96:	b113      	cbz	r3, 8007b9e <_dtoa_r+0xc6>
 8007b98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007b9a:	4b84      	ldr	r3, [pc, #528]	@ (8007dac <_dtoa_r+0x2d4>)
 8007b9c:	6013      	str	r3, [r2, #0]
 8007b9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007dc0 <_dtoa_r+0x2e8>
 8007ba2:	f000 bd33 	b.w	800860c <_dtoa_r+0xb34>
 8007ba6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007baa:	aa16      	add	r2, sp, #88	@ 0x58
 8007bac:	a917      	add	r1, sp, #92	@ 0x5c
 8007bae:	4658      	mov	r0, fp
 8007bb0:	f001 f980 	bl	8008eb4 <__d2b>
 8007bb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007bb8:	4681      	mov	r9, r0
 8007bba:	2e00      	cmp	r6, #0
 8007bbc:	d077      	beq.n	8007cae <_dtoa_r+0x1d6>
 8007bbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bc0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007bd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007bd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007bd8:	4619      	mov	r1, r3
 8007bda:	2200      	movs	r2, #0
 8007bdc:	4b74      	ldr	r3, [pc, #464]	@ (8007db0 <_dtoa_r+0x2d8>)
 8007bde:	f7f8 fb53 	bl	8000288 <__aeabi_dsub>
 8007be2:	a369      	add	r3, pc, #420	@ (adr r3, 8007d88 <_dtoa_r+0x2b0>)
 8007be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be8:	f7f8 fd06 	bl	80005f8 <__aeabi_dmul>
 8007bec:	a368      	add	r3, pc, #416	@ (adr r3, 8007d90 <_dtoa_r+0x2b8>)
 8007bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf2:	f7f8 fb4b 	bl	800028c <__adddf3>
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	460d      	mov	r5, r1
 8007bfc:	f7f8 fc92 	bl	8000524 <__aeabi_i2d>
 8007c00:	a365      	add	r3, pc, #404	@ (adr r3, 8007d98 <_dtoa_r+0x2c0>)
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	f7f8 fcf7 	bl	80005f8 <__aeabi_dmul>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4620      	mov	r0, r4
 8007c10:	4629      	mov	r1, r5
 8007c12:	f7f8 fb3b 	bl	800028c <__adddf3>
 8007c16:	4604      	mov	r4, r0
 8007c18:	460d      	mov	r5, r1
 8007c1a:	f7f8 ff9d 	bl	8000b58 <__aeabi_d2iz>
 8007c1e:	2200      	movs	r2, #0
 8007c20:	4607      	mov	r7, r0
 8007c22:	2300      	movs	r3, #0
 8007c24:	4620      	mov	r0, r4
 8007c26:	4629      	mov	r1, r5
 8007c28:	f7f8 ff58 	bl	8000adc <__aeabi_dcmplt>
 8007c2c:	b140      	cbz	r0, 8007c40 <_dtoa_r+0x168>
 8007c2e:	4638      	mov	r0, r7
 8007c30:	f7f8 fc78 	bl	8000524 <__aeabi_i2d>
 8007c34:	4622      	mov	r2, r4
 8007c36:	462b      	mov	r3, r5
 8007c38:	f7f8 ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c3c:	b900      	cbnz	r0, 8007c40 <_dtoa_r+0x168>
 8007c3e:	3f01      	subs	r7, #1
 8007c40:	2f16      	cmp	r7, #22
 8007c42:	d851      	bhi.n	8007ce8 <_dtoa_r+0x210>
 8007c44:	4b5b      	ldr	r3, [pc, #364]	@ (8007db4 <_dtoa_r+0x2dc>)
 8007c46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c52:	f7f8 ff43 	bl	8000adc <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d048      	beq.n	8007cec <_dtoa_r+0x214>
 8007c5a:	3f01      	subs	r7, #1
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007c60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c62:	1b9b      	subs	r3, r3, r6
 8007c64:	1e5a      	subs	r2, r3, #1
 8007c66:	bf44      	itt	mi
 8007c68:	f1c3 0801 	rsbmi	r8, r3, #1
 8007c6c:	2300      	movmi	r3, #0
 8007c6e:	9208      	str	r2, [sp, #32]
 8007c70:	bf54      	ite	pl
 8007c72:	f04f 0800 	movpl.w	r8, #0
 8007c76:	9308      	strmi	r3, [sp, #32]
 8007c78:	2f00      	cmp	r7, #0
 8007c7a:	db39      	blt.n	8007cf0 <_dtoa_r+0x218>
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007c80:	443b      	add	r3, r7
 8007c82:	9308      	str	r3, [sp, #32]
 8007c84:	2300      	movs	r3, #0
 8007c86:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c8a:	2b09      	cmp	r3, #9
 8007c8c:	d864      	bhi.n	8007d58 <_dtoa_r+0x280>
 8007c8e:	2b05      	cmp	r3, #5
 8007c90:	bfc4      	itt	gt
 8007c92:	3b04      	subgt	r3, #4
 8007c94:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007c96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c98:	f1a3 0302 	sub.w	r3, r3, #2
 8007c9c:	bfcc      	ite	gt
 8007c9e:	2400      	movgt	r4, #0
 8007ca0:	2401      	movle	r4, #1
 8007ca2:	2b03      	cmp	r3, #3
 8007ca4:	d863      	bhi.n	8007d6e <_dtoa_r+0x296>
 8007ca6:	e8df f003 	tbb	[pc, r3]
 8007caa:	372a      	.short	0x372a
 8007cac:	5535      	.short	0x5535
 8007cae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007cb2:	441e      	add	r6, r3
 8007cb4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007cb8:	2b20      	cmp	r3, #32
 8007cba:	bfc1      	itttt	gt
 8007cbc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007cc0:	409f      	lslgt	r7, r3
 8007cc2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007cc6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007cca:	bfd6      	itet	le
 8007ccc:	f1c3 0320 	rsble	r3, r3, #32
 8007cd0:	ea47 0003 	orrgt.w	r0, r7, r3
 8007cd4:	fa04 f003 	lslle.w	r0, r4, r3
 8007cd8:	f7f8 fc14 	bl	8000504 <__aeabi_ui2d>
 8007cdc:	2201      	movs	r2, #1
 8007cde:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ce2:	3e01      	subs	r6, #1
 8007ce4:	9214      	str	r2, [sp, #80]	@ 0x50
 8007ce6:	e777      	b.n	8007bd8 <_dtoa_r+0x100>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e7b8      	b.n	8007c5e <_dtoa_r+0x186>
 8007cec:	9012      	str	r0, [sp, #72]	@ 0x48
 8007cee:	e7b7      	b.n	8007c60 <_dtoa_r+0x188>
 8007cf0:	427b      	negs	r3, r7
 8007cf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	eba8 0807 	sub.w	r8, r8, r7
 8007cfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cfc:	e7c4      	b.n	8007c88 <_dtoa_r+0x1b0>
 8007cfe:	2300      	movs	r3, #0
 8007d00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	dc35      	bgt.n	8007d74 <_dtoa_r+0x29c>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	9307      	str	r3, [sp, #28]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d12:	e00b      	b.n	8007d2c <_dtoa_r+0x254>
 8007d14:	2301      	movs	r3, #1
 8007d16:	e7f3      	b.n	8007d00 <_dtoa_r+0x228>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d1e:	18fb      	adds	r3, r7, r3
 8007d20:	9300      	str	r3, [sp, #0]
 8007d22:	3301      	adds	r3, #1
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	9307      	str	r3, [sp, #28]
 8007d28:	bfb8      	it	lt
 8007d2a:	2301      	movlt	r3, #1
 8007d2c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007d30:	2100      	movs	r1, #0
 8007d32:	2204      	movs	r2, #4
 8007d34:	f102 0514 	add.w	r5, r2, #20
 8007d38:	429d      	cmp	r5, r3
 8007d3a:	d91f      	bls.n	8007d7c <_dtoa_r+0x2a4>
 8007d3c:	6041      	str	r1, [r0, #4]
 8007d3e:	4658      	mov	r0, fp
 8007d40:	f000 fd8e 	bl	8008860 <_Balloc>
 8007d44:	4682      	mov	sl, r0
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d13c      	bne.n	8007dc4 <_dtoa_r+0x2ec>
 8007d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8007db8 <_dtoa_r+0x2e0>)
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d52:	e6d8      	b.n	8007b06 <_dtoa_r+0x2e>
 8007d54:	2301      	movs	r3, #1
 8007d56:	e7e0      	b.n	8007d1a <_dtoa_r+0x242>
 8007d58:	2401      	movs	r4, #1
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d5e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007d60:	f04f 33ff 	mov.w	r3, #4294967295
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	9307      	str	r3, [sp, #28]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	2312      	movs	r3, #18
 8007d6c:	e7d0      	b.n	8007d10 <_dtoa_r+0x238>
 8007d6e:	2301      	movs	r3, #1
 8007d70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d72:	e7f5      	b.n	8007d60 <_dtoa_r+0x288>
 8007d74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	9307      	str	r3, [sp, #28]
 8007d7a:	e7d7      	b.n	8007d2c <_dtoa_r+0x254>
 8007d7c:	3101      	adds	r1, #1
 8007d7e:	0052      	lsls	r2, r2, #1
 8007d80:	e7d8      	b.n	8007d34 <_dtoa_r+0x25c>
 8007d82:	bf00      	nop
 8007d84:	f3af 8000 	nop.w
 8007d88:	636f4361 	.word	0x636f4361
 8007d8c:	3fd287a7 	.word	0x3fd287a7
 8007d90:	8b60c8b3 	.word	0x8b60c8b3
 8007d94:	3fc68a28 	.word	0x3fc68a28
 8007d98:	509f79fb 	.word	0x509f79fb
 8007d9c:	3fd34413 	.word	0x3fd34413
 8007da0:	0800a901 	.word	0x0800a901
 8007da4:	0800a918 	.word	0x0800a918
 8007da8:	7ff00000 	.word	0x7ff00000
 8007dac:	0800a8d1 	.word	0x0800a8d1
 8007db0:	3ff80000 	.word	0x3ff80000
 8007db4:	0800aa10 	.word	0x0800aa10
 8007db8:	0800a970 	.word	0x0800a970
 8007dbc:	0800a8fd 	.word	0x0800a8fd
 8007dc0:	0800a8d0 	.word	0x0800a8d0
 8007dc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007dc8:	6018      	str	r0, [r3, #0]
 8007dca:	9b07      	ldr	r3, [sp, #28]
 8007dcc:	2b0e      	cmp	r3, #14
 8007dce:	f200 80a4 	bhi.w	8007f1a <_dtoa_r+0x442>
 8007dd2:	2c00      	cmp	r4, #0
 8007dd4:	f000 80a1 	beq.w	8007f1a <_dtoa_r+0x442>
 8007dd8:	2f00      	cmp	r7, #0
 8007dda:	dd33      	ble.n	8007e44 <_dtoa_r+0x36c>
 8007ddc:	4bad      	ldr	r3, [pc, #692]	@ (8008094 <_dtoa_r+0x5bc>)
 8007dde:	f007 020f 	and.w	r2, r7, #15
 8007de2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007de6:	ed93 7b00 	vldr	d7, [r3]
 8007dea:	05f8      	lsls	r0, r7, #23
 8007dec:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007df0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007df4:	d516      	bpl.n	8007e24 <_dtoa_r+0x34c>
 8007df6:	4ba8      	ldr	r3, [pc, #672]	@ (8008098 <_dtoa_r+0x5c0>)
 8007df8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e00:	f7f8 fd24 	bl	800084c <__aeabi_ddiv>
 8007e04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e08:	f004 040f 	and.w	r4, r4, #15
 8007e0c:	2603      	movs	r6, #3
 8007e0e:	4da2      	ldr	r5, [pc, #648]	@ (8008098 <_dtoa_r+0x5c0>)
 8007e10:	b954      	cbnz	r4, 8007e28 <_dtoa_r+0x350>
 8007e12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e1a:	f7f8 fd17 	bl	800084c <__aeabi_ddiv>
 8007e1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e22:	e028      	b.n	8007e76 <_dtoa_r+0x39e>
 8007e24:	2602      	movs	r6, #2
 8007e26:	e7f2      	b.n	8007e0e <_dtoa_r+0x336>
 8007e28:	07e1      	lsls	r1, r4, #31
 8007e2a:	d508      	bpl.n	8007e3e <_dtoa_r+0x366>
 8007e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e34:	f7f8 fbe0 	bl	80005f8 <__aeabi_dmul>
 8007e38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e3c:	3601      	adds	r6, #1
 8007e3e:	1064      	asrs	r4, r4, #1
 8007e40:	3508      	adds	r5, #8
 8007e42:	e7e5      	b.n	8007e10 <_dtoa_r+0x338>
 8007e44:	f000 80d2 	beq.w	8007fec <_dtoa_r+0x514>
 8007e48:	427c      	negs	r4, r7
 8007e4a:	4b92      	ldr	r3, [pc, #584]	@ (8008094 <_dtoa_r+0x5bc>)
 8007e4c:	4d92      	ldr	r5, [pc, #584]	@ (8008098 <_dtoa_r+0x5c0>)
 8007e4e:	f004 020f 	and.w	r2, r4, #15
 8007e52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e5e:	f7f8 fbcb 	bl	80005f8 <__aeabi_dmul>
 8007e62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e66:	1124      	asrs	r4, r4, #4
 8007e68:	2300      	movs	r3, #0
 8007e6a:	2602      	movs	r6, #2
 8007e6c:	2c00      	cmp	r4, #0
 8007e6e:	f040 80b2 	bne.w	8007fd6 <_dtoa_r+0x4fe>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1d3      	bne.n	8007e1e <_dtoa_r+0x346>
 8007e76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e78:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 80b7 	beq.w	8007ff0 <_dtoa_r+0x518>
 8007e82:	4b86      	ldr	r3, [pc, #536]	@ (800809c <_dtoa_r+0x5c4>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	4620      	mov	r0, r4
 8007e88:	4629      	mov	r1, r5
 8007e8a:	f7f8 fe27 	bl	8000adc <__aeabi_dcmplt>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	f000 80ae 	beq.w	8007ff0 <_dtoa_r+0x518>
 8007e94:	9b07      	ldr	r3, [sp, #28]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 80aa 	beq.w	8007ff0 <_dtoa_r+0x518>
 8007e9c:	9b00      	ldr	r3, [sp, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	dd37      	ble.n	8007f12 <_dtoa_r+0x43a>
 8007ea2:	1e7b      	subs	r3, r7, #1
 8007ea4:	9304      	str	r3, [sp, #16]
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	4b7d      	ldr	r3, [pc, #500]	@ (80080a0 <_dtoa_r+0x5c8>)
 8007eaa:	2200      	movs	r2, #0
 8007eac:	4629      	mov	r1, r5
 8007eae:	f7f8 fba3 	bl	80005f8 <__aeabi_dmul>
 8007eb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eb6:	9c00      	ldr	r4, [sp, #0]
 8007eb8:	3601      	adds	r6, #1
 8007eba:	4630      	mov	r0, r6
 8007ebc:	f7f8 fb32 	bl	8000524 <__aeabi_i2d>
 8007ec0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ec4:	f7f8 fb98 	bl	80005f8 <__aeabi_dmul>
 8007ec8:	4b76      	ldr	r3, [pc, #472]	@ (80080a4 <_dtoa_r+0x5cc>)
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f7f8 f9de 	bl	800028c <__adddf3>
 8007ed0:	4605      	mov	r5, r0
 8007ed2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007ed6:	2c00      	cmp	r4, #0
 8007ed8:	f040 808d 	bne.w	8007ff6 <_dtoa_r+0x51e>
 8007edc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ee0:	4b71      	ldr	r3, [pc, #452]	@ (80080a8 <_dtoa_r+0x5d0>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f7f8 f9d0 	bl	8000288 <__aeabi_dsub>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	460b      	mov	r3, r1
 8007eec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ef0:	462a      	mov	r2, r5
 8007ef2:	4633      	mov	r3, r6
 8007ef4:	f7f8 fe10 	bl	8000b18 <__aeabi_dcmpgt>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	f040 828b 	bne.w	8008414 <_dtoa_r+0x93c>
 8007efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f02:	462a      	mov	r2, r5
 8007f04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007f08:	f7f8 fde8 	bl	8000adc <__aeabi_dcmplt>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	f040 8128 	bne.w	8008162 <_dtoa_r+0x68a>
 8007f12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007f16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007f1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	f2c0 815a 	blt.w	80081d6 <_dtoa_r+0x6fe>
 8007f22:	2f0e      	cmp	r7, #14
 8007f24:	f300 8157 	bgt.w	80081d6 <_dtoa_r+0x6fe>
 8007f28:	4b5a      	ldr	r3, [pc, #360]	@ (8008094 <_dtoa_r+0x5bc>)
 8007f2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f2e:	ed93 7b00 	vldr	d7, [r3]
 8007f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	ed8d 7b00 	vstr	d7, [sp]
 8007f3a:	da03      	bge.n	8007f44 <_dtoa_r+0x46c>
 8007f3c:	9b07      	ldr	r3, [sp, #28]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f340 8101 	ble.w	8008146 <_dtoa_r+0x66e>
 8007f44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f48:	4656      	mov	r6, sl
 8007f4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f4e:	4620      	mov	r0, r4
 8007f50:	4629      	mov	r1, r5
 8007f52:	f7f8 fc7b 	bl	800084c <__aeabi_ddiv>
 8007f56:	f7f8 fdff 	bl	8000b58 <__aeabi_d2iz>
 8007f5a:	4680      	mov	r8, r0
 8007f5c:	f7f8 fae2 	bl	8000524 <__aeabi_i2d>
 8007f60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f64:	f7f8 fb48 	bl	80005f8 <__aeabi_dmul>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	4629      	mov	r1, r5
 8007f70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007f74:	f7f8 f988 	bl	8000288 <__aeabi_dsub>
 8007f78:	f806 4b01 	strb.w	r4, [r6], #1
 8007f7c:	9d07      	ldr	r5, [sp, #28]
 8007f7e:	eba6 040a 	sub.w	r4, r6, sl
 8007f82:	42a5      	cmp	r5, r4
 8007f84:	4602      	mov	r2, r0
 8007f86:	460b      	mov	r3, r1
 8007f88:	f040 8117 	bne.w	80081ba <_dtoa_r+0x6e2>
 8007f8c:	f7f8 f97e 	bl	800028c <__adddf3>
 8007f90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f94:	4604      	mov	r4, r0
 8007f96:	460d      	mov	r5, r1
 8007f98:	f7f8 fdbe 	bl	8000b18 <__aeabi_dcmpgt>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	f040 80f9 	bne.w	8008194 <_dtoa_r+0x6bc>
 8007fa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	4629      	mov	r1, r5
 8007faa:	f7f8 fd8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fae:	b118      	cbz	r0, 8007fb8 <_dtoa_r+0x4e0>
 8007fb0:	f018 0f01 	tst.w	r8, #1
 8007fb4:	f040 80ee 	bne.w	8008194 <_dtoa_r+0x6bc>
 8007fb8:	4649      	mov	r1, r9
 8007fba:	4658      	mov	r0, fp
 8007fbc:	f000 fc90 	bl	80088e0 <_Bfree>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	7033      	strb	r3, [r6, #0]
 8007fc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007fc6:	3701      	adds	r7, #1
 8007fc8:	601f      	str	r7, [r3, #0]
 8007fca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 831d 	beq.w	800860c <_dtoa_r+0xb34>
 8007fd2:	601e      	str	r6, [r3, #0]
 8007fd4:	e31a      	b.n	800860c <_dtoa_r+0xb34>
 8007fd6:	07e2      	lsls	r2, r4, #31
 8007fd8:	d505      	bpl.n	8007fe6 <_dtoa_r+0x50e>
 8007fda:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fde:	f7f8 fb0b 	bl	80005f8 <__aeabi_dmul>
 8007fe2:	3601      	adds	r6, #1
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	1064      	asrs	r4, r4, #1
 8007fe8:	3508      	adds	r5, #8
 8007fea:	e73f      	b.n	8007e6c <_dtoa_r+0x394>
 8007fec:	2602      	movs	r6, #2
 8007fee:	e742      	b.n	8007e76 <_dtoa_r+0x39e>
 8007ff0:	9c07      	ldr	r4, [sp, #28]
 8007ff2:	9704      	str	r7, [sp, #16]
 8007ff4:	e761      	b.n	8007eba <_dtoa_r+0x3e2>
 8007ff6:	4b27      	ldr	r3, [pc, #156]	@ (8008094 <_dtoa_r+0x5bc>)
 8007ff8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ffa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ffe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008002:	4454      	add	r4, sl
 8008004:	2900      	cmp	r1, #0
 8008006:	d053      	beq.n	80080b0 <_dtoa_r+0x5d8>
 8008008:	4928      	ldr	r1, [pc, #160]	@ (80080ac <_dtoa_r+0x5d4>)
 800800a:	2000      	movs	r0, #0
 800800c:	f7f8 fc1e 	bl	800084c <__aeabi_ddiv>
 8008010:	4633      	mov	r3, r6
 8008012:	462a      	mov	r2, r5
 8008014:	f7f8 f938 	bl	8000288 <__aeabi_dsub>
 8008018:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800801c:	4656      	mov	r6, sl
 800801e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008022:	f7f8 fd99 	bl	8000b58 <__aeabi_d2iz>
 8008026:	4605      	mov	r5, r0
 8008028:	f7f8 fa7c 	bl	8000524 <__aeabi_i2d>
 800802c:	4602      	mov	r2, r0
 800802e:	460b      	mov	r3, r1
 8008030:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008034:	f7f8 f928 	bl	8000288 <__aeabi_dsub>
 8008038:	3530      	adds	r5, #48	@ 0x30
 800803a:	4602      	mov	r2, r0
 800803c:	460b      	mov	r3, r1
 800803e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008042:	f806 5b01 	strb.w	r5, [r6], #1
 8008046:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800804a:	f7f8 fd47 	bl	8000adc <__aeabi_dcmplt>
 800804e:	2800      	cmp	r0, #0
 8008050:	d171      	bne.n	8008136 <_dtoa_r+0x65e>
 8008052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008056:	4911      	ldr	r1, [pc, #68]	@ (800809c <_dtoa_r+0x5c4>)
 8008058:	2000      	movs	r0, #0
 800805a:	f7f8 f915 	bl	8000288 <__aeabi_dsub>
 800805e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008062:	f7f8 fd3b 	bl	8000adc <__aeabi_dcmplt>
 8008066:	2800      	cmp	r0, #0
 8008068:	f040 8095 	bne.w	8008196 <_dtoa_r+0x6be>
 800806c:	42a6      	cmp	r6, r4
 800806e:	f43f af50 	beq.w	8007f12 <_dtoa_r+0x43a>
 8008072:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008076:	4b0a      	ldr	r3, [pc, #40]	@ (80080a0 <_dtoa_r+0x5c8>)
 8008078:	2200      	movs	r2, #0
 800807a:	f7f8 fabd 	bl	80005f8 <__aeabi_dmul>
 800807e:	4b08      	ldr	r3, [pc, #32]	@ (80080a0 <_dtoa_r+0x5c8>)
 8008080:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008084:	2200      	movs	r2, #0
 8008086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800808a:	f7f8 fab5 	bl	80005f8 <__aeabi_dmul>
 800808e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008092:	e7c4      	b.n	800801e <_dtoa_r+0x546>
 8008094:	0800aa10 	.word	0x0800aa10
 8008098:	0800a9e8 	.word	0x0800a9e8
 800809c:	3ff00000 	.word	0x3ff00000
 80080a0:	40240000 	.word	0x40240000
 80080a4:	401c0000 	.word	0x401c0000
 80080a8:	40140000 	.word	0x40140000
 80080ac:	3fe00000 	.word	0x3fe00000
 80080b0:	4631      	mov	r1, r6
 80080b2:	4628      	mov	r0, r5
 80080b4:	f7f8 faa0 	bl	80005f8 <__aeabi_dmul>
 80080b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80080bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80080be:	4656      	mov	r6, sl
 80080c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080c4:	f7f8 fd48 	bl	8000b58 <__aeabi_d2iz>
 80080c8:	4605      	mov	r5, r0
 80080ca:	f7f8 fa2b 	bl	8000524 <__aeabi_i2d>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080d6:	f7f8 f8d7 	bl	8000288 <__aeabi_dsub>
 80080da:	3530      	adds	r5, #48	@ 0x30
 80080dc:	f806 5b01 	strb.w	r5, [r6], #1
 80080e0:	4602      	mov	r2, r0
 80080e2:	460b      	mov	r3, r1
 80080e4:	42a6      	cmp	r6, r4
 80080e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80080ea:	f04f 0200 	mov.w	r2, #0
 80080ee:	d124      	bne.n	800813a <_dtoa_r+0x662>
 80080f0:	4bac      	ldr	r3, [pc, #688]	@ (80083a4 <_dtoa_r+0x8cc>)
 80080f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80080f6:	f7f8 f8c9 	bl	800028c <__adddf3>
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008102:	f7f8 fd09 	bl	8000b18 <__aeabi_dcmpgt>
 8008106:	2800      	cmp	r0, #0
 8008108:	d145      	bne.n	8008196 <_dtoa_r+0x6be>
 800810a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800810e:	49a5      	ldr	r1, [pc, #660]	@ (80083a4 <_dtoa_r+0x8cc>)
 8008110:	2000      	movs	r0, #0
 8008112:	f7f8 f8b9 	bl	8000288 <__aeabi_dsub>
 8008116:	4602      	mov	r2, r0
 8008118:	460b      	mov	r3, r1
 800811a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800811e:	f7f8 fcdd 	bl	8000adc <__aeabi_dcmplt>
 8008122:	2800      	cmp	r0, #0
 8008124:	f43f aef5 	beq.w	8007f12 <_dtoa_r+0x43a>
 8008128:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800812a:	1e73      	subs	r3, r6, #1
 800812c:	9315      	str	r3, [sp, #84]	@ 0x54
 800812e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008132:	2b30      	cmp	r3, #48	@ 0x30
 8008134:	d0f8      	beq.n	8008128 <_dtoa_r+0x650>
 8008136:	9f04      	ldr	r7, [sp, #16]
 8008138:	e73e      	b.n	8007fb8 <_dtoa_r+0x4e0>
 800813a:	4b9b      	ldr	r3, [pc, #620]	@ (80083a8 <_dtoa_r+0x8d0>)
 800813c:	f7f8 fa5c 	bl	80005f8 <__aeabi_dmul>
 8008140:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008144:	e7bc      	b.n	80080c0 <_dtoa_r+0x5e8>
 8008146:	d10c      	bne.n	8008162 <_dtoa_r+0x68a>
 8008148:	4b98      	ldr	r3, [pc, #608]	@ (80083ac <_dtoa_r+0x8d4>)
 800814a:	2200      	movs	r2, #0
 800814c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008150:	f7f8 fa52 	bl	80005f8 <__aeabi_dmul>
 8008154:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008158:	f7f8 fcd4 	bl	8000b04 <__aeabi_dcmpge>
 800815c:	2800      	cmp	r0, #0
 800815e:	f000 8157 	beq.w	8008410 <_dtoa_r+0x938>
 8008162:	2400      	movs	r4, #0
 8008164:	4625      	mov	r5, r4
 8008166:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008168:	43db      	mvns	r3, r3
 800816a:	9304      	str	r3, [sp, #16]
 800816c:	4656      	mov	r6, sl
 800816e:	2700      	movs	r7, #0
 8008170:	4621      	mov	r1, r4
 8008172:	4658      	mov	r0, fp
 8008174:	f000 fbb4 	bl	80088e0 <_Bfree>
 8008178:	2d00      	cmp	r5, #0
 800817a:	d0dc      	beq.n	8008136 <_dtoa_r+0x65e>
 800817c:	b12f      	cbz	r7, 800818a <_dtoa_r+0x6b2>
 800817e:	42af      	cmp	r7, r5
 8008180:	d003      	beq.n	800818a <_dtoa_r+0x6b2>
 8008182:	4639      	mov	r1, r7
 8008184:	4658      	mov	r0, fp
 8008186:	f000 fbab 	bl	80088e0 <_Bfree>
 800818a:	4629      	mov	r1, r5
 800818c:	4658      	mov	r0, fp
 800818e:	f000 fba7 	bl	80088e0 <_Bfree>
 8008192:	e7d0      	b.n	8008136 <_dtoa_r+0x65e>
 8008194:	9704      	str	r7, [sp, #16]
 8008196:	4633      	mov	r3, r6
 8008198:	461e      	mov	r6, r3
 800819a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800819e:	2a39      	cmp	r2, #57	@ 0x39
 80081a0:	d107      	bne.n	80081b2 <_dtoa_r+0x6da>
 80081a2:	459a      	cmp	sl, r3
 80081a4:	d1f8      	bne.n	8008198 <_dtoa_r+0x6c0>
 80081a6:	9a04      	ldr	r2, [sp, #16]
 80081a8:	3201      	adds	r2, #1
 80081aa:	9204      	str	r2, [sp, #16]
 80081ac:	2230      	movs	r2, #48	@ 0x30
 80081ae:	f88a 2000 	strb.w	r2, [sl]
 80081b2:	781a      	ldrb	r2, [r3, #0]
 80081b4:	3201      	adds	r2, #1
 80081b6:	701a      	strb	r2, [r3, #0]
 80081b8:	e7bd      	b.n	8008136 <_dtoa_r+0x65e>
 80081ba:	4b7b      	ldr	r3, [pc, #492]	@ (80083a8 <_dtoa_r+0x8d0>)
 80081bc:	2200      	movs	r2, #0
 80081be:	f7f8 fa1b 	bl	80005f8 <__aeabi_dmul>
 80081c2:	2200      	movs	r2, #0
 80081c4:	2300      	movs	r3, #0
 80081c6:	4604      	mov	r4, r0
 80081c8:	460d      	mov	r5, r1
 80081ca:	f7f8 fc7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f aebb 	beq.w	8007f4a <_dtoa_r+0x472>
 80081d4:	e6f0      	b.n	8007fb8 <_dtoa_r+0x4e0>
 80081d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80081d8:	2a00      	cmp	r2, #0
 80081da:	f000 80db 	beq.w	8008394 <_dtoa_r+0x8bc>
 80081de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081e0:	2a01      	cmp	r2, #1
 80081e2:	f300 80bf 	bgt.w	8008364 <_dtoa_r+0x88c>
 80081e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80081e8:	2a00      	cmp	r2, #0
 80081ea:	f000 80b7 	beq.w	800835c <_dtoa_r+0x884>
 80081ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80081f4:	4646      	mov	r6, r8
 80081f6:	9a08      	ldr	r2, [sp, #32]
 80081f8:	2101      	movs	r1, #1
 80081fa:	441a      	add	r2, r3
 80081fc:	4658      	mov	r0, fp
 80081fe:	4498      	add	r8, r3
 8008200:	9208      	str	r2, [sp, #32]
 8008202:	f000 fc21 	bl	8008a48 <__i2b>
 8008206:	4605      	mov	r5, r0
 8008208:	b15e      	cbz	r6, 8008222 <_dtoa_r+0x74a>
 800820a:	9b08      	ldr	r3, [sp, #32]
 800820c:	2b00      	cmp	r3, #0
 800820e:	dd08      	ble.n	8008222 <_dtoa_r+0x74a>
 8008210:	42b3      	cmp	r3, r6
 8008212:	9a08      	ldr	r2, [sp, #32]
 8008214:	bfa8      	it	ge
 8008216:	4633      	movge	r3, r6
 8008218:	eba8 0803 	sub.w	r8, r8, r3
 800821c:	1af6      	subs	r6, r6, r3
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	9308      	str	r3, [sp, #32]
 8008222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008224:	b1f3      	cbz	r3, 8008264 <_dtoa_r+0x78c>
 8008226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 80b7 	beq.w	800839c <_dtoa_r+0x8c4>
 800822e:	b18c      	cbz	r4, 8008254 <_dtoa_r+0x77c>
 8008230:	4629      	mov	r1, r5
 8008232:	4622      	mov	r2, r4
 8008234:	4658      	mov	r0, fp
 8008236:	f000 fcc7 	bl	8008bc8 <__pow5mult>
 800823a:	464a      	mov	r2, r9
 800823c:	4601      	mov	r1, r0
 800823e:	4605      	mov	r5, r0
 8008240:	4658      	mov	r0, fp
 8008242:	f000 fc17 	bl	8008a74 <__multiply>
 8008246:	4649      	mov	r1, r9
 8008248:	9004      	str	r0, [sp, #16]
 800824a:	4658      	mov	r0, fp
 800824c:	f000 fb48 	bl	80088e0 <_Bfree>
 8008250:	9b04      	ldr	r3, [sp, #16]
 8008252:	4699      	mov	r9, r3
 8008254:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008256:	1b1a      	subs	r2, r3, r4
 8008258:	d004      	beq.n	8008264 <_dtoa_r+0x78c>
 800825a:	4649      	mov	r1, r9
 800825c:	4658      	mov	r0, fp
 800825e:	f000 fcb3 	bl	8008bc8 <__pow5mult>
 8008262:	4681      	mov	r9, r0
 8008264:	2101      	movs	r1, #1
 8008266:	4658      	mov	r0, fp
 8008268:	f000 fbee 	bl	8008a48 <__i2b>
 800826c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800826e:	4604      	mov	r4, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 81cf 	beq.w	8008614 <_dtoa_r+0xb3c>
 8008276:	461a      	mov	r2, r3
 8008278:	4601      	mov	r1, r0
 800827a:	4658      	mov	r0, fp
 800827c:	f000 fca4 	bl	8008bc8 <__pow5mult>
 8008280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008282:	2b01      	cmp	r3, #1
 8008284:	4604      	mov	r4, r0
 8008286:	f300 8095 	bgt.w	80083b4 <_dtoa_r+0x8dc>
 800828a:	9b02      	ldr	r3, [sp, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	f040 8087 	bne.w	80083a0 <_dtoa_r+0x8c8>
 8008292:	9b03      	ldr	r3, [sp, #12]
 8008294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008298:	2b00      	cmp	r3, #0
 800829a:	f040 8089 	bne.w	80083b0 <_dtoa_r+0x8d8>
 800829e:	9b03      	ldr	r3, [sp, #12]
 80082a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082a4:	0d1b      	lsrs	r3, r3, #20
 80082a6:	051b      	lsls	r3, r3, #20
 80082a8:	b12b      	cbz	r3, 80082b6 <_dtoa_r+0x7de>
 80082aa:	9b08      	ldr	r3, [sp, #32]
 80082ac:	3301      	adds	r3, #1
 80082ae:	9308      	str	r3, [sp, #32]
 80082b0:	f108 0801 	add.w	r8, r8, #1
 80082b4:	2301      	movs	r3, #1
 80082b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80082b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	f000 81b0 	beq.w	8008620 <_dtoa_r+0xb48>
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80082c6:	6918      	ldr	r0, [r3, #16]
 80082c8:	f000 fb72 	bl	80089b0 <__hi0bits>
 80082cc:	f1c0 0020 	rsb	r0, r0, #32
 80082d0:	9b08      	ldr	r3, [sp, #32]
 80082d2:	4418      	add	r0, r3
 80082d4:	f010 001f 	ands.w	r0, r0, #31
 80082d8:	d077      	beq.n	80083ca <_dtoa_r+0x8f2>
 80082da:	f1c0 0320 	rsb	r3, r0, #32
 80082de:	2b04      	cmp	r3, #4
 80082e0:	dd6b      	ble.n	80083ba <_dtoa_r+0x8e2>
 80082e2:	9b08      	ldr	r3, [sp, #32]
 80082e4:	f1c0 001c 	rsb	r0, r0, #28
 80082e8:	4403      	add	r3, r0
 80082ea:	4480      	add	r8, r0
 80082ec:	4406      	add	r6, r0
 80082ee:	9308      	str	r3, [sp, #32]
 80082f0:	f1b8 0f00 	cmp.w	r8, #0
 80082f4:	dd05      	ble.n	8008302 <_dtoa_r+0x82a>
 80082f6:	4649      	mov	r1, r9
 80082f8:	4642      	mov	r2, r8
 80082fa:	4658      	mov	r0, fp
 80082fc:	f000 fcbe 	bl	8008c7c <__lshift>
 8008300:	4681      	mov	r9, r0
 8008302:	9b08      	ldr	r3, [sp, #32]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dd05      	ble.n	8008314 <_dtoa_r+0x83c>
 8008308:	4621      	mov	r1, r4
 800830a:	461a      	mov	r2, r3
 800830c:	4658      	mov	r0, fp
 800830e:	f000 fcb5 	bl	8008c7c <__lshift>
 8008312:	4604      	mov	r4, r0
 8008314:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008316:	2b00      	cmp	r3, #0
 8008318:	d059      	beq.n	80083ce <_dtoa_r+0x8f6>
 800831a:	4621      	mov	r1, r4
 800831c:	4648      	mov	r0, r9
 800831e:	f000 fd19 	bl	8008d54 <__mcmp>
 8008322:	2800      	cmp	r0, #0
 8008324:	da53      	bge.n	80083ce <_dtoa_r+0x8f6>
 8008326:	1e7b      	subs	r3, r7, #1
 8008328:	9304      	str	r3, [sp, #16]
 800832a:	4649      	mov	r1, r9
 800832c:	2300      	movs	r3, #0
 800832e:	220a      	movs	r2, #10
 8008330:	4658      	mov	r0, fp
 8008332:	f000 faf7 	bl	8008924 <__multadd>
 8008336:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008338:	4681      	mov	r9, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	f000 8172 	beq.w	8008624 <_dtoa_r+0xb4c>
 8008340:	2300      	movs	r3, #0
 8008342:	4629      	mov	r1, r5
 8008344:	220a      	movs	r2, #10
 8008346:	4658      	mov	r0, fp
 8008348:	f000 faec 	bl	8008924 <__multadd>
 800834c:	9b00      	ldr	r3, [sp, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	4605      	mov	r5, r0
 8008352:	dc67      	bgt.n	8008424 <_dtoa_r+0x94c>
 8008354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008356:	2b02      	cmp	r3, #2
 8008358:	dc41      	bgt.n	80083de <_dtoa_r+0x906>
 800835a:	e063      	b.n	8008424 <_dtoa_r+0x94c>
 800835c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800835e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008362:	e746      	b.n	80081f2 <_dtoa_r+0x71a>
 8008364:	9b07      	ldr	r3, [sp, #28]
 8008366:	1e5c      	subs	r4, r3, #1
 8008368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800836a:	42a3      	cmp	r3, r4
 800836c:	bfbf      	itttt	lt
 800836e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008370:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008372:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008374:	1ae3      	sublt	r3, r4, r3
 8008376:	bfb4      	ite	lt
 8008378:	18d2      	addlt	r2, r2, r3
 800837a:	1b1c      	subge	r4, r3, r4
 800837c:	9b07      	ldr	r3, [sp, #28]
 800837e:	bfbc      	itt	lt
 8008380:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008382:	2400      	movlt	r4, #0
 8008384:	2b00      	cmp	r3, #0
 8008386:	bfb5      	itete	lt
 8008388:	eba8 0603 	sublt.w	r6, r8, r3
 800838c:	9b07      	ldrge	r3, [sp, #28]
 800838e:	2300      	movlt	r3, #0
 8008390:	4646      	movge	r6, r8
 8008392:	e730      	b.n	80081f6 <_dtoa_r+0x71e>
 8008394:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008396:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008398:	4646      	mov	r6, r8
 800839a:	e735      	b.n	8008208 <_dtoa_r+0x730>
 800839c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800839e:	e75c      	b.n	800825a <_dtoa_r+0x782>
 80083a0:	2300      	movs	r3, #0
 80083a2:	e788      	b.n	80082b6 <_dtoa_r+0x7de>
 80083a4:	3fe00000 	.word	0x3fe00000
 80083a8:	40240000 	.word	0x40240000
 80083ac:	40140000 	.word	0x40140000
 80083b0:	9b02      	ldr	r3, [sp, #8]
 80083b2:	e780      	b.n	80082b6 <_dtoa_r+0x7de>
 80083b4:	2300      	movs	r3, #0
 80083b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b8:	e782      	b.n	80082c0 <_dtoa_r+0x7e8>
 80083ba:	d099      	beq.n	80082f0 <_dtoa_r+0x818>
 80083bc:	9a08      	ldr	r2, [sp, #32]
 80083be:	331c      	adds	r3, #28
 80083c0:	441a      	add	r2, r3
 80083c2:	4498      	add	r8, r3
 80083c4:	441e      	add	r6, r3
 80083c6:	9208      	str	r2, [sp, #32]
 80083c8:	e792      	b.n	80082f0 <_dtoa_r+0x818>
 80083ca:	4603      	mov	r3, r0
 80083cc:	e7f6      	b.n	80083bc <_dtoa_r+0x8e4>
 80083ce:	9b07      	ldr	r3, [sp, #28]
 80083d0:	9704      	str	r7, [sp, #16]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	dc20      	bgt.n	8008418 <_dtoa_r+0x940>
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083da:	2b02      	cmp	r3, #2
 80083dc:	dd1e      	ble.n	800841c <_dtoa_r+0x944>
 80083de:	9b00      	ldr	r3, [sp, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f47f aec0 	bne.w	8008166 <_dtoa_r+0x68e>
 80083e6:	4621      	mov	r1, r4
 80083e8:	2205      	movs	r2, #5
 80083ea:	4658      	mov	r0, fp
 80083ec:	f000 fa9a 	bl	8008924 <__multadd>
 80083f0:	4601      	mov	r1, r0
 80083f2:	4604      	mov	r4, r0
 80083f4:	4648      	mov	r0, r9
 80083f6:	f000 fcad 	bl	8008d54 <__mcmp>
 80083fa:	2800      	cmp	r0, #0
 80083fc:	f77f aeb3 	ble.w	8008166 <_dtoa_r+0x68e>
 8008400:	4656      	mov	r6, sl
 8008402:	2331      	movs	r3, #49	@ 0x31
 8008404:	f806 3b01 	strb.w	r3, [r6], #1
 8008408:	9b04      	ldr	r3, [sp, #16]
 800840a:	3301      	adds	r3, #1
 800840c:	9304      	str	r3, [sp, #16]
 800840e:	e6ae      	b.n	800816e <_dtoa_r+0x696>
 8008410:	9c07      	ldr	r4, [sp, #28]
 8008412:	9704      	str	r7, [sp, #16]
 8008414:	4625      	mov	r5, r4
 8008416:	e7f3      	b.n	8008400 <_dtoa_r+0x928>
 8008418:	9b07      	ldr	r3, [sp, #28]
 800841a:	9300      	str	r3, [sp, #0]
 800841c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800841e:	2b00      	cmp	r3, #0
 8008420:	f000 8104 	beq.w	800862c <_dtoa_r+0xb54>
 8008424:	2e00      	cmp	r6, #0
 8008426:	dd05      	ble.n	8008434 <_dtoa_r+0x95c>
 8008428:	4629      	mov	r1, r5
 800842a:	4632      	mov	r2, r6
 800842c:	4658      	mov	r0, fp
 800842e:	f000 fc25 	bl	8008c7c <__lshift>
 8008432:	4605      	mov	r5, r0
 8008434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008436:	2b00      	cmp	r3, #0
 8008438:	d05a      	beq.n	80084f0 <_dtoa_r+0xa18>
 800843a:	6869      	ldr	r1, [r5, #4]
 800843c:	4658      	mov	r0, fp
 800843e:	f000 fa0f 	bl	8008860 <_Balloc>
 8008442:	4606      	mov	r6, r0
 8008444:	b928      	cbnz	r0, 8008452 <_dtoa_r+0x97a>
 8008446:	4b84      	ldr	r3, [pc, #528]	@ (8008658 <_dtoa_r+0xb80>)
 8008448:	4602      	mov	r2, r0
 800844a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800844e:	f7ff bb5a 	b.w	8007b06 <_dtoa_r+0x2e>
 8008452:	692a      	ldr	r2, [r5, #16]
 8008454:	3202      	adds	r2, #2
 8008456:	0092      	lsls	r2, r2, #2
 8008458:	f105 010c 	add.w	r1, r5, #12
 800845c:	300c      	adds	r0, #12
 800845e:	f7ff faa4 	bl	80079aa <memcpy>
 8008462:	2201      	movs	r2, #1
 8008464:	4631      	mov	r1, r6
 8008466:	4658      	mov	r0, fp
 8008468:	f000 fc08 	bl	8008c7c <__lshift>
 800846c:	f10a 0301 	add.w	r3, sl, #1
 8008470:	9307      	str	r3, [sp, #28]
 8008472:	9b00      	ldr	r3, [sp, #0]
 8008474:	4453      	add	r3, sl
 8008476:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008478:	9b02      	ldr	r3, [sp, #8]
 800847a:	f003 0301 	and.w	r3, r3, #1
 800847e:	462f      	mov	r7, r5
 8008480:	930a      	str	r3, [sp, #40]	@ 0x28
 8008482:	4605      	mov	r5, r0
 8008484:	9b07      	ldr	r3, [sp, #28]
 8008486:	4621      	mov	r1, r4
 8008488:	3b01      	subs	r3, #1
 800848a:	4648      	mov	r0, r9
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	f7ff fa9a 	bl	80079c6 <quorem>
 8008492:	4639      	mov	r1, r7
 8008494:	9002      	str	r0, [sp, #8]
 8008496:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800849a:	4648      	mov	r0, r9
 800849c:	f000 fc5a 	bl	8008d54 <__mcmp>
 80084a0:	462a      	mov	r2, r5
 80084a2:	9008      	str	r0, [sp, #32]
 80084a4:	4621      	mov	r1, r4
 80084a6:	4658      	mov	r0, fp
 80084a8:	f000 fc70 	bl	8008d8c <__mdiff>
 80084ac:	68c2      	ldr	r2, [r0, #12]
 80084ae:	4606      	mov	r6, r0
 80084b0:	bb02      	cbnz	r2, 80084f4 <_dtoa_r+0xa1c>
 80084b2:	4601      	mov	r1, r0
 80084b4:	4648      	mov	r0, r9
 80084b6:	f000 fc4d 	bl	8008d54 <__mcmp>
 80084ba:	4602      	mov	r2, r0
 80084bc:	4631      	mov	r1, r6
 80084be:	4658      	mov	r0, fp
 80084c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80084c2:	f000 fa0d 	bl	80088e0 <_Bfree>
 80084c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084ca:	9e07      	ldr	r6, [sp, #28]
 80084cc:	ea43 0102 	orr.w	r1, r3, r2
 80084d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084d2:	4319      	orrs	r1, r3
 80084d4:	d110      	bne.n	80084f8 <_dtoa_r+0xa20>
 80084d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80084da:	d029      	beq.n	8008530 <_dtoa_r+0xa58>
 80084dc:	9b08      	ldr	r3, [sp, #32]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	dd02      	ble.n	80084e8 <_dtoa_r+0xa10>
 80084e2:	9b02      	ldr	r3, [sp, #8]
 80084e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80084e8:	9b00      	ldr	r3, [sp, #0]
 80084ea:	f883 8000 	strb.w	r8, [r3]
 80084ee:	e63f      	b.n	8008170 <_dtoa_r+0x698>
 80084f0:	4628      	mov	r0, r5
 80084f2:	e7bb      	b.n	800846c <_dtoa_r+0x994>
 80084f4:	2201      	movs	r2, #1
 80084f6:	e7e1      	b.n	80084bc <_dtoa_r+0x9e4>
 80084f8:	9b08      	ldr	r3, [sp, #32]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	db04      	blt.n	8008508 <_dtoa_r+0xa30>
 80084fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008500:	430b      	orrs	r3, r1
 8008502:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008504:	430b      	orrs	r3, r1
 8008506:	d120      	bne.n	800854a <_dtoa_r+0xa72>
 8008508:	2a00      	cmp	r2, #0
 800850a:	dded      	ble.n	80084e8 <_dtoa_r+0xa10>
 800850c:	4649      	mov	r1, r9
 800850e:	2201      	movs	r2, #1
 8008510:	4658      	mov	r0, fp
 8008512:	f000 fbb3 	bl	8008c7c <__lshift>
 8008516:	4621      	mov	r1, r4
 8008518:	4681      	mov	r9, r0
 800851a:	f000 fc1b 	bl	8008d54 <__mcmp>
 800851e:	2800      	cmp	r0, #0
 8008520:	dc03      	bgt.n	800852a <_dtoa_r+0xa52>
 8008522:	d1e1      	bne.n	80084e8 <_dtoa_r+0xa10>
 8008524:	f018 0f01 	tst.w	r8, #1
 8008528:	d0de      	beq.n	80084e8 <_dtoa_r+0xa10>
 800852a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800852e:	d1d8      	bne.n	80084e2 <_dtoa_r+0xa0a>
 8008530:	9a00      	ldr	r2, [sp, #0]
 8008532:	2339      	movs	r3, #57	@ 0x39
 8008534:	7013      	strb	r3, [r2, #0]
 8008536:	4633      	mov	r3, r6
 8008538:	461e      	mov	r6, r3
 800853a:	3b01      	subs	r3, #1
 800853c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008540:	2a39      	cmp	r2, #57	@ 0x39
 8008542:	d052      	beq.n	80085ea <_dtoa_r+0xb12>
 8008544:	3201      	adds	r2, #1
 8008546:	701a      	strb	r2, [r3, #0]
 8008548:	e612      	b.n	8008170 <_dtoa_r+0x698>
 800854a:	2a00      	cmp	r2, #0
 800854c:	dd07      	ble.n	800855e <_dtoa_r+0xa86>
 800854e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008552:	d0ed      	beq.n	8008530 <_dtoa_r+0xa58>
 8008554:	9a00      	ldr	r2, [sp, #0]
 8008556:	f108 0301 	add.w	r3, r8, #1
 800855a:	7013      	strb	r3, [r2, #0]
 800855c:	e608      	b.n	8008170 <_dtoa_r+0x698>
 800855e:	9b07      	ldr	r3, [sp, #28]
 8008560:	9a07      	ldr	r2, [sp, #28]
 8008562:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008568:	4293      	cmp	r3, r2
 800856a:	d028      	beq.n	80085be <_dtoa_r+0xae6>
 800856c:	4649      	mov	r1, r9
 800856e:	2300      	movs	r3, #0
 8008570:	220a      	movs	r2, #10
 8008572:	4658      	mov	r0, fp
 8008574:	f000 f9d6 	bl	8008924 <__multadd>
 8008578:	42af      	cmp	r7, r5
 800857a:	4681      	mov	r9, r0
 800857c:	f04f 0300 	mov.w	r3, #0
 8008580:	f04f 020a 	mov.w	r2, #10
 8008584:	4639      	mov	r1, r7
 8008586:	4658      	mov	r0, fp
 8008588:	d107      	bne.n	800859a <_dtoa_r+0xac2>
 800858a:	f000 f9cb 	bl	8008924 <__multadd>
 800858e:	4607      	mov	r7, r0
 8008590:	4605      	mov	r5, r0
 8008592:	9b07      	ldr	r3, [sp, #28]
 8008594:	3301      	adds	r3, #1
 8008596:	9307      	str	r3, [sp, #28]
 8008598:	e774      	b.n	8008484 <_dtoa_r+0x9ac>
 800859a:	f000 f9c3 	bl	8008924 <__multadd>
 800859e:	4629      	mov	r1, r5
 80085a0:	4607      	mov	r7, r0
 80085a2:	2300      	movs	r3, #0
 80085a4:	220a      	movs	r2, #10
 80085a6:	4658      	mov	r0, fp
 80085a8:	f000 f9bc 	bl	8008924 <__multadd>
 80085ac:	4605      	mov	r5, r0
 80085ae:	e7f0      	b.n	8008592 <_dtoa_r+0xaba>
 80085b0:	9b00      	ldr	r3, [sp, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	bfcc      	ite	gt
 80085b6:	461e      	movgt	r6, r3
 80085b8:	2601      	movle	r6, #1
 80085ba:	4456      	add	r6, sl
 80085bc:	2700      	movs	r7, #0
 80085be:	4649      	mov	r1, r9
 80085c0:	2201      	movs	r2, #1
 80085c2:	4658      	mov	r0, fp
 80085c4:	f000 fb5a 	bl	8008c7c <__lshift>
 80085c8:	4621      	mov	r1, r4
 80085ca:	4681      	mov	r9, r0
 80085cc:	f000 fbc2 	bl	8008d54 <__mcmp>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	dcb0      	bgt.n	8008536 <_dtoa_r+0xa5e>
 80085d4:	d102      	bne.n	80085dc <_dtoa_r+0xb04>
 80085d6:	f018 0f01 	tst.w	r8, #1
 80085da:	d1ac      	bne.n	8008536 <_dtoa_r+0xa5e>
 80085dc:	4633      	mov	r3, r6
 80085de:	461e      	mov	r6, r3
 80085e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085e4:	2a30      	cmp	r2, #48	@ 0x30
 80085e6:	d0fa      	beq.n	80085de <_dtoa_r+0xb06>
 80085e8:	e5c2      	b.n	8008170 <_dtoa_r+0x698>
 80085ea:	459a      	cmp	sl, r3
 80085ec:	d1a4      	bne.n	8008538 <_dtoa_r+0xa60>
 80085ee:	9b04      	ldr	r3, [sp, #16]
 80085f0:	3301      	adds	r3, #1
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	2331      	movs	r3, #49	@ 0x31
 80085f6:	f88a 3000 	strb.w	r3, [sl]
 80085fa:	e5b9      	b.n	8008170 <_dtoa_r+0x698>
 80085fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80085fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800865c <_dtoa_r+0xb84>
 8008602:	b11b      	cbz	r3, 800860c <_dtoa_r+0xb34>
 8008604:	f10a 0308 	add.w	r3, sl, #8
 8008608:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800860a:	6013      	str	r3, [r2, #0]
 800860c:	4650      	mov	r0, sl
 800860e:	b019      	add	sp, #100	@ 0x64
 8008610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008616:	2b01      	cmp	r3, #1
 8008618:	f77f ae37 	ble.w	800828a <_dtoa_r+0x7b2>
 800861c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800861e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008620:	2001      	movs	r0, #1
 8008622:	e655      	b.n	80082d0 <_dtoa_r+0x7f8>
 8008624:	9b00      	ldr	r3, [sp, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	f77f aed6 	ble.w	80083d8 <_dtoa_r+0x900>
 800862c:	4656      	mov	r6, sl
 800862e:	4621      	mov	r1, r4
 8008630:	4648      	mov	r0, r9
 8008632:	f7ff f9c8 	bl	80079c6 <quorem>
 8008636:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800863a:	f806 8b01 	strb.w	r8, [r6], #1
 800863e:	9b00      	ldr	r3, [sp, #0]
 8008640:	eba6 020a 	sub.w	r2, r6, sl
 8008644:	4293      	cmp	r3, r2
 8008646:	ddb3      	ble.n	80085b0 <_dtoa_r+0xad8>
 8008648:	4649      	mov	r1, r9
 800864a:	2300      	movs	r3, #0
 800864c:	220a      	movs	r2, #10
 800864e:	4658      	mov	r0, fp
 8008650:	f000 f968 	bl	8008924 <__multadd>
 8008654:	4681      	mov	r9, r0
 8008656:	e7ea      	b.n	800862e <_dtoa_r+0xb56>
 8008658:	0800a970 	.word	0x0800a970
 800865c:	0800a8f4 	.word	0x0800a8f4

08008660 <_free_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4605      	mov	r5, r0
 8008664:	2900      	cmp	r1, #0
 8008666:	d041      	beq.n	80086ec <_free_r+0x8c>
 8008668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800866c:	1f0c      	subs	r4, r1, #4
 800866e:	2b00      	cmp	r3, #0
 8008670:	bfb8      	it	lt
 8008672:	18e4      	addlt	r4, r4, r3
 8008674:	f000 f8e8 	bl	8008848 <__malloc_lock>
 8008678:	4a1d      	ldr	r2, [pc, #116]	@ (80086f0 <_free_r+0x90>)
 800867a:	6813      	ldr	r3, [r2, #0]
 800867c:	b933      	cbnz	r3, 800868c <_free_r+0x2c>
 800867e:	6063      	str	r3, [r4, #4]
 8008680:	6014      	str	r4, [r2, #0]
 8008682:	4628      	mov	r0, r5
 8008684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008688:	f000 b8e4 	b.w	8008854 <__malloc_unlock>
 800868c:	42a3      	cmp	r3, r4
 800868e:	d908      	bls.n	80086a2 <_free_r+0x42>
 8008690:	6820      	ldr	r0, [r4, #0]
 8008692:	1821      	adds	r1, r4, r0
 8008694:	428b      	cmp	r3, r1
 8008696:	bf01      	itttt	eq
 8008698:	6819      	ldreq	r1, [r3, #0]
 800869a:	685b      	ldreq	r3, [r3, #4]
 800869c:	1809      	addeq	r1, r1, r0
 800869e:	6021      	streq	r1, [r4, #0]
 80086a0:	e7ed      	b.n	800867e <_free_r+0x1e>
 80086a2:	461a      	mov	r2, r3
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	b10b      	cbz	r3, 80086ac <_free_r+0x4c>
 80086a8:	42a3      	cmp	r3, r4
 80086aa:	d9fa      	bls.n	80086a2 <_free_r+0x42>
 80086ac:	6811      	ldr	r1, [r2, #0]
 80086ae:	1850      	adds	r0, r2, r1
 80086b0:	42a0      	cmp	r0, r4
 80086b2:	d10b      	bne.n	80086cc <_free_r+0x6c>
 80086b4:	6820      	ldr	r0, [r4, #0]
 80086b6:	4401      	add	r1, r0
 80086b8:	1850      	adds	r0, r2, r1
 80086ba:	4283      	cmp	r3, r0
 80086bc:	6011      	str	r1, [r2, #0]
 80086be:	d1e0      	bne.n	8008682 <_free_r+0x22>
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	6053      	str	r3, [r2, #4]
 80086c6:	4408      	add	r0, r1
 80086c8:	6010      	str	r0, [r2, #0]
 80086ca:	e7da      	b.n	8008682 <_free_r+0x22>
 80086cc:	d902      	bls.n	80086d4 <_free_r+0x74>
 80086ce:	230c      	movs	r3, #12
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	e7d6      	b.n	8008682 <_free_r+0x22>
 80086d4:	6820      	ldr	r0, [r4, #0]
 80086d6:	1821      	adds	r1, r4, r0
 80086d8:	428b      	cmp	r3, r1
 80086da:	bf04      	itt	eq
 80086dc:	6819      	ldreq	r1, [r3, #0]
 80086de:	685b      	ldreq	r3, [r3, #4]
 80086e0:	6063      	str	r3, [r4, #4]
 80086e2:	bf04      	itt	eq
 80086e4:	1809      	addeq	r1, r1, r0
 80086e6:	6021      	streq	r1, [r4, #0]
 80086e8:	6054      	str	r4, [r2, #4]
 80086ea:	e7ca      	b.n	8008682 <_free_r+0x22>
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
 80086ee:	bf00      	nop
 80086f0:	20000ca4 	.word	0x20000ca4

080086f4 <malloc>:
 80086f4:	4b02      	ldr	r3, [pc, #8]	@ (8008700 <malloc+0xc>)
 80086f6:	4601      	mov	r1, r0
 80086f8:	6818      	ldr	r0, [r3, #0]
 80086fa:	f000 b825 	b.w	8008748 <_malloc_r>
 80086fe:	bf00      	nop
 8008700:	2000001c 	.word	0x2000001c

08008704 <sbrk_aligned>:
 8008704:	b570      	push	{r4, r5, r6, lr}
 8008706:	4e0f      	ldr	r6, [pc, #60]	@ (8008744 <sbrk_aligned+0x40>)
 8008708:	460c      	mov	r4, r1
 800870a:	6831      	ldr	r1, [r6, #0]
 800870c:	4605      	mov	r5, r0
 800870e:	b911      	cbnz	r1, 8008716 <sbrk_aligned+0x12>
 8008710:	f000 fe46 	bl	80093a0 <_sbrk_r>
 8008714:	6030      	str	r0, [r6, #0]
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f000 fe41 	bl	80093a0 <_sbrk_r>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	d103      	bne.n	800872a <sbrk_aligned+0x26>
 8008722:	f04f 34ff 	mov.w	r4, #4294967295
 8008726:	4620      	mov	r0, r4
 8008728:	bd70      	pop	{r4, r5, r6, pc}
 800872a:	1cc4      	adds	r4, r0, #3
 800872c:	f024 0403 	bic.w	r4, r4, #3
 8008730:	42a0      	cmp	r0, r4
 8008732:	d0f8      	beq.n	8008726 <sbrk_aligned+0x22>
 8008734:	1a21      	subs	r1, r4, r0
 8008736:	4628      	mov	r0, r5
 8008738:	f000 fe32 	bl	80093a0 <_sbrk_r>
 800873c:	3001      	adds	r0, #1
 800873e:	d1f2      	bne.n	8008726 <sbrk_aligned+0x22>
 8008740:	e7ef      	b.n	8008722 <sbrk_aligned+0x1e>
 8008742:	bf00      	nop
 8008744:	20000ca0 	.word	0x20000ca0

08008748 <_malloc_r>:
 8008748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800874c:	1ccd      	adds	r5, r1, #3
 800874e:	f025 0503 	bic.w	r5, r5, #3
 8008752:	3508      	adds	r5, #8
 8008754:	2d0c      	cmp	r5, #12
 8008756:	bf38      	it	cc
 8008758:	250c      	movcc	r5, #12
 800875a:	2d00      	cmp	r5, #0
 800875c:	4606      	mov	r6, r0
 800875e:	db01      	blt.n	8008764 <_malloc_r+0x1c>
 8008760:	42a9      	cmp	r1, r5
 8008762:	d904      	bls.n	800876e <_malloc_r+0x26>
 8008764:	230c      	movs	r3, #12
 8008766:	6033      	str	r3, [r6, #0]
 8008768:	2000      	movs	r0, #0
 800876a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800876e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008844 <_malloc_r+0xfc>
 8008772:	f000 f869 	bl	8008848 <__malloc_lock>
 8008776:	f8d8 3000 	ldr.w	r3, [r8]
 800877a:	461c      	mov	r4, r3
 800877c:	bb44      	cbnz	r4, 80087d0 <_malloc_r+0x88>
 800877e:	4629      	mov	r1, r5
 8008780:	4630      	mov	r0, r6
 8008782:	f7ff ffbf 	bl	8008704 <sbrk_aligned>
 8008786:	1c43      	adds	r3, r0, #1
 8008788:	4604      	mov	r4, r0
 800878a:	d158      	bne.n	800883e <_malloc_r+0xf6>
 800878c:	f8d8 4000 	ldr.w	r4, [r8]
 8008790:	4627      	mov	r7, r4
 8008792:	2f00      	cmp	r7, #0
 8008794:	d143      	bne.n	800881e <_malloc_r+0xd6>
 8008796:	2c00      	cmp	r4, #0
 8008798:	d04b      	beq.n	8008832 <_malloc_r+0xea>
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	4639      	mov	r1, r7
 800879e:	4630      	mov	r0, r6
 80087a0:	eb04 0903 	add.w	r9, r4, r3
 80087a4:	f000 fdfc 	bl	80093a0 <_sbrk_r>
 80087a8:	4581      	cmp	r9, r0
 80087aa:	d142      	bne.n	8008832 <_malloc_r+0xea>
 80087ac:	6821      	ldr	r1, [r4, #0]
 80087ae:	1a6d      	subs	r5, r5, r1
 80087b0:	4629      	mov	r1, r5
 80087b2:	4630      	mov	r0, r6
 80087b4:	f7ff ffa6 	bl	8008704 <sbrk_aligned>
 80087b8:	3001      	adds	r0, #1
 80087ba:	d03a      	beq.n	8008832 <_malloc_r+0xea>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	442b      	add	r3, r5
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	f8d8 3000 	ldr.w	r3, [r8]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	bb62      	cbnz	r2, 8008824 <_malloc_r+0xdc>
 80087ca:	f8c8 7000 	str.w	r7, [r8]
 80087ce:	e00f      	b.n	80087f0 <_malloc_r+0xa8>
 80087d0:	6822      	ldr	r2, [r4, #0]
 80087d2:	1b52      	subs	r2, r2, r5
 80087d4:	d420      	bmi.n	8008818 <_malloc_r+0xd0>
 80087d6:	2a0b      	cmp	r2, #11
 80087d8:	d917      	bls.n	800880a <_malloc_r+0xc2>
 80087da:	1961      	adds	r1, r4, r5
 80087dc:	42a3      	cmp	r3, r4
 80087de:	6025      	str	r5, [r4, #0]
 80087e0:	bf18      	it	ne
 80087e2:	6059      	strne	r1, [r3, #4]
 80087e4:	6863      	ldr	r3, [r4, #4]
 80087e6:	bf08      	it	eq
 80087e8:	f8c8 1000 	streq.w	r1, [r8]
 80087ec:	5162      	str	r2, [r4, r5]
 80087ee:	604b      	str	r3, [r1, #4]
 80087f0:	4630      	mov	r0, r6
 80087f2:	f000 f82f 	bl	8008854 <__malloc_unlock>
 80087f6:	f104 000b 	add.w	r0, r4, #11
 80087fa:	1d23      	adds	r3, r4, #4
 80087fc:	f020 0007 	bic.w	r0, r0, #7
 8008800:	1ac2      	subs	r2, r0, r3
 8008802:	bf1c      	itt	ne
 8008804:	1a1b      	subne	r3, r3, r0
 8008806:	50a3      	strne	r3, [r4, r2]
 8008808:	e7af      	b.n	800876a <_malloc_r+0x22>
 800880a:	6862      	ldr	r2, [r4, #4]
 800880c:	42a3      	cmp	r3, r4
 800880e:	bf0c      	ite	eq
 8008810:	f8c8 2000 	streq.w	r2, [r8]
 8008814:	605a      	strne	r2, [r3, #4]
 8008816:	e7eb      	b.n	80087f0 <_malloc_r+0xa8>
 8008818:	4623      	mov	r3, r4
 800881a:	6864      	ldr	r4, [r4, #4]
 800881c:	e7ae      	b.n	800877c <_malloc_r+0x34>
 800881e:	463c      	mov	r4, r7
 8008820:	687f      	ldr	r7, [r7, #4]
 8008822:	e7b6      	b.n	8008792 <_malloc_r+0x4a>
 8008824:	461a      	mov	r2, r3
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	42a3      	cmp	r3, r4
 800882a:	d1fb      	bne.n	8008824 <_malloc_r+0xdc>
 800882c:	2300      	movs	r3, #0
 800882e:	6053      	str	r3, [r2, #4]
 8008830:	e7de      	b.n	80087f0 <_malloc_r+0xa8>
 8008832:	230c      	movs	r3, #12
 8008834:	6033      	str	r3, [r6, #0]
 8008836:	4630      	mov	r0, r6
 8008838:	f000 f80c 	bl	8008854 <__malloc_unlock>
 800883c:	e794      	b.n	8008768 <_malloc_r+0x20>
 800883e:	6005      	str	r5, [r0, #0]
 8008840:	e7d6      	b.n	80087f0 <_malloc_r+0xa8>
 8008842:	bf00      	nop
 8008844:	20000ca4 	.word	0x20000ca4

08008848 <__malloc_lock>:
 8008848:	4801      	ldr	r0, [pc, #4]	@ (8008850 <__malloc_lock+0x8>)
 800884a:	f7ff b8ac 	b.w	80079a6 <__retarget_lock_acquire_recursive>
 800884e:	bf00      	nop
 8008850:	20000c9c 	.word	0x20000c9c

08008854 <__malloc_unlock>:
 8008854:	4801      	ldr	r0, [pc, #4]	@ (800885c <__malloc_unlock+0x8>)
 8008856:	f7ff b8a7 	b.w	80079a8 <__retarget_lock_release_recursive>
 800885a:	bf00      	nop
 800885c:	20000c9c 	.word	0x20000c9c

08008860 <_Balloc>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	69c6      	ldr	r6, [r0, #28]
 8008864:	4604      	mov	r4, r0
 8008866:	460d      	mov	r5, r1
 8008868:	b976      	cbnz	r6, 8008888 <_Balloc+0x28>
 800886a:	2010      	movs	r0, #16
 800886c:	f7ff ff42 	bl	80086f4 <malloc>
 8008870:	4602      	mov	r2, r0
 8008872:	61e0      	str	r0, [r4, #28]
 8008874:	b920      	cbnz	r0, 8008880 <_Balloc+0x20>
 8008876:	4b18      	ldr	r3, [pc, #96]	@ (80088d8 <_Balloc+0x78>)
 8008878:	4818      	ldr	r0, [pc, #96]	@ (80088dc <_Balloc+0x7c>)
 800887a:	216b      	movs	r1, #107	@ 0x6b
 800887c:	f000 fda0 	bl	80093c0 <__assert_func>
 8008880:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008884:	6006      	str	r6, [r0, #0]
 8008886:	60c6      	str	r6, [r0, #12]
 8008888:	69e6      	ldr	r6, [r4, #28]
 800888a:	68f3      	ldr	r3, [r6, #12]
 800888c:	b183      	cbz	r3, 80088b0 <_Balloc+0x50>
 800888e:	69e3      	ldr	r3, [r4, #28]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008896:	b9b8      	cbnz	r0, 80088c8 <_Balloc+0x68>
 8008898:	2101      	movs	r1, #1
 800889a:	fa01 f605 	lsl.w	r6, r1, r5
 800889e:	1d72      	adds	r2, r6, #5
 80088a0:	0092      	lsls	r2, r2, #2
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 fdaa 	bl	80093fc <_calloc_r>
 80088a8:	b160      	cbz	r0, 80088c4 <_Balloc+0x64>
 80088aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088ae:	e00e      	b.n	80088ce <_Balloc+0x6e>
 80088b0:	2221      	movs	r2, #33	@ 0x21
 80088b2:	2104      	movs	r1, #4
 80088b4:	4620      	mov	r0, r4
 80088b6:	f000 fda1 	bl	80093fc <_calloc_r>
 80088ba:	69e3      	ldr	r3, [r4, #28]
 80088bc:	60f0      	str	r0, [r6, #12]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d1e4      	bne.n	800888e <_Balloc+0x2e>
 80088c4:	2000      	movs	r0, #0
 80088c6:	bd70      	pop	{r4, r5, r6, pc}
 80088c8:	6802      	ldr	r2, [r0, #0]
 80088ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088ce:	2300      	movs	r3, #0
 80088d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088d4:	e7f7      	b.n	80088c6 <_Balloc+0x66>
 80088d6:	bf00      	nop
 80088d8:	0800a901 	.word	0x0800a901
 80088dc:	0800a981 	.word	0x0800a981

080088e0 <_Bfree>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	69c6      	ldr	r6, [r0, #28]
 80088e4:	4605      	mov	r5, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	b976      	cbnz	r6, 8008908 <_Bfree+0x28>
 80088ea:	2010      	movs	r0, #16
 80088ec:	f7ff ff02 	bl	80086f4 <malloc>
 80088f0:	4602      	mov	r2, r0
 80088f2:	61e8      	str	r0, [r5, #28]
 80088f4:	b920      	cbnz	r0, 8008900 <_Bfree+0x20>
 80088f6:	4b09      	ldr	r3, [pc, #36]	@ (800891c <_Bfree+0x3c>)
 80088f8:	4809      	ldr	r0, [pc, #36]	@ (8008920 <_Bfree+0x40>)
 80088fa:	218f      	movs	r1, #143	@ 0x8f
 80088fc:	f000 fd60 	bl	80093c0 <__assert_func>
 8008900:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008904:	6006      	str	r6, [r0, #0]
 8008906:	60c6      	str	r6, [r0, #12]
 8008908:	b13c      	cbz	r4, 800891a <_Bfree+0x3a>
 800890a:	69eb      	ldr	r3, [r5, #28]
 800890c:	6862      	ldr	r2, [r4, #4]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008914:	6021      	str	r1, [r4, #0]
 8008916:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800891a:	bd70      	pop	{r4, r5, r6, pc}
 800891c:	0800a901 	.word	0x0800a901
 8008920:	0800a981 	.word	0x0800a981

08008924 <__multadd>:
 8008924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008928:	690d      	ldr	r5, [r1, #16]
 800892a:	4607      	mov	r7, r0
 800892c:	460c      	mov	r4, r1
 800892e:	461e      	mov	r6, r3
 8008930:	f101 0c14 	add.w	ip, r1, #20
 8008934:	2000      	movs	r0, #0
 8008936:	f8dc 3000 	ldr.w	r3, [ip]
 800893a:	b299      	uxth	r1, r3
 800893c:	fb02 6101 	mla	r1, r2, r1, r6
 8008940:	0c1e      	lsrs	r6, r3, #16
 8008942:	0c0b      	lsrs	r3, r1, #16
 8008944:	fb02 3306 	mla	r3, r2, r6, r3
 8008948:	b289      	uxth	r1, r1
 800894a:	3001      	adds	r0, #1
 800894c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008950:	4285      	cmp	r5, r0
 8008952:	f84c 1b04 	str.w	r1, [ip], #4
 8008956:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800895a:	dcec      	bgt.n	8008936 <__multadd+0x12>
 800895c:	b30e      	cbz	r6, 80089a2 <__multadd+0x7e>
 800895e:	68a3      	ldr	r3, [r4, #8]
 8008960:	42ab      	cmp	r3, r5
 8008962:	dc19      	bgt.n	8008998 <__multadd+0x74>
 8008964:	6861      	ldr	r1, [r4, #4]
 8008966:	4638      	mov	r0, r7
 8008968:	3101      	adds	r1, #1
 800896a:	f7ff ff79 	bl	8008860 <_Balloc>
 800896e:	4680      	mov	r8, r0
 8008970:	b928      	cbnz	r0, 800897e <__multadd+0x5a>
 8008972:	4602      	mov	r2, r0
 8008974:	4b0c      	ldr	r3, [pc, #48]	@ (80089a8 <__multadd+0x84>)
 8008976:	480d      	ldr	r0, [pc, #52]	@ (80089ac <__multadd+0x88>)
 8008978:	21ba      	movs	r1, #186	@ 0xba
 800897a:	f000 fd21 	bl	80093c0 <__assert_func>
 800897e:	6922      	ldr	r2, [r4, #16]
 8008980:	3202      	adds	r2, #2
 8008982:	f104 010c 	add.w	r1, r4, #12
 8008986:	0092      	lsls	r2, r2, #2
 8008988:	300c      	adds	r0, #12
 800898a:	f7ff f80e 	bl	80079aa <memcpy>
 800898e:	4621      	mov	r1, r4
 8008990:	4638      	mov	r0, r7
 8008992:	f7ff ffa5 	bl	80088e0 <_Bfree>
 8008996:	4644      	mov	r4, r8
 8008998:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800899c:	3501      	adds	r5, #1
 800899e:	615e      	str	r6, [r3, #20]
 80089a0:	6125      	str	r5, [r4, #16]
 80089a2:	4620      	mov	r0, r4
 80089a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a8:	0800a970 	.word	0x0800a970
 80089ac:	0800a981 	.word	0x0800a981

080089b0 <__hi0bits>:
 80089b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089b4:	4603      	mov	r3, r0
 80089b6:	bf36      	itet	cc
 80089b8:	0403      	lslcc	r3, r0, #16
 80089ba:	2000      	movcs	r0, #0
 80089bc:	2010      	movcc	r0, #16
 80089be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80089c2:	bf3c      	itt	cc
 80089c4:	021b      	lslcc	r3, r3, #8
 80089c6:	3008      	addcc	r0, #8
 80089c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089cc:	bf3c      	itt	cc
 80089ce:	011b      	lslcc	r3, r3, #4
 80089d0:	3004      	addcc	r0, #4
 80089d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089d6:	bf3c      	itt	cc
 80089d8:	009b      	lslcc	r3, r3, #2
 80089da:	3002      	addcc	r0, #2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	db05      	blt.n	80089ec <__hi0bits+0x3c>
 80089e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089e4:	f100 0001 	add.w	r0, r0, #1
 80089e8:	bf08      	it	eq
 80089ea:	2020      	moveq	r0, #32
 80089ec:	4770      	bx	lr

080089ee <__lo0bits>:
 80089ee:	6803      	ldr	r3, [r0, #0]
 80089f0:	4602      	mov	r2, r0
 80089f2:	f013 0007 	ands.w	r0, r3, #7
 80089f6:	d00b      	beq.n	8008a10 <__lo0bits+0x22>
 80089f8:	07d9      	lsls	r1, r3, #31
 80089fa:	d421      	bmi.n	8008a40 <__lo0bits+0x52>
 80089fc:	0798      	lsls	r0, r3, #30
 80089fe:	bf49      	itett	mi
 8008a00:	085b      	lsrmi	r3, r3, #1
 8008a02:	089b      	lsrpl	r3, r3, #2
 8008a04:	2001      	movmi	r0, #1
 8008a06:	6013      	strmi	r3, [r2, #0]
 8008a08:	bf5c      	itt	pl
 8008a0a:	6013      	strpl	r3, [r2, #0]
 8008a0c:	2002      	movpl	r0, #2
 8008a0e:	4770      	bx	lr
 8008a10:	b299      	uxth	r1, r3
 8008a12:	b909      	cbnz	r1, 8008a18 <__lo0bits+0x2a>
 8008a14:	0c1b      	lsrs	r3, r3, #16
 8008a16:	2010      	movs	r0, #16
 8008a18:	b2d9      	uxtb	r1, r3
 8008a1a:	b909      	cbnz	r1, 8008a20 <__lo0bits+0x32>
 8008a1c:	3008      	adds	r0, #8
 8008a1e:	0a1b      	lsrs	r3, r3, #8
 8008a20:	0719      	lsls	r1, r3, #28
 8008a22:	bf04      	itt	eq
 8008a24:	091b      	lsreq	r3, r3, #4
 8008a26:	3004      	addeq	r0, #4
 8008a28:	0799      	lsls	r1, r3, #30
 8008a2a:	bf04      	itt	eq
 8008a2c:	089b      	lsreq	r3, r3, #2
 8008a2e:	3002      	addeq	r0, #2
 8008a30:	07d9      	lsls	r1, r3, #31
 8008a32:	d403      	bmi.n	8008a3c <__lo0bits+0x4e>
 8008a34:	085b      	lsrs	r3, r3, #1
 8008a36:	f100 0001 	add.w	r0, r0, #1
 8008a3a:	d003      	beq.n	8008a44 <__lo0bits+0x56>
 8008a3c:	6013      	str	r3, [r2, #0]
 8008a3e:	4770      	bx	lr
 8008a40:	2000      	movs	r0, #0
 8008a42:	4770      	bx	lr
 8008a44:	2020      	movs	r0, #32
 8008a46:	4770      	bx	lr

08008a48 <__i2b>:
 8008a48:	b510      	push	{r4, lr}
 8008a4a:	460c      	mov	r4, r1
 8008a4c:	2101      	movs	r1, #1
 8008a4e:	f7ff ff07 	bl	8008860 <_Balloc>
 8008a52:	4602      	mov	r2, r0
 8008a54:	b928      	cbnz	r0, 8008a62 <__i2b+0x1a>
 8008a56:	4b05      	ldr	r3, [pc, #20]	@ (8008a6c <__i2b+0x24>)
 8008a58:	4805      	ldr	r0, [pc, #20]	@ (8008a70 <__i2b+0x28>)
 8008a5a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a5e:	f000 fcaf 	bl	80093c0 <__assert_func>
 8008a62:	2301      	movs	r3, #1
 8008a64:	6144      	str	r4, [r0, #20]
 8008a66:	6103      	str	r3, [r0, #16]
 8008a68:	bd10      	pop	{r4, pc}
 8008a6a:	bf00      	nop
 8008a6c:	0800a970 	.word	0x0800a970
 8008a70:	0800a981 	.word	0x0800a981

08008a74 <__multiply>:
 8008a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a78:	4614      	mov	r4, r2
 8008a7a:	690a      	ldr	r2, [r1, #16]
 8008a7c:	6923      	ldr	r3, [r4, #16]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	bfa8      	it	ge
 8008a82:	4623      	movge	r3, r4
 8008a84:	460f      	mov	r7, r1
 8008a86:	bfa4      	itt	ge
 8008a88:	460c      	movge	r4, r1
 8008a8a:	461f      	movge	r7, r3
 8008a8c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008a90:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008a94:	68a3      	ldr	r3, [r4, #8]
 8008a96:	6861      	ldr	r1, [r4, #4]
 8008a98:	eb0a 0609 	add.w	r6, sl, r9
 8008a9c:	42b3      	cmp	r3, r6
 8008a9e:	b085      	sub	sp, #20
 8008aa0:	bfb8      	it	lt
 8008aa2:	3101      	addlt	r1, #1
 8008aa4:	f7ff fedc 	bl	8008860 <_Balloc>
 8008aa8:	b930      	cbnz	r0, 8008ab8 <__multiply+0x44>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	4b44      	ldr	r3, [pc, #272]	@ (8008bc0 <__multiply+0x14c>)
 8008aae:	4845      	ldr	r0, [pc, #276]	@ (8008bc4 <__multiply+0x150>)
 8008ab0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008ab4:	f000 fc84 	bl	80093c0 <__assert_func>
 8008ab8:	f100 0514 	add.w	r5, r0, #20
 8008abc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ac0:	462b      	mov	r3, r5
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	4543      	cmp	r3, r8
 8008ac6:	d321      	bcc.n	8008b0c <__multiply+0x98>
 8008ac8:	f107 0114 	add.w	r1, r7, #20
 8008acc:	f104 0214 	add.w	r2, r4, #20
 8008ad0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008ad4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008ad8:	9302      	str	r3, [sp, #8]
 8008ada:	1b13      	subs	r3, r2, r4
 8008adc:	3b15      	subs	r3, #21
 8008ade:	f023 0303 	bic.w	r3, r3, #3
 8008ae2:	3304      	adds	r3, #4
 8008ae4:	f104 0715 	add.w	r7, r4, #21
 8008ae8:	42ba      	cmp	r2, r7
 8008aea:	bf38      	it	cc
 8008aec:	2304      	movcc	r3, #4
 8008aee:	9301      	str	r3, [sp, #4]
 8008af0:	9b02      	ldr	r3, [sp, #8]
 8008af2:	9103      	str	r1, [sp, #12]
 8008af4:	428b      	cmp	r3, r1
 8008af6:	d80c      	bhi.n	8008b12 <__multiply+0x9e>
 8008af8:	2e00      	cmp	r6, #0
 8008afa:	dd03      	ble.n	8008b04 <__multiply+0x90>
 8008afc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d05b      	beq.n	8008bbc <__multiply+0x148>
 8008b04:	6106      	str	r6, [r0, #16]
 8008b06:	b005      	add	sp, #20
 8008b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b0c:	f843 2b04 	str.w	r2, [r3], #4
 8008b10:	e7d8      	b.n	8008ac4 <__multiply+0x50>
 8008b12:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b16:	f1ba 0f00 	cmp.w	sl, #0
 8008b1a:	d024      	beq.n	8008b66 <__multiply+0xf2>
 8008b1c:	f104 0e14 	add.w	lr, r4, #20
 8008b20:	46a9      	mov	r9, r5
 8008b22:	f04f 0c00 	mov.w	ip, #0
 8008b26:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b2a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b2e:	fa1f fb87 	uxth.w	fp, r7
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b38:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008b3c:	f8d9 7000 	ldr.w	r7, [r9]
 8008b40:	4463      	add	r3, ip
 8008b42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b46:	fb0a c70b 	mla	r7, sl, fp, ip
 8008b4a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b54:	4572      	cmp	r2, lr
 8008b56:	f849 3b04 	str.w	r3, [r9], #4
 8008b5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b5e:	d8e2      	bhi.n	8008b26 <__multiply+0xb2>
 8008b60:	9b01      	ldr	r3, [sp, #4]
 8008b62:	f845 c003 	str.w	ip, [r5, r3]
 8008b66:	9b03      	ldr	r3, [sp, #12]
 8008b68:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b6c:	3104      	adds	r1, #4
 8008b6e:	f1b9 0f00 	cmp.w	r9, #0
 8008b72:	d021      	beq.n	8008bb8 <__multiply+0x144>
 8008b74:	682b      	ldr	r3, [r5, #0]
 8008b76:	f104 0c14 	add.w	ip, r4, #20
 8008b7a:	46ae      	mov	lr, r5
 8008b7c:	f04f 0a00 	mov.w	sl, #0
 8008b80:	f8bc b000 	ldrh.w	fp, [ip]
 8008b84:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008b88:	fb09 770b 	mla	r7, r9, fp, r7
 8008b8c:	4457      	add	r7, sl
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b94:	f84e 3b04 	str.w	r3, [lr], #4
 8008b98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ba0:	f8be 3000 	ldrh.w	r3, [lr]
 8008ba4:	fb09 330a 	mla	r3, r9, sl, r3
 8008ba8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008bac:	4562      	cmp	r2, ip
 8008bae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bb2:	d8e5      	bhi.n	8008b80 <__multiply+0x10c>
 8008bb4:	9f01      	ldr	r7, [sp, #4]
 8008bb6:	51eb      	str	r3, [r5, r7]
 8008bb8:	3504      	adds	r5, #4
 8008bba:	e799      	b.n	8008af0 <__multiply+0x7c>
 8008bbc:	3e01      	subs	r6, #1
 8008bbe:	e79b      	b.n	8008af8 <__multiply+0x84>
 8008bc0:	0800a970 	.word	0x0800a970
 8008bc4:	0800a981 	.word	0x0800a981

08008bc8 <__pow5mult>:
 8008bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bcc:	4615      	mov	r5, r2
 8008bce:	f012 0203 	ands.w	r2, r2, #3
 8008bd2:	4607      	mov	r7, r0
 8008bd4:	460e      	mov	r6, r1
 8008bd6:	d007      	beq.n	8008be8 <__pow5mult+0x20>
 8008bd8:	4c25      	ldr	r4, [pc, #148]	@ (8008c70 <__pow5mult+0xa8>)
 8008bda:	3a01      	subs	r2, #1
 8008bdc:	2300      	movs	r3, #0
 8008bde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008be2:	f7ff fe9f 	bl	8008924 <__multadd>
 8008be6:	4606      	mov	r6, r0
 8008be8:	10ad      	asrs	r5, r5, #2
 8008bea:	d03d      	beq.n	8008c68 <__pow5mult+0xa0>
 8008bec:	69fc      	ldr	r4, [r7, #28]
 8008bee:	b97c      	cbnz	r4, 8008c10 <__pow5mult+0x48>
 8008bf0:	2010      	movs	r0, #16
 8008bf2:	f7ff fd7f 	bl	80086f4 <malloc>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	61f8      	str	r0, [r7, #28]
 8008bfa:	b928      	cbnz	r0, 8008c08 <__pow5mult+0x40>
 8008bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8008c74 <__pow5mult+0xac>)
 8008bfe:	481e      	ldr	r0, [pc, #120]	@ (8008c78 <__pow5mult+0xb0>)
 8008c00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c04:	f000 fbdc 	bl	80093c0 <__assert_func>
 8008c08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c0c:	6004      	str	r4, [r0, #0]
 8008c0e:	60c4      	str	r4, [r0, #12]
 8008c10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c18:	b94c      	cbnz	r4, 8008c2e <__pow5mult+0x66>
 8008c1a:	f240 2171 	movw	r1, #625	@ 0x271
 8008c1e:	4638      	mov	r0, r7
 8008c20:	f7ff ff12 	bl	8008a48 <__i2b>
 8008c24:	2300      	movs	r3, #0
 8008c26:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	6003      	str	r3, [r0, #0]
 8008c2e:	f04f 0900 	mov.w	r9, #0
 8008c32:	07eb      	lsls	r3, r5, #31
 8008c34:	d50a      	bpl.n	8008c4c <__pow5mult+0x84>
 8008c36:	4631      	mov	r1, r6
 8008c38:	4622      	mov	r2, r4
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	f7ff ff1a 	bl	8008a74 <__multiply>
 8008c40:	4631      	mov	r1, r6
 8008c42:	4680      	mov	r8, r0
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff fe4b 	bl	80088e0 <_Bfree>
 8008c4a:	4646      	mov	r6, r8
 8008c4c:	106d      	asrs	r5, r5, #1
 8008c4e:	d00b      	beq.n	8008c68 <__pow5mult+0xa0>
 8008c50:	6820      	ldr	r0, [r4, #0]
 8008c52:	b938      	cbnz	r0, 8008c64 <__pow5mult+0x9c>
 8008c54:	4622      	mov	r2, r4
 8008c56:	4621      	mov	r1, r4
 8008c58:	4638      	mov	r0, r7
 8008c5a:	f7ff ff0b 	bl	8008a74 <__multiply>
 8008c5e:	6020      	str	r0, [r4, #0]
 8008c60:	f8c0 9000 	str.w	r9, [r0]
 8008c64:	4604      	mov	r4, r0
 8008c66:	e7e4      	b.n	8008c32 <__pow5mult+0x6a>
 8008c68:	4630      	mov	r0, r6
 8008c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c6e:	bf00      	nop
 8008c70:	0800a9dc 	.word	0x0800a9dc
 8008c74:	0800a901 	.word	0x0800a901
 8008c78:	0800a981 	.word	0x0800a981

08008c7c <__lshift>:
 8008c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c80:	460c      	mov	r4, r1
 8008c82:	6849      	ldr	r1, [r1, #4]
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c8a:	68a3      	ldr	r3, [r4, #8]
 8008c8c:	4607      	mov	r7, r0
 8008c8e:	4691      	mov	r9, r2
 8008c90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c94:	f108 0601 	add.w	r6, r8, #1
 8008c98:	42b3      	cmp	r3, r6
 8008c9a:	db0b      	blt.n	8008cb4 <__lshift+0x38>
 8008c9c:	4638      	mov	r0, r7
 8008c9e:	f7ff fddf 	bl	8008860 <_Balloc>
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	b948      	cbnz	r0, 8008cba <__lshift+0x3e>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	4b28      	ldr	r3, [pc, #160]	@ (8008d4c <__lshift+0xd0>)
 8008caa:	4829      	ldr	r0, [pc, #164]	@ (8008d50 <__lshift+0xd4>)
 8008cac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008cb0:	f000 fb86 	bl	80093c0 <__assert_func>
 8008cb4:	3101      	adds	r1, #1
 8008cb6:	005b      	lsls	r3, r3, #1
 8008cb8:	e7ee      	b.n	8008c98 <__lshift+0x1c>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	f100 0114 	add.w	r1, r0, #20
 8008cc0:	f100 0210 	add.w	r2, r0, #16
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	4553      	cmp	r3, sl
 8008cc8:	db33      	blt.n	8008d32 <__lshift+0xb6>
 8008cca:	6920      	ldr	r0, [r4, #16]
 8008ccc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008cd0:	f104 0314 	add.w	r3, r4, #20
 8008cd4:	f019 091f 	ands.w	r9, r9, #31
 8008cd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008cdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ce0:	d02b      	beq.n	8008d3a <__lshift+0xbe>
 8008ce2:	f1c9 0e20 	rsb	lr, r9, #32
 8008ce6:	468a      	mov	sl, r1
 8008ce8:	2200      	movs	r2, #0
 8008cea:	6818      	ldr	r0, [r3, #0]
 8008cec:	fa00 f009 	lsl.w	r0, r0, r9
 8008cf0:	4310      	orrs	r0, r2
 8008cf2:	f84a 0b04 	str.w	r0, [sl], #4
 8008cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cfa:	459c      	cmp	ip, r3
 8008cfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d00:	d8f3      	bhi.n	8008cea <__lshift+0x6e>
 8008d02:	ebac 0304 	sub.w	r3, ip, r4
 8008d06:	3b15      	subs	r3, #21
 8008d08:	f023 0303 	bic.w	r3, r3, #3
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	f104 0015 	add.w	r0, r4, #21
 8008d12:	4584      	cmp	ip, r0
 8008d14:	bf38      	it	cc
 8008d16:	2304      	movcc	r3, #4
 8008d18:	50ca      	str	r2, [r1, r3]
 8008d1a:	b10a      	cbz	r2, 8008d20 <__lshift+0xa4>
 8008d1c:	f108 0602 	add.w	r6, r8, #2
 8008d20:	3e01      	subs	r6, #1
 8008d22:	4638      	mov	r0, r7
 8008d24:	612e      	str	r6, [r5, #16]
 8008d26:	4621      	mov	r1, r4
 8008d28:	f7ff fdda 	bl	80088e0 <_Bfree>
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d32:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d36:	3301      	adds	r3, #1
 8008d38:	e7c5      	b.n	8008cc6 <__lshift+0x4a>
 8008d3a:	3904      	subs	r1, #4
 8008d3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d40:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d44:	459c      	cmp	ip, r3
 8008d46:	d8f9      	bhi.n	8008d3c <__lshift+0xc0>
 8008d48:	e7ea      	b.n	8008d20 <__lshift+0xa4>
 8008d4a:	bf00      	nop
 8008d4c:	0800a970 	.word	0x0800a970
 8008d50:	0800a981 	.word	0x0800a981

08008d54 <__mcmp>:
 8008d54:	690a      	ldr	r2, [r1, #16]
 8008d56:	4603      	mov	r3, r0
 8008d58:	6900      	ldr	r0, [r0, #16]
 8008d5a:	1a80      	subs	r0, r0, r2
 8008d5c:	b530      	push	{r4, r5, lr}
 8008d5e:	d10e      	bne.n	8008d7e <__mcmp+0x2a>
 8008d60:	3314      	adds	r3, #20
 8008d62:	3114      	adds	r1, #20
 8008d64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d74:	4295      	cmp	r5, r2
 8008d76:	d003      	beq.n	8008d80 <__mcmp+0x2c>
 8008d78:	d205      	bcs.n	8008d86 <__mcmp+0x32>
 8008d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7e:	bd30      	pop	{r4, r5, pc}
 8008d80:	42a3      	cmp	r3, r4
 8008d82:	d3f3      	bcc.n	8008d6c <__mcmp+0x18>
 8008d84:	e7fb      	b.n	8008d7e <__mcmp+0x2a>
 8008d86:	2001      	movs	r0, #1
 8008d88:	e7f9      	b.n	8008d7e <__mcmp+0x2a>
	...

08008d8c <__mdiff>:
 8008d8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d90:	4689      	mov	r9, r1
 8008d92:	4606      	mov	r6, r0
 8008d94:	4611      	mov	r1, r2
 8008d96:	4648      	mov	r0, r9
 8008d98:	4614      	mov	r4, r2
 8008d9a:	f7ff ffdb 	bl	8008d54 <__mcmp>
 8008d9e:	1e05      	subs	r5, r0, #0
 8008da0:	d112      	bne.n	8008dc8 <__mdiff+0x3c>
 8008da2:	4629      	mov	r1, r5
 8008da4:	4630      	mov	r0, r6
 8008da6:	f7ff fd5b 	bl	8008860 <_Balloc>
 8008daa:	4602      	mov	r2, r0
 8008dac:	b928      	cbnz	r0, 8008dba <__mdiff+0x2e>
 8008dae:	4b3f      	ldr	r3, [pc, #252]	@ (8008eac <__mdiff+0x120>)
 8008db0:	f240 2137 	movw	r1, #567	@ 0x237
 8008db4:	483e      	ldr	r0, [pc, #248]	@ (8008eb0 <__mdiff+0x124>)
 8008db6:	f000 fb03 	bl	80093c0 <__assert_func>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008dc0:	4610      	mov	r0, r2
 8008dc2:	b003      	add	sp, #12
 8008dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dc8:	bfbc      	itt	lt
 8008dca:	464b      	movlt	r3, r9
 8008dcc:	46a1      	movlt	r9, r4
 8008dce:	4630      	mov	r0, r6
 8008dd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008dd4:	bfba      	itte	lt
 8008dd6:	461c      	movlt	r4, r3
 8008dd8:	2501      	movlt	r5, #1
 8008dda:	2500      	movge	r5, #0
 8008ddc:	f7ff fd40 	bl	8008860 <_Balloc>
 8008de0:	4602      	mov	r2, r0
 8008de2:	b918      	cbnz	r0, 8008dec <__mdiff+0x60>
 8008de4:	4b31      	ldr	r3, [pc, #196]	@ (8008eac <__mdiff+0x120>)
 8008de6:	f240 2145 	movw	r1, #581	@ 0x245
 8008dea:	e7e3      	b.n	8008db4 <__mdiff+0x28>
 8008dec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008df0:	6926      	ldr	r6, [r4, #16]
 8008df2:	60c5      	str	r5, [r0, #12]
 8008df4:	f109 0310 	add.w	r3, r9, #16
 8008df8:	f109 0514 	add.w	r5, r9, #20
 8008dfc:	f104 0e14 	add.w	lr, r4, #20
 8008e00:	f100 0b14 	add.w	fp, r0, #20
 8008e04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e0c:	9301      	str	r3, [sp, #4]
 8008e0e:	46d9      	mov	r9, fp
 8008e10:	f04f 0c00 	mov.w	ip, #0
 8008e14:	9b01      	ldr	r3, [sp, #4]
 8008e16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e1e:	9301      	str	r3, [sp, #4]
 8008e20:	fa1f f38a 	uxth.w	r3, sl
 8008e24:	4619      	mov	r1, r3
 8008e26:	b283      	uxth	r3, r0
 8008e28:	1acb      	subs	r3, r1, r3
 8008e2a:	0c00      	lsrs	r0, r0, #16
 8008e2c:	4463      	add	r3, ip
 8008e2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e3c:	4576      	cmp	r6, lr
 8008e3e:	f849 3b04 	str.w	r3, [r9], #4
 8008e42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e46:	d8e5      	bhi.n	8008e14 <__mdiff+0x88>
 8008e48:	1b33      	subs	r3, r6, r4
 8008e4a:	3b15      	subs	r3, #21
 8008e4c:	f023 0303 	bic.w	r3, r3, #3
 8008e50:	3415      	adds	r4, #21
 8008e52:	3304      	adds	r3, #4
 8008e54:	42a6      	cmp	r6, r4
 8008e56:	bf38      	it	cc
 8008e58:	2304      	movcc	r3, #4
 8008e5a:	441d      	add	r5, r3
 8008e5c:	445b      	add	r3, fp
 8008e5e:	461e      	mov	r6, r3
 8008e60:	462c      	mov	r4, r5
 8008e62:	4544      	cmp	r4, r8
 8008e64:	d30e      	bcc.n	8008e84 <__mdiff+0xf8>
 8008e66:	f108 0103 	add.w	r1, r8, #3
 8008e6a:	1b49      	subs	r1, r1, r5
 8008e6c:	f021 0103 	bic.w	r1, r1, #3
 8008e70:	3d03      	subs	r5, #3
 8008e72:	45a8      	cmp	r8, r5
 8008e74:	bf38      	it	cc
 8008e76:	2100      	movcc	r1, #0
 8008e78:	440b      	add	r3, r1
 8008e7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e7e:	b191      	cbz	r1, 8008ea6 <__mdiff+0x11a>
 8008e80:	6117      	str	r7, [r2, #16]
 8008e82:	e79d      	b.n	8008dc0 <__mdiff+0x34>
 8008e84:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e88:	46e6      	mov	lr, ip
 8008e8a:	0c08      	lsrs	r0, r1, #16
 8008e8c:	fa1c fc81 	uxtah	ip, ip, r1
 8008e90:	4471      	add	r1, lr
 8008e92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e96:	b289      	uxth	r1, r1
 8008e98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e9c:	f846 1b04 	str.w	r1, [r6], #4
 8008ea0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ea4:	e7dd      	b.n	8008e62 <__mdiff+0xd6>
 8008ea6:	3f01      	subs	r7, #1
 8008ea8:	e7e7      	b.n	8008e7a <__mdiff+0xee>
 8008eaa:	bf00      	nop
 8008eac:	0800a970 	.word	0x0800a970
 8008eb0:	0800a981 	.word	0x0800a981

08008eb4 <__d2b>:
 8008eb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008eb8:	460f      	mov	r7, r1
 8008eba:	2101      	movs	r1, #1
 8008ebc:	ec59 8b10 	vmov	r8, r9, d0
 8008ec0:	4616      	mov	r6, r2
 8008ec2:	f7ff fccd 	bl	8008860 <_Balloc>
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	b930      	cbnz	r0, 8008ed8 <__d2b+0x24>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	4b23      	ldr	r3, [pc, #140]	@ (8008f5c <__d2b+0xa8>)
 8008ece:	4824      	ldr	r0, [pc, #144]	@ (8008f60 <__d2b+0xac>)
 8008ed0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ed4:	f000 fa74 	bl	80093c0 <__assert_func>
 8008ed8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008edc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ee0:	b10d      	cbz	r5, 8008ee6 <__d2b+0x32>
 8008ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ee6:	9301      	str	r3, [sp, #4]
 8008ee8:	f1b8 0300 	subs.w	r3, r8, #0
 8008eec:	d023      	beq.n	8008f36 <__d2b+0x82>
 8008eee:	4668      	mov	r0, sp
 8008ef0:	9300      	str	r3, [sp, #0]
 8008ef2:	f7ff fd7c 	bl	80089ee <__lo0bits>
 8008ef6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008efa:	b1d0      	cbz	r0, 8008f32 <__d2b+0x7e>
 8008efc:	f1c0 0320 	rsb	r3, r0, #32
 8008f00:	fa02 f303 	lsl.w	r3, r2, r3
 8008f04:	430b      	orrs	r3, r1
 8008f06:	40c2      	lsrs	r2, r0
 8008f08:	6163      	str	r3, [r4, #20]
 8008f0a:	9201      	str	r2, [sp, #4]
 8008f0c:	9b01      	ldr	r3, [sp, #4]
 8008f0e:	61a3      	str	r3, [r4, #24]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	bf0c      	ite	eq
 8008f14:	2201      	moveq	r2, #1
 8008f16:	2202      	movne	r2, #2
 8008f18:	6122      	str	r2, [r4, #16]
 8008f1a:	b1a5      	cbz	r5, 8008f46 <__d2b+0x92>
 8008f1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f20:	4405      	add	r5, r0
 8008f22:	603d      	str	r5, [r7, #0]
 8008f24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f28:	6030      	str	r0, [r6, #0]
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	b003      	add	sp, #12
 8008f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f32:	6161      	str	r1, [r4, #20]
 8008f34:	e7ea      	b.n	8008f0c <__d2b+0x58>
 8008f36:	a801      	add	r0, sp, #4
 8008f38:	f7ff fd59 	bl	80089ee <__lo0bits>
 8008f3c:	9b01      	ldr	r3, [sp, #4]
 8008f3e:	6163      	str	r3, [r4, #20]
 8008f40:	3020      	adds	r0, #32
 8008f42:	2201      	movs	r2, #1
 8008f44:	e7e8      	b.n	8008f18 <__d2b+0x64>
 8008f46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f4e:	6038      	str	r0, [r7, #0]
 8008f50:	6918      	ldr	r0, [r3, #16]
 8008f52:	f7ff fd2d 	bl	80089b0 <__hi0bits>
 8008f56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f5a:	e7e5      	b.n	8008f28 <__d2b+0x74>
 8008f5c:	0800a970 	.word	0x0800a970
 8008f60:	0800a981 	.word	0x0800a981

08008f64 <__ssputs_r>:
 8008f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f68:	688e      	ldr	r6, [r1, #8]
 8008f6a:	461f      	mov	r7, r3
 8008f6c:	42be      	cmp	r6, r7
 8008f6e:	680b      	ldr	r3, [r1, #0]
 8008f70:	4682      	mov	sl, r0
 8008f72:	460c      	mov	r4, r1
 8008f74:	4690      	mov	r8, r2
 8008f76:	d82d      	bhi.n	8008fd4 <__ssputs_r+0x70>
 8008f78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f80:	d026      	beq.n	8008fd0 <__ssputs_r+0x6c>
 8008f82:	6965      	ldr	r5, [r4, #20]
 8008f84:	6909      	ldr	r1, [r1, #16]
 8008f86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f8a:	eba3 0901 	sub.w	r9, r3, r1
 8008f8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f92:	1c7b      	adds	r3, r7, #1
 8008f94:	444b      	add	r3, r9
 8008f96:	106d      	asrs	r5, r5, #1
 8008f98:	429d      	cmp	r5, r3
 8008f9a:	bf38      	it	cc
 8008f9c:	461d      	movcc	r5, r3
 8008f9e:	0553      	lsls	r3, r2, #21
 8008fa0:	d527      	bpl.n	8008ff2 <__ssputs_r+0x8e>
 8008fa2:	4629      	mov	r1, r5
 8008fa4:	f7ff fbd0 	bl	8008748 <_malloc_r>
 8008fa8:	4606      	mov	r6, r0
 8008faa:	b360      	cbz	r0, 8009006 <__ssputs_r+0xa2>
 8008fac:	6921      	ldr	r1, [r4, #16]
 8008fae:	464a      	mov	r2, r9
 8008fb0:	f7fe fcfb 	bl	80079aa <memcpy>
 8008fb4:	89a3      	ldrh	r3, [r4, #12]
 8008fb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	6126      	str	r6, [r4, #16]
 8008fc2:	6165      	str	r5, [r4, #20]
 8008fc4:	444e      	add	r6, r9
 8008fc6:	eba5 0509 	sub.w	r5, r5, r9
 8008fca:	6026      	str	r6, [r4, #0]
 8008fcc:	60a5      	str	r5, [r4, #8]
 8008fce:	463e      	mov	r6, r7
 8008fd0:	42be      	cmp	r6, r7
 8008fd2:	d900      	bls.n	8008fd6 <__ssputs_r+0x72>
 8008fd4:	463e      	mov	r6, r7
 8008fd6:	6820      	ldr	r0, [r4, #0]
 8008fd8:	4632      	mov	r2, r6
 8008fda:	4641      	mov	r1, r8
 8008fdc:	f000 f9c6 	bl	800936c <memmove>
 8008fe0:	68a3      	ldr	r3, [r4, #8]
 8008fe2:	1b9b      	subs	r3, r3, r6
 8008fe4:	60a3      	str	r3, [r4, #8]
 8008fe6:	6823      	ldr	r3, [r4, #0]
 8008fe8:	4433      	add	r3, r6
 8008fea:	6023      	str	r3, [r4, #0]
 8008fec:	2000      	movs	r0, #0
 8008fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ff2:	462a      	mov	r2, r5
 8008ff4:	f000 fa28 	bl	8009448 <_realloc_r>
 8008ff8:	4606      	mov	r6, r0
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	d1e0      	bne.n	8008fc0 <__ssputs_r+0x5c>
 8008ffe:	6921      	ldr	r1, [r4, #16]
 8009000:	4650      	mov	r0, sl
 8009002:	f7ff fb2d 	bl	8008660 <_free_r>
 8009006:	230c      	movs	r3, #12
 8009008:	f8ca 3000 	str.w	r3, [sl]
 800900c:	89a3      	ldrh	r3, [r4, #12]
 800900e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009012:	81a3      	strh	r3, [r4, #12]
 8009014:	f04f 30ff 	mov.w	r0, #4294967295
 8009018:	e7e9      	b.n	8008fee <__ssputs_r+0x8a>
	...

0800901c <_svfiprintf_r>:
 800901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009020:	4698      	mov	r8, r3
 8009022:	898b      	ldrh	r3, [r1, #12]
 8009024:	061b      	lsls	r3, r3, #24
 8009026:	b09d      	sub	sp, #116	@ 0x74
 8009028:	4607      	mov	r7, r0
 800902a:	460d      	mov	r5, r1
 800902c:	4614      	mov	r4, r2
 800902e:	d510      	bpl.n	8009052 <_svfiprintf_r+0x36>
 8009030:	690b      	ldr	r3, [r1, #16]
 8009032:	b973      	cbnz	r3, 8009052 <_svfiprintf_r+0x36>
 8009034:	2140      	movs	r1, #64	@ 0x40
 8009036:	f7ff fb87 	bl	8008748 <_malloc_r>
 800903a:	6028      	str	r0, [r5, #0]
 800903c:	6128      	str	r0, [r5, #16]
 800903e:	b930      	cbnz	r0, 800904e <_svfiprintf_r+0x32>
 8009040:	230c      	movs	r3, #12
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	f04f 30ff 	mov.w	r0, #4294967295
 8009048:	b01d      	add	sp, #116	@ 0x74
 800904a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800904e:	2340      	movs	r3, #64	@ 0x40
 8009050:	616b      	str	r3, [r5, #20]
 8009052:	2300      	movs	r3, #0
 8009054:	9309      	str	r3, [sp, #36]	@ 0x24
 8009056:	2320      	movs	r3, #32
 8009058:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800905c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009060:	2330      	movs	r3, #48	@ 0x30
 8009062:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009200 <_svfiprintf_r+0x1e4>
 8009066:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800906a:	f04f 0901 	mov.w	r9, #1
 800906e:	4623      	mov	r3, r4
 8009070:	469a      	mov	sl, r3
 8009072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009076:	b10a      	cbz	r2, 800907c <_svfiprintf_r+0x60>
 8009078:	2a25      	cmp	r2, #37	@ 0x25
 800907a:	d1f9      	bne.n	8009070 <_svfiprintf_r+0x54>
 800907c:	ebba 0b04 	subs.w	fp, sl, r4
 8009080:	d00b      	beq.n	800909a <_svfiprintf_r+0x7e>
 8009082:	465b      	mov	r3, fp
 8009084:	4622      	mov	r2, r4
 8009086:	4629      	mov	r1, r5
 8009088:	4638      	mov	r0, r7
 800908a:	f7ff ff6b 	bl	8008f64 <__ssputs_r>
 800908e:	3001      	adds	r0, #1
 8009090:	f000 80a7 	beq.w	80091e2 <_svfiprintf_r+0x1c6>
 8009094:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009096:	445a      	add	r2, fp
 8009098:	9209      	str	r2, [sp, #36]	@ 0x24
 800909a:	f89a 3000 	ldrb.w	r3, [sl]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 809f 	beq.w	80091e2 <_svfiprintf_r+0x1c6>
 80090a4:	2300      	movs	r3, #0
 80090a6:	f04f 32ff 	mov.w	r2, #4294967295
 80090aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090ae:	f10a 0a01 	add.w	sl, sl, #1
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	9307      	str	r3, [sp, #28]
 80090b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80090bc:	4654      	mov	r4, sl
 80090be:	2205      	movs	r2, #5
 80090c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c4:	484e      	ldr	r0, [pc, #312]	@ (8009200 <_svfiprintf_r+0x1e4>)
 80090c6:	f7f7 f883 	bl	80001d0 <memchr>
 80090ca:	9a04      	ldr	r2, [sp, #16]
 80090cc:	b9d8      	cbnz	r0, 8009106 <_svfiprintf_r+0xea>
 80090ce:	06d0      	lsls	r0, r2, #27
 80090d0:	bf44      	itt	mi
 80090d2:	2320      	movmi	r3, #32
 80090d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090d8:	0711      	lsls	r1, r2, #28
 80090da:	bf44      	itt	mi
 80090dc:	232b      	movmi	r3, #43	@ 0x2b
 80090de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090e2:	f89a 3000 	ldrb.w	r3, [sl]
 80090e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80090e8:	d015      	beq.n	8009116 <_svfiprintf_r+0xfa>
 80090ea:	9a07      	ldr	r2, [sp, #28]
 80090ec:	4654      	mov	r4, sl
 80090ee:	2000      	movs	r0, #0
 80090f0:	f04f 0c0a 	mov.w	ip, #10
 80090f4:	4621      	mov	r1, r4
 80090f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090fa:	3b30      	subs	r3, #48	@ 0x30
 80090fc:	2b09      	cmp	r3, #9
 80090fe:	d94b      	bls.n	8009198 <_svfiprintf_r+0x17c>
 8009100:	b1b0      	cbz	r0, 8009130 <_svfiprintf_r+0x114>
 8009102:	9207      	str	r2, [sp, #28]
 8009104:	e014      	b.n	8009130 <_svfiprintf_r+0x114>
 8009106:	eba0 0308 	sub.w	r3, r0, r8
 800910a:	fa09 f303 	lsl.w	r3, r9, r3
 800910e:	4313      	orrs	r3, r2
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	46a2      	mov	sl, r4
 8009114:	e7d2      	b.n	80090bc <_svfiprintf_r+0xa0>
 8009116:	9b03      	ldr	r3, [sp, #12]
 8009118:	1d19      	adds	r1, r3, #4
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	9103      	str	r1, [sp, #12]
 800911e:	2b00      	cmp	r3, #0
 8009120:	bfbb      	ittet	lt
 8009122:	425b      	neglt	r3, r3
 8009124:	f042 0202 	orrlt.w	r2, r2, #2
 8009128:	9307      	strge	r3, [sp, #28]
 800912a:	9307      	strlt	r3, [sp, #28]
 800912c:	bfb8      	it	lt
 800912e:	9204      	strlt	r2, [sp, #16]
 8009130:	7823      	ldrb	r3, [r4, #0]
 8009132:	2b2e      	cmp	r3, #46	@ 0x2e
 8009134:	d10a      	bne.n	800914c <_svfiprintf_r+0x130>
 8009136:	7863      	ldrb	r3, [r4, #1]
 8009138:	2b2a      	cmp	r3, #42	@ 0x2a
 800913a:	d132      	bne.n	80091a2 <_svfiprintf_r+0x186>
 800913c:	9b03      	ldr	r3, [sp, #12]
 800913e:	1d1a      	adds	r2, r3, #4
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	9203      	str	r2, [sp, #12]
 8009144:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009148:	3402      	adds	r4, #2
 800914a:	9305      	str	r3, [sp, #20]
 800914c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009210 <_svfiprintf_r+0x1f4>
 8009150:	7821      	ldrb	r1, [r4, #0]
 8009152:	2203      	movs	r2, #3
 8009154:	4650      	mov	r0, sl
 8009156:	f7f7 f83b 	bl	80001d0 <memchr>
 800915a:	b138      	cbz	r0, 800916c <_svfiprintf_r+0x150>
 800915c:	9b04      	ldr	r3, [sp, #16]
 800915e:	eba0 000a 	sub.w	r0, r0, sl
 8009162:	2240      	movs	r2, #64	@ 0x40
 8009164:	4082      	lsls	r2, r0
 8009166:	4313      	orrs	r3, r2
 8009168:	3401      	adds	r4, #1
 800916a:	9304      	str	r3, [sp, #16]
 800916c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009170:	4824      	ldr	r0, [pc, #144]	@ (8009204 <_svfiprintf_r+0x1e8>)
 8009172:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009176:	2206      	movs	r2, #6
 8009178:	f7f7 f82a 	bl	80001d0 <memchr>
 800917c:	2800      	cmp	r0, #0
 800917e:	d036      	beq.n	80091ee <_svfiprintf_r+0x1d2>
 8009180:	4b21      	ldr	r3, [pc, #132]	@ (8009208 <_svfiprintf_r+0x1ec>)
 8009182:	bb1b      	cbnz	r3, 80091cc <_svfiprintf_r+0x1b0>
 8009184:	9b03      	ldr	r3, [sp, #12]
 8009186:	3307      	adds	r3, #7
 8009188:	f023 0307 	bic.w	r3, r3, #7
 800918c:	3308      	adds	r3, #8
 800918e:	9303      	str	r3, [sp, #12]
 8009190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009192:	4433      	add	r3, r6
 8009194:	9309      	str	r3, [sp, #36]	@ 0x24
 8009196:	e76a      	b.n	800906e <_svfiprintf_r+0x52>
 8009198:	fb0c 3202 	mla	r2, ip, r2, r3
 800919c:	460c      	mov	r4, r1
 800919e:	2001      	movs	r0, #1
 80091a0:	e7a8      	b.n	80090f4 <_svfiprintf_r+0xd8>
 80091a2:	2300      	movs	r3, #0
 80091a4:	3401      	adds	r4, #1
 80091a6:	9305      	str	r3, [sp, #20]
 80091a8:	4619      	mov	r1, r3
 80091aa:	f04f 0c0a 	mov.w	ip, #10
 80091ae:	4620      	mov	r0, r4
 80091b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091b4:	3a30      	subs	r2, #48	@ 0x30
 80091b6:	2a09      	cmp	r2, #9
 80091b8:	d903      	bls.n	80091c2 <_svfiprintf_r+0x1a6>
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d0c6      	beq.n	800914c <_svfiprintf_r+0x130>
 80091be:	9105      	str	r1, [sp, #20]
 80091c0:	e7c4      	b.n	800914c <_svfiprintf_r+0x130>
 80091c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80091c6:	4604      	mov	r4, r0
 80091c8:	2301      	movs	r3, #1
 80091ca:	e7f0      	b.n	80091ae <_svfiprintf_r+0x192>
 80091cc:	ab03      	add	r3, sp, #12
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	462a      	mov	r2, r5
 80091d2:	4b0e      	ldr	r3, [pc, #56]	@ (800920c <_svfiprintf_r+0x1f0>)
 80091d4:	a904      	add	r1, sp, #16
 80091d6:	4638      	mov	r0, r7
 80091d8:	f7fd fe56 	bl	8006e88 <_printf_float>
 80091dc:	1c42      	adds	r2, r0, #1
 80091de:	4606      	mov	r6, r0
 80091e0:	d1d6      	bne.n	8009190 <_svfiprintf_r+0x174>
 80091e2:	89ab      	ldrh	r3, [r5, #12]
 80091e4:	065b      	lsls	r3, r3, #25
 80091e6:	f53f af2d 	bmi.w	8009044 <_svfiprintf_r+0x28>
 80091ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091ec:	e72c      	b.n	8009048 <_svfiprintf_r+0x2c>
 80091ee:	ab03      	add	r3, sp, #12
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	462a      	mov	r2, r5
 80091f4:	4b05      	ldr	r3, [pc, #20]	@ (800920c <_svfiprintf_r+0x1f0>)
 80091f6:	a904      	add	r1, sp, #16
 80091f8:	4638      	mov	r0, r7
 80091fa:	f7fe f8dd 	bl	80073b8 <_printf_i>
 80091fe:	e7ed      	b.n	80091dc <_svfiprintf_r+0x1c0>
 8009200:	0800aad8 	.word	0x0800aad8
 8009204:	0800aae2 	.word	0x0800aae2
 8009208:	08006e89 	.word	0x08006e89
 800920c:	08008f65 	.word	0x08008f65
 8009210:	0800aade 	.word	0x0800aade

08009214 <__sflush_r>:
 8009214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800921c:	0716      	lsls	r6, r2, #28
 800921e:	4605      	mov	r5, r0
 8009220:	460c      	mov	r4, r1
 8009222:	d454      	bmi.n	80092ce <__sflush_r+0xba>
 8009224:	684b      	ldr	r3, [r1, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	dc02      	bgt.n	8009230 <__sflush_r+0x1c>
 800922a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800922c:	2b00      	cmp	r3, #0
 800922e:	dd48      	ble.n	80092c2 <__sflush_r+0xae>
 8009230:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009232:	2e00      	cmp	r6, #0
 8009234:	d045      	beq.n	80092c2 <__sflush_r+0xae>
 8009236:	2300      	movs	r3, #0
 8009238:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800923c:	682f      	ldr	r7, [r5, #0]
 800923e:	6a21      	ldr	r1, [r4, #32]
 8009240:	602b      	str	r3, [r5, #0]
 8009242:	d030      	beq.n	80092a6 <__sflush_r+0x92>
 8009244:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009246:	89a3      	ldrh	r3, [r4, #12]
 8009248:	0759      	lsls	r1, r3, #29
 800924a:	d505      	bpl.n	8009258 <__sflush_r+0x44>
 800924c:	6863      	ldr	r3, [r4, #4]
 800924e:	1ad2      	subs	r2, r2, r3
 8009250:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009252:	b10b      	cbz	r3, 8009258 <__sflush_r+0x44>
 8009254:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009256:	1ad2      	subs	r2, r2, r3
 8009258:	2300      	movs	r3, #0
 800925a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800925c:	6a21      	ldr	r1, [r4, #32]
 800925e:	4628      	mov	r0, r5
 8009260:	47b0      	blx	r6
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	d106      	bne.n	8009276 <__sflush_r+0x62>
 8009268:	6829      	ldr	r1, [r5, #0]
 800926a:	291d      	cmp	r1, #29
 800926c:	d82b      	bhi.n	80092c6 <__sflush_r+0xb2>
 800926e:	4a2a      	ldr	r2, [pc, #168]	@ (8009318 <__sflush_r+0x104>)
 8009270:	410a      	asrs	r2, r1
 8009272:	07d6      	lsls	r6, r2, #31
 8009274:	d427      	bmi.n	80092c6 <__sflush_r+0xb2>
 8009276:	2200      	movs	r2, #0
 8009278:	6062      	str	r2, [r4, #4]
 800927a:	04d9      	lsls	r1, r3, #19
 800927c:	6922      	ldr	r2, [r4, #16]
 800927e:	6022      	str	r2, [r4, #0]
 8009280:	d504      	bpl.n	800928c <__sflush_r+0x78>
 8009282:	1c42      	adds	r2, r0, #1
 8009284:	d101      	bne.n	800928a <__sflush_r+0x76>
 8009286:	682b      	ldr	r3, [r5, #0]
 8009288:	b903      	cbnz	r3, 800928c <__sflush_r+0x78>
 800928a:	6560      	str	r0, [r4, #84]	@ 0x54
 800928c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800928e:	602f      	str	r7, [r5, #0]
 8009290:	b1b9      	cbz	r1, 80092c2 <__sflush_r+0xae>
 8009292:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009296:	4299      	cmp	r1, r3
 8009298:	d002      	beq.n	80092a0 <__sflush_r+0x8c>
 800929a:	4628      	mov	r0, r5
 800929c:	f7ff f9e0 	bl	8008660 <_free_r>
 80092a0:	2300      	movs	r3, #0
 80092a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80092a4:	e00d      	b.n	80092c2 <__sflush_r+0xae>
 80092a6:	2301      	movs	r3, #1
 80092a8:	4628      	mov	r0, r5
 80092aa:	47b0      	blx	r6
 80092ac:	4602      	mov	r2, r0
 80092ae:	1c50      	adds	r0, r2, #1
 80092b0:	d1c9      	bne.n	8009246 <__sflush_r+0x32>
 80092b2:	682b      	ldr	r3, [r5, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d0c6      	beq.n	8009246 <__sflush_r+0x32>
 80092b8:	2b1d      	cmp	r3, #29
 80092ba:	d001      	beq.n	80092c0 <__sflush_r+0xac>
 80092bc:	2b16      	cmp	r3, #22
 80092be:	d11e      	bne.n	80092fe <__sflush_r+0xea>
 80092c0:	602f      	str	r7, [r5, #0]
 80092c2:	2000      	movs	r0, #0
 80092c4:	e022      	b.n	800930c <__sflush_r+0xf8>
 80092c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ca:	b21b      	sxth	r3, r3
 80092cc:	e01b      	b.n	8009306 <__sflush_r+0xf2>
 80092ce:	690f      	ldr	r7, [r1, #16]
 80092d0:	2f00      	cmp	r7, #0
 80092d2:	d0f6      	beq.n	80092c2 <__sflush_r+0xae>
 80092d4:	0793      	lsls	r3, r2, #30
 80092d6:	680e      	ldr	r6, [r1, #0]
 80092d8:	bf08      	it	eq
 80092da:	694b      	ldreq	r3, [r1, #20]
 80092dc:	600f      	str	r7, [r1, #0]
 80092de:	bf18      	it	ne
 80092e0:	2300      	movne	r3, #0
 80092e2:	eba6 0807 	sub.w	r8, r6, r7
 80092e6:	608b      	str	r3, [r1, #8]
 80092e8:	f1b8 0f00 	cmp.w	r8, #0
 80092ec:	dde9      	ble.n	80092c2 <__sflush_r+0xae>
 80092ee:	6a21      	ldr	r1, [r4, #32]
 80092f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092f2:	4643      	mov	r3, r8
 80092f4:	463a      	mov	r2, r7
 80092f6:	4628      	mov	r0, r5
 80092f8:	47b0      	blx	r6
 80092fa:	2800      	cmp	r0, #0
 80092fc:	dc08      	bgt.n	8009310 <__sflush_r+0xfc>
 80092fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	f04f 30ff 	mov.w	r0, #4294967295
 800930c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009310:	4407      	add	r7, r0
 8009312:	eba8 0800 	sub.w	r8, r8, r0
 8009316:	e7e7      	b.n	80092e8 <__sflush_r+0xd4>
 8009318:	dfbffffe 	.word	0xdfbffffe

0800931c <_fflush_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	690b      	ldr	r3, [r1, #16]
 8009320:	4605      	mov	r5, r0
 8009322:	460c      	mov	r4, r1
 8009324:	b913      	cbnz	r3, 800932c <_fflush_r+0x10>
 8009326:	2500      	movs	r5, #0
 8009328:	4628      	mov	r0, r5
 800932a:	bd38      	pop	{r3, r4, r5, pc}
 800932c:	b118      	cbz	r0, 8009336 <_fflush_r+0x1a>
 800932e:	6a03      	ldr	r3, [r0, #32]
 8009330:	b90b      	cbnz	r3, 8009336 <_fflush_r+0x1a>
 8009332:	f7fe f9ed 	bl	8007710 <__sinit>
 8009336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d0f3      	beq.n	8009326 <_fflush_r+0xa>
 800933e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009340:	07d0      	lsls	r0, r2, #31
 8009342:	d404      	bmi.n	800934e <_fflush_r+0x32>
 8009344:	0599      	lsls	r1, r3, #22
 8009346:	d402      	bmi.n	800934e <_fflush_r+0x32>
 8009348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800934a:	f7fe fb2c 	bl	80079a6 <__retarget_lock_acquire_recursive>
 800934e:	4628      	mov	r0, r5
 8009350:	4621      	mov	r1, r4
 8009352:	f7ff ff5f 	bl	8009214 <__sflush_r>
 8009356:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009358:	07da      	lsls	r2, r3, #31
 800935a:	4605      	mov	r5, r0
 800935c:	d4e4      	bmi.n	8009328 <_fflush_r+0xc>
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	059b      	lsls	r3, r3, #22
 8009362:	d4e1      	bmi.n	8009328 <_fflush_r+0xc>
 8009364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009366:	f7fe fb1f 	bl	80079a8 <__retarget_lock_release_recursive>
 800936a:	e7dd      	b.n	8009328 <_fflush_r+0xc>

0800936c <memmove>:
 800936c:	4288      	cmp	r0, r1
 800936e:	b510      	push	{r4, lr}
 8009370:	eb01 0402 	add.w	r4, r1, r2
 8009374:	d902      	bls.n	800937c <memmove+0x10>
 8009376:	4284      	cmp	r4, r0
 8009378:	4623      	mov	r3, r4
 800937a:	d807      	bhi.n	800938c <memmove+0x20>
 800937c:	1e43      	subs	r3, r0, #1
 800937e:	42a1      	cmp	r1, r4
 8009380:	d008      	beq.n	8009394 <memmove+0x28>
 8009382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009386:	f803 2f01 	strb.w	r2, [r3, #1]!
 800938a:	e7f8      	b.n	800937e <memmove+0x12>
 800938c:	4402      	add	r2, r0
 800938e:	4601      	mov	r1, r0
 8009390:	428a      	cmp	r2, r1
 8009392:	d100      	bne.n	8009396 <memmove+0x2a>
 8009394:	bd10      	pop	{r4, pc}
 8009396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800939a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800939e:	e7f7      	b.n	8009390 <memmove+0x24>

080093a0 <_sbrk_r>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4d06      	ldr	r5, [pc, #24]	@ (80093bc <_sbrk_r+0x1c>)
 80093a4:	2300      	movs	r3, #0
 80093a6:	4604      	mov	r4, r0
 80093a8:	4608      	mov	r0, r1
 80093aa:	602b      	str	r3, [r5, #0]
 80093ac:	f7f8 fe56 	bl	800205c <_sbrk>
 80093b0:	1c43      	adds	r3, r0, #1
 80093b2:	d102      	bne.n	80093ba <_sbrk_r+0x1a>
 80093b4:	682b      	ldr	r3, [r5, #0]
 80093b6:	b103      	cbz	r3, 80093ba <_sbrk_r+0x1a>
 80093b8:	6023      	str	r3, [r4, #0]
 80093ba:	bd38      	pop	{r3, r4, r5, pc}
 80093bc:	20000c98 	.word	0x20000c98

080093c0 <__assert_func>:
 80093c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093c2:	4614      	mov	r4, r2
 80093c4:	461a      	mov	r2, r3
 80093c6:	4b09      	ldr	r3, [pc, #36]	@ (80093ec <__assert_func+0x2c>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4605      	mov	r5, r0
 80093cc:	68d8      	ldr	r0, [r3, #12]
 80093ce:	b954      	cbnz	r4, 80093e6 <__assert_func+0x26>
 80093d0:	4b07      	ldr	r3, [pc, #28]	@ (80093f0 <__assert_func+0x30>)
 80093d2:	461c      	mov	r4, r3
 80093d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093d8:	9100      	str	r1, [sp, #0]
 80093da:	462b      	mov	r3, r5
 80093dc:	4905      	ldr	r1, [pc, #20]	@ (80093f4 <__assert_func+0x34>)
 80093de:	f000 f86f 	bl	80094c0 <fiprintf>
 80093e2:	f000 f87f 	bl	80094e4 <abort>
 80093e6:	4b04      	ldr	r3, [pc, #16]	@ (80093f8 <__assert_func+0x38>)
 80093e8:	e7f4      	b.n	80093d4 <__assert_func+0x14>
 80093ea:	bf00      	nop
 80093ec:	2000001c 	.word	0x2000001c
 80093f0:	0800ab2e 	.word	0x0800ab2e
 80093f4:	0800ab00 	.word	0x0800ab00
 80093f8:	0800aaf3 	.word	0x0800aaf3

080093fc <_calloc_r>:
 80093fc:	b570      	push	{r4, r5, r6, lr}
 80093fe:	fba1 5402 	umull	r5, r4, r1, r2
 8009402:	b93c      	cbnz	r4, 8009414 <_calloc_r+0x18>
 8009404:	4629      	mov	r1, r5
 8009406:	f7ff f99f 	bl	8008748 <_malloc_r>
 800940a:	4606      	mov	r6, r0
 800940c:	b928      	cbnz	r0, 800941a <_calloc_r+0x1e>
 800940e:	2600      	movs	r6, #0
 8009410:	4630      	mov	r0, r6
 8009412:	bd70      	pop	{r4, r5, r6, pc}
 8009414:	220c      	movs	r2, #12
 8009416:	6002      	str	r2, [r0, #0]
 8009418:	e7f9      	b.n	800940e <_calloc_r+0x12>
 800941a:	462a      	mov	r2, r5
 800941c:	4621      	mov	r1, r4
 800941e:	f7fe fa44 	bl	80078aa <memset>
 8009422:	e7f5      	b.n	8009410 <_calloc_r+0x14>

08009424 <__ascii_mbtowc>:
 8009424:	b082      	sub	sp, #8
 8009426:	b901      	cbnz	r1, 800942a <__ascii_mbtowc+0x6>
 8009428:	a901      	add	r1, sp, #4
 800942a:	b142      	cbz	r2, 800943e <__ascii_mbtowc+0x1a>
 800942c:	b14b      	cbz	r3, 8009442 <__ascii_mbtowc+0x1e>
 800942e:	7813      	ldrb	r3, [r2, #0]
 8009430:	600b      	str	r3, [r1, #0]
 8009432:	7812      	ldrb	r2, [r2, #0]
 8009434:	1e10      	subs	r0, r2, #0
 8009436:	bf18      	it	ne
 8009438:	2001      	movne	r0, #1
 800943a:	b002      	add	sp, #8
 800943c:	4770      	bx	lr
 800943e:	4610      	mov	r0, r2
 8009440:	e7fb      	b.n	800943a <__ascii_mbtowc+0x16>
 8009442:	f06f 0001 	mvn.w	r0, #1
 8009446:	e7f8      	b.n	800943a <__ascii_mbtowc+0x16>

08009448 <_realloc_r>:
 8009448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800944c:	4680      	mov	r8, r0
 800944e:	4615      	mov	r5, r2
 8009450:	460c      	mov	r4, r1
 8009452:	b921      	cbnz	r1, 800945e <_realloc_r+0x16>
 8009454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009458:	4611      	mov	r1, r2
 800945a:	f7ff b975 	b.w	8008748 <_malloc_r>
 800945e:	b92a      	cbnz	r2, 800946c <_realloc_r+0x24>
 8009460:	f7ff f8fe 	bl	8008660 <_free_r>
 8009464:	2400      	movs	r4, #0
 8009466:	4620      	mov	r0, r4
 8009468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800946c:	f000 f841 	bl	80094f2 <_malloc_usable_size_r>
 8009470:	4285      	cmp	r5, r0
 8009472:	4606      	mov	r6, r0
 8009474:	d802      	bhi.n	800947c <_realloc_r+0x34>
 8009476:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800947a:	d8f4      	bhi.n	8009466 <_realloc_r+0x1e>
 800947c:	4629      	mov	r1, r5
 800947e:	4640      	mov	r0, r8
 8009480:	f7ff f962 	bl	8008748 <_malloc_r>
 8009484:	4607      	mov	r7, r0
 8009486:	2800      	cmp	r0, #0
 8009488:	d0ec      	beq.n	8009464 <_realloc_r+0x1c>
 800948a:	42b5      	cmp	r5, r6
 800948c:	462a      	mov	r2, r5
 800948e:	4621      	mov	r1, r4
 8009490:	bf28      	it	cs
 8009492:	4632      	movcs	r2, r6
 8009494:	f7fe fa89 	bl	80079aa <memcpy>
 8009498:	4621      	mov	r1, r4
 800949a:	4640      	mov	r0, r8
 800949c:	f7ff f8e0 	bl	8008660 <_free_r>
 80094a0:	463c      	mov	r4, r7
 80094a2:	e7e0      	b.n	8009466 <_realloc_r+0x1e>

080094a4 <__ascii_wctomb>:
 80094a4:	4603      	mov	r3, r0
 80094a6:	4608      	mov	r0, r1
 80094a8:	b141      	cbz	r1, 80094bc <__ascii_wctomb+0x18>
 80094aa:	2aff      	cmp	r2, #255	@ 0xff
 80094ac:	d904      	bls.n	80094b8 <__ascii_wctomb+0x14>
 80094ae:	228a      	movs	r2, #138	@ 0x8a
 80094b0:	601a      	str	r2, [r3, #0]
 80094b2:	f04f 30ff 	mov.w	r0, #4294967295
 80094b6:	4770      	bx	lr
 80094b8:	700a      	strb	r2, [r1, #0]
 80094ba:	2001      	movs	r0, #1
 80094bc:	4770      	bx	lr
	...

080094c0 <fiprintf>:
 80094c0:	b40e      	push	{r1, r2, r3}
 80094c2:	b503      	push	{r0, r1, lr}
 80094c4:	4601      	mov	r1, r0
 80094c6:	ab03      	add	r3, sp, #12
 80094c8:	4805      	ldr	r0, [pc, #20]	@ (80094e0 <fiprintf+0x20>)
 80094ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80094ce:	6800      	ldr	r0, [r0, #0]
 80094d0:	9301      	str	r3, [sp, #4]
 80094d2:	f000 f83f 	bl	8009554 <_vfiprintf_r>
 80094d6:	b002      	add	sp, #8
 80094d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80094dc:	b003      	add	sp, #12
 80094de:	4770      	bx	lr
 80094e0:	2000001c 	.word	0x2000001c

080094e4 <abort>:
 80094e4:	b508      	push	{r3, lr}
 80094e6:	2006      	movs	r0, #6
 80094e8:	f000 fa08 	bl	80098fc <raise>
 80094ec:	2001      	movs	r0, #1
 80094ee:	f7f8 fd3d 	bl	8001f6c <_exit>

080094f2 <_malloc_usable_size_r>:
 80094f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094f6:	1f18      	subs	r0, r3, #4
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	bfbc      	itt	lt
 80094fc:	580b      	ldrlt	r3, [r1, r0]
 80094fe:	18c0      	addlt	r0, r0, r3
 8009500:	4770      	bx	lr

08009502 <__sfputc_r>:
 8009502:	6893      	ldr	r3, [r2, #8]
 8009504:	3b01      	subs	r3, #1
 8009506:	2b00      	cmp	r3, #0
 8009508:	b410      	push	{r4}
 800950a:	6093      	str	r3, [r2, #8]
 800950c:	da08      	bge.n	8009520 <__sfputc_r+0x1e>
 800950e:	6994      	ldr	r4, [r2, #24]
 8009510:	42a3      	cmp	r3, r4
 8009512:	db01      	blt.n	8009518 <__sfputc_r+0x16>
 8009514:	290a      	cmp	r1, #10
 8009516:	d103      	bne.n	8009520 <__sfputc_r+0x1e>
 8009518:	f85d 4b04 	ldr.w	r4, [sp], #4
 800951c:	f000 b932 	b.w	8009784 <__swbuf_r>
 8009520:	6813      	ldr	r3, [r2, #0]
 8009522:	1c58      	adds	r0, r3, #1
 8009524:	6010      	str	r0, [r2, #0]
 8009526:	7019      	strb	r1, [r3, #0]
 8009528:	4608      	mov	r0, r1
 800952a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800952e:	4770      	bx	lr

08009530 <__sfputs_r>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	4614      	mov	r4, r2
 8009538:	18d5      	adds	r5, r2, r3
 800953a:	42ac      	cmp	r4, r5
 800953c:	d101      	bne.n	8009542 <__sfputs_r+0x12>
 800953e:	2000      	movs	r0, #0
 8009540:	e007      	b.n	8009552 <__sfputs_r+0x22>
 8009542:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009546:	463a      	mov	r2, r7
 8009548:	4630      	mov	r0, r6
 800954a:	f7ff ffda 	bl	8009502 <__sfputc_r>
 800954e:	1c43      	adds	r3, r0, #1
 8009550:	d1f3      	bne.n	800953a <__sfputs_r+0xa>
 8009552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009554 <_vfiprintf_r>:
 8009554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009558:	460d      	mov	r5, r1
 800955a:	b09d      	sub	sp, #116	@ 0x74
 800955c:	4614      	mov	r4, r2
 800955e:	4698      	mov	r8, r3
 8009560:	4606      	mov	r6, r0
 8009562:	b118      	cbz	r0, 800956c <_vfiprintf_r+0x18>
 8009564:	6a03      	ldr	r3, [r0, #32]
 8009566:	b90b      	cbnz	r3, 800956c <_vfiprintf_r+0x18>
 8009568:	f7fe f8d2 	bl	8007710 <__sinit>
 800956c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800956e:	07d9      	lsls	r1, r3, #31
 8009570:	d405      	bmi.n	800957e <_vfiprintf_r+0x2a>
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	059a      	lsls	r2, r3, #22
 8009576:	d402      	bmi.n	800957e <_vfiprintf_r+0x2a>
 8009578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800957a:	f7fe fa14 	bl	80079a6 <__retarget_lock_acquire_recursive>
 800957e:	89ab      	ldrh	r3, [r5, #12]
 8009580:	071b      	lsls	r3, r3, #28
 8009582:	d501      	bpl.n	8009588 <_vfiprintf_r+0x34>
 8009584:	692b      	ldr	r3, [r5, #16]
 8009586:	b99b      	cbnz	r3, 80095b0 <_vfiprintf_r+0x5c>
 8009588:	4629      	mov	r1, r5
 800958a:	4630      	mov	r0, r6
 800958c:	f000 f938 	bl	8009800 <__swsetup_r>
 8009590:	b170      	cbz	r0, 80095b0 <_vfiprintf_r+0x5c>
 8009592:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009594:	07dc      	lsls	r4, r3, #31
 8009596:	d504      	bpl.n	80095a2 <_vfiprintf_r+0x4e>
 8009598:	f04f 30ff 	mov.w	r0, #4294967295
 800959c:	b01d      	add	sp, #116	@ 0x74
 800959e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a2:	89ab      	ldrh	r3, [r5, #12]
 80095a4:	0598      	lsls	r0, r3, #22
 80095a6:	d4f7      	bmi.n	8009598 <_vfiprintf_r+0x44>
 80095a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095aa:	f7fe f9fd 	bl	80079a8 <__retarget_lock_release_recursive>
 80095ae:	e7f3      	b.n	8009598 <_vfiprintf_r+0x44>
 80095b0:	2300      	movs	r3, #0
 80095b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80095b4:	2320      	movs	r3, #32
 80095b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80095be:	2330      	movs	r3, #48	@ 0x30
 80095c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009770 <_vfiprintf_r+0x21c>
 80095c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095c8:	f04f 0901 	mov.w	r9, #1
 80095cc:	4623      	mov	r3, r4
 80095ce:	469a      	mov	sl, r3
 80095d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095d4:	b10a      	cbz	r2, 80095da <_vfiprintf_r+0x86>
 80095d6:	2a25      	cmp	r2, #37	@ 0x25
 80095d8:	d1f9      	bne.n	80095ce <_vfiprintf_r+0x7a>
 80095da:	ebba 0b04 	subs.w	fp, sl, r4
 80095de:	d00b      	beq.n	80095f8 <_vfiprintf_r+0xa4>
 80095e0:	465b      	mov	r3, fp
 80095e2:	4622      	mov	r2, r4
 80095e4:	4629      	mov	r1, r5
 80095e6:	4630      	mov	r0, r6
 80095e8:	f7ff ffa2 	bl	8009530 <__sfputs_r>
 80095ec:	3001      	adds	r0, #1
 80095ee:	f000 80a7 	beq.w	8009740 <_vfiprintf_r+0x1ec>
 80095f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095f4:	445a      	add	r2, fp
 80095f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80095f8:	f89a 3000 	ldrb.w	r3, [sl]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f000 809f 	beq.w	8009740 <_vfiprintf_r+0x1ec>
 8009602:	2300      	movs	r3, #0
 8009604:	f04f 32ff 	mov.w	r2, #4294967295
 8009608:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800960c:	f10a 0a01 	add.w	sl, sl, #1
 8009610:	9304      	str	r3, [sp, #16]
 8009612:	9307      	str	r3, [sp, #28]
 8009614:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009618:	931a      	str	r3, [sp, #104]	@ 0x68
 800961a:	4654      	mov	r4, sl
 800961c:	2205      	movs	r2, #5
 800961e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009622:	4853      	ldr	r0, [pc, #332]	@ (8009770 <_vfiprintf_r+0x21c>)
 8009624:	f7f6 fdd4 	bl	80001d0 <memchr>
 8009628:	9a04      	ldr	r2, [sp, #16]
 800962a:	b9d8      	cbnz	r0, 8009664 <_vfiprintf_r+0x110>
 800962c:	06d1      	lsls	r1, r2, #27
 800962e:	bf44      	itt	mi
 8009630:	2320      	movmi	r3, #32
 8009632:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009636:	0713      	lsls	r3, r2, #28
 8009638:	bf44      	itt	mi
 800963a:	232b      	movmi	r3, #43	@ 0x2b
 800963c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009640:	f89a 3000 	ldrb.w	r3, [sl]
 8009644:	2b2a      	cmp	r3, #42	@ 0x2a
 8009646:	d015      	beq.n	8009674 <_vfiprintf_r+0x120>
 8009648:	9a07      	ldr	r2, [sp, #28]
 800964a:	4654      	mov	r4, sl
 800964c:	2000      	movs	r0, #0
 800964e:	f04f 0c0a 	mov.w	ip, #10
 8009652:	4621      	mov	r1, r4
 8009654:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009658:	3b30      	subs	r3, #48	@ 0x30
 800965a:	2b09      	cmp	r3, #9
 800965c:	d94b      	bls.n	80096f6 <_vfiprintf_r+0x1a2>
 800965e:	b1b0      	cbz	r0, 800968e <_vfiprintf_r+0x13a>
 8009660:	9207      	str	r2, [sp, #28]
 8009662:	e014      	b.n	800968e <_vfiprintf_r+0x13a>
 8009664:	eba0 0308 	sub.w	r3, r0, r8
 8009668:	fa09 f303 	lsl.w	r3, r9, r3
 800966c:	4313      	orrs	r3, r2
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	46a2      	mov	sl, r4
 8009672:	e7d2      	b.n	800961a <_vfiprintf_r+0xc6>
 8009674:	9b03      	ldr	r3, [sp, #12]
 8009676:	1d19      	adds	r1, r3, #4
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	9103      	str	r1, [sp, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	bfbb      	ittet	lt
 8009680:	425b      	neglt	r3, r3
 8009682:	f042 0202 	orrlt.w	r2, r2, #2
 8009686:	9307      	strge	r3, [sp, #28]
 8009688:	9307      	strlt	r3, [sp, #28]
 800968a:	bfb8      	it	lt
 800968c:	9204      	strlt	r2, [sp, #16]
 800968e:	7823      	ldrb	r3, [r4, #0]
 8009690:	2b2e      	cmp	r3, #46	@ 0x2e
 8009692:	d10a      	bne.n	80096aa <_vfiprintf_r+0x156>
 8009694:	7863      	ldrb	r3, [r4, #1]
 8009696:	2b2a      	cmp	r3, #42	@ 0x2a
 8009698:	d132      	bne.n	8009700 <_vfiprintf_r+0x1ac>
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	1d1a      	adds	r2, r3, #4
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	9203      	str	r2, [sp, #12]
 80096a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096a6:	3402      	adds	r4, #2
 80096a8:	9305      	str	r3, [sp, #20]
 80096aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009780 <_vfiprintf_r+0x22c>
 80096ae:	7821      	ldrb	r1, [r4, #0]
 80096b0:	2203      	movs	r2, #3
 80096b2:	4650      	mov	r0, sl
 80096b4:	f7f6 fd8c 	bl	80001d0 <memchr>
 80096b8:	b138      	cbz	r0, 80096ca <_vfiprintf_r+0x176>
 80096ba:	9b04      	ldr	r3, [sp, #16]
 80096bc:	eba0 000a 	sub.w	r0, r0, sl
 80096c0:	2240      	movs	r2, #64	@ 0x40
 80096c2:	4082      	lsls	r2, r0
 80096c4:	4313      	orrs	r3, r2
 80096c6:	3401      	adds	r4, #1
 80096c8:	9304      	str	r3, [sp, #16]
 80096ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ce:	4829      	ldr	r0, [pc, #164]	@ (8009774 <_vfiprintf_r+0x220>)
 80096d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096d4:	2206      	movs	r2, #6
 80096d6:	f7f6 fd7b 	bl	80001d0 <memchr>
 80096da:	2800      	cmp	r0, #0
 80096dc:	d03f      	beq.n	800975e <_vfiprintf_r+0x20a>
 80096de:	4b26      	ldr	r3, [pc, #152]	@ (8009778 <_vfiprintf_r+0x224>)
 80096e0:	bb1b      	cbnz	r3, 800972a <_vfiprintf_r+0x1d6>
 80096e2:	9b03      	ldr	r3, [sp, #12]
 80096e4:	3307      	adds	r3, #7
 80096e6:	f023 0307 	bic.w	r3, r3, #7
 80096ea:	3308      	adds	r3, #8
 80096ec:	9303      	str	r3, [sp, #12]
 80096ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f0:	443b      	add	r3, r7
 80096f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80096f4:	e76a      	b.n	80095cc <_vfiprintf_r+0x78>
 80096f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80096fa:	460c      	mov	r4, r1
 80096fc:	2001      	movs	r0, #1
 80096fe:	e7a8      	b.n	8009652 <_vfiprintf_r+0xfe>
 8009700:	2300      	movs	r3, #0
 8009702:	3401      	adds	r4, #1
 8009704:	9305      	str	r3, [sp, #20]
 8009706:	4619      	mov	r1, r3
 8009708:	f04f 0c0a 	mov.w	ip, #10
 800970c:	4620      	mov	r0, r4
 800970e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009712:	3a30      	subs	r2, #48	@ 0x30
 8009714:	2a09      	cmp	r2, #9
 8009716:	d903      	bls.n	8009720 <_vfiprintf_r+0x1cc>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d0c6      	beq.n	80096aa <_vfiprintf_r+0x156>
 800971c:	9105      	str	r1, [sp, #20]
 800971e:	e7c4      	b.n	80096aa <_vfiprintf_r+0x156>
 8009720:	fb0c 2101 	mla	r1, ip, r1, r2
 8009724:	4604      	mov	r4, r0
 8009726:	2301      	movs	r3, #1
 8009728:	e7f0      	b.n	800970c <_vfiprintf_r+0x1b8>
 800972a:	ab03      	add	r3, sp, #12
 800972c:	9300      	str	r3, [sp, #0]
 800972e:	462a      	mov	r2, r5
 8009730:	4b12      	ldr	r3, [pc, #72]	@ (800977c <_vfiprintf_r+0x228>)
 8009732:	a904      	add	r1, sp, #16
 8009734:	4630      	mov	r0, r6
 8009736:	f7fd fba7 	bl	8006e88 <_printf_float>
 800973a:	4607      	mov	r7, r0
 800973c:	1c78      	adds	r0, r7, #1
 800973e:	d1d6      	bne.n	80096ee <_vfiprintf_r+0x19a>
 8009740:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009742:	07d9      	lsls	r1, r3, #31
 8009744:	d405      	bmi.n	8009752 <_vfiprintf_r+0x1fe>
 8009746:	89ab      	ldrh	r3, [r5, #12]
 8009748:	059a      	lsls	r2, r3, #22
 800974a:	d402      	bmi.n	8009752 <_vfiprintf_r+0x1fe>
 800974c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800974e:	f7fe f92b 	bl	80079a8 <__retarget_lock_release_recursive>
 8009752:	89ab      	ldrh	r3, [r5, #12]
 8009754:	065b      	lsls	r3, r3, #25
 8009756:	f53f af1f 	bmi.w	8009598 <_vfiprintf_r+0x44>
 800975a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800975c:	e71e      	b.n	800959c <_vfiprintf_r+0x48>
 800975e:	ab03      	add	r3, sp, #12
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	462a      	mov	r2, r5
 8009764:	4b05      	ldr	r3, [pc, #20]	@ (800977c <_vfiprintf_r+0x228>)
 8009766:	a904      	add	r1, sp, #16
 8009768:	4630      	mov	r0, r6
 800976a:	f7fd fe25 	bl	80073b8 <_printf_i>
 800976e:	e7e4      	b.n	800973a <_vfiprintf_r+0x1e6>
 8009770:	0800aad8 	.word	0x0800aad8
 8009774:	0800aae2 	.word	0x0800aae2
 8009778:	08006e89 	.word	0x08006e89
 800977c:	08009531 	.word	0x08009531
 8009780:	0800aade 	.word	0x0800aade

08009784 <__swbuf_r>:
 8009784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009786:	460e      	mov	r6, r1
 8009788:	4614      	mov	r4, r2
 800978a:	4605      	mov	r5, r0
 800978c:	b118      	cbz	r0, 8009796 <__swbuf_r+0x12>
 800978e:	6a03      	ldr	r3, [r0, #32]
 8009790:	b90b      	cbnz	r3, 8009796 <__swbuf_r+0x12>
 8009792:	f7fd ffbd 	bl	8007710 <__sinit>
 8009796:	69a3      	ldr	r3, [r4, #24]
 8009798:	60a3      	str	r3, [r4, #8]
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	071a      	lsls	r2, r3, #28
 800979e:	d501      	bpl.n	80097a4 <__swbuf_r+0x20>
 80097a0:	6923      	ldr	r3, [r4, #16]
 80097a2:	b943      	cbnz	r3, 80097b6 <__swbuf_r+0x32>
 80097a4:	4621      	mov	r1, r4
 80097a6:	4628      	mov	r0, r5
 80097a8:	f000 f82a 	bl	8009800 <__swsetup_r>
 80097ac:	b118      	cbz	r0, 80097b6 <__swbuf_r+0x32>
 80097ae:	f04f 37ff 	mov.w	r7, #4294967295
 80097b2:	4638      	mov	r0, r7
 80097b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	6922      	ldr	r2, [r4, #16]
 80097ba:	1a98      	subs	r0, r3, r2
 80097bc:	6963      	ldr	r3, [r4, #20]
 80097be:	b2f6      	uxtb	r6, r6
 80097c0:	4283      	cmp	r3, r0
 80097c2:	4637      	mov	r7, r6
 80097c4:	dc05      	bgt.n	80097d2 <__swbuf_r+0x4e>
 80097c6:	4621      	mov	r1, r4
 80097c8:	4628      	mov	r0, r5
 80097ca:	f7ff fda7 	bl	800931c <_fflush_r>
 80097ce:	2800      	cmp	r0, #0
 80097d0:	d1ed      	bne.n	80097ae <__swbuf_r+0x2a>
 80097d2:	68a3      	ldr	r3, [r4, #8]
 80097d4:	3b01      	subs	r3, #1
 80097d6:	60a3      	str	r3, [r4, #8]
 80097d8:	6823      	ldr	r3, [r4, #0]
 80097da:	1c5a      	adds	r2, r3, #1
 80097dc:	6022      	str	r2, [r4, #0]
 80097de:	701e      	strb	r6, [r3, #0]
 80097e0:	6962      	ldr	r2, [r4, #20]
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d004      	beq.n	80097f2 <__swbuf_r+0x6e>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	07db      	lsls	r3, r3, #31
 80097ec:	d5e1      	bpl.n	80097b2 <__swbuf_r+0x2e>
 80097ee:	2e0a      	cmp	r6, #10
 80097f0:	d1df      	bne.n	80097b2 <__swbuf_r+0x2e>
 80097f2:	4621      	mov	r1, r4
 80097f4:	4628      	mov	r0, r5
 80097f6:	f7ff fd91 	bl	800931c <_fflush_r>
 80097fa:	2800      	cmp	r0, #0
 80097fc:	d0d9      	beq.n	80097b2 <__swbuf_r+0x2e>
 80097fe:	e7d6      	b.n	80097ae <__swbuf_r+0x2a>

08009800 <__swsetup_r>:
 8009800:	b538      	push	{r3, r4, r5, lr}
 8009802:	4b29      	ldr	r3, [pc, #164]	@ (80098a8 <__swsetup_r+0xa8>)
 8009804:	4605      	mov	r5, r0
 8009806:	6818      	ldr	r0, [r3, #0]
 8009808:	460c      	mov	r4, r1
 800980a:	b118      	cbz	r0, 8009814 <__swsetup_r+0x14>
 800980c:	6a03      	ldr	r3, [r0, #32]
 800980e:	b90b      	cbnz	r3, 8009814 <__swsetup_r+0x14>
 8009810:	f7fd ff7e 	bl	8007710 <__sinit>
 8009814:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009818:	0719      	lsls	r1, r3, #28
 800981a:	d422      	bmi.n	8009862 <__swsetup_r+0x62>
 800981c:	06da      	lsls	r2, r3, #27
 800981e:	d407      	bmi.n	8009830 <__swsetup_r+0x30>
 8009820:	2209      	movs	r2, #9
 8009822:	602a      	str	r2, [r5, #0]
 8009824:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009828:	81a3      	strh	r3, [r4, #12]
 800982a:	f04f 30ff 	mov.w	r0, #4294967295
 800982e:	e033      	b.n	8009898 <__swsetup_r+0x98>
 8009830:	0758      	lsls	r0, r3, #29
 8009832:	d512      	bpl.n	800985a <__swsetup_r+0x5a>
 8009834:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009836:	b141      	cbz	r1, 800984a <__swsetup_r+0x4a>
 8009838:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800983c:	4299      	cmp	r1, r3
 800983e:	d002      	beq.n	8009846 <__swsetup_r+0x46>
 8009840:	4628      	mov	r0, r5
 8009842:	f7fe ff0d 	bl	8008660 <_free_r>
 8009846:	2300      	movs	r3, #0
 8009848:	6363      	str	r3, [r4, #52]	@ 0x34
 800984a:	89a3      	ldrh	r3, [r4, #12]
 800984c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009850:	81a3      	strh	r3, [r4, #12]
 8009852:	2300      	movs	r3, #0
 8009854:	6063      	str	r3, [r4, #4]
 8009856:	6923      	ldr	r3, [r4, #16]
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	89a3      	ldrh	r3, [r4, #12]
 800985c:	f043 0308 	orr.w	r3, r3, #8
 8009860:	81a3      	strh	r3, [r4, #12]
 8009862:	6923      	ldr	r3, [r4, #16]
 8009864:	b94b      	cbnz	r3, 800987a <__swsetup_r+0x7a>
 8009866:	89a3      	ldrh	r3, [r4, #12]
 8009868:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800986c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009870:	d003      	beq.n	800987a <__swsetup_r+0x7a>
 8009872:	4621      	mov	r1, r4
 8009874:	4628      	mov	r0, r5
 8009876:	f000 f883 	bl	8009980 <__smakebuf_r>
 800987a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800987e:	f013 0201 	ands.w	r2, r3, #1
 8009882:	d00a      	beq.n	800989a <__swsetup_r+0x9a>
 8009884:	2200      	movs	r2, #0
 8009886:	60a2      	str	r2, [r4, #8]
 8009888:	6962      	ldr	r2, [r4, #20]
 800988a:	4252      	negs	r2, r2
 800988c:	61a2      	str	r2, [r4, #24]
 800988e:	6922      	ldr	r2, [r4, #16]
 8009890:	b942      	cbnz	r2, 80098a4 <__swsetup_r+0xa4>
 8009892:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009896:	d1c5      	bne.n	8009824 <__swsetup_r+0x24>
 8009898:	bd38      	pop	{r3, r4, r5, pc}
 800989a:	0799      	lsls	r1, r3, #30
 800989c:	bf58      	it	pl
 800989e:	6962      	ldrpl	r2, [r4, #20]
 80098a0:	60a2      	str	r2, [r4, #8]
 80098a2:	e7f4      	b.n	800988e <__swsetup_r+0x8e>
 80098a4:	2000      	movs	r0, #0
 80098a6:	e7f7      	b.n	8009898 <__swsetup_r+0x98>
 80098a8:	2000001c 	.word	0x2000001c

080098ac <_raise_r>:
 80098ac:	291f      	cmp	r1, #31
 80098ae:	b538      	push	{r3, r4, r5, lr}
 80098b0:	4605      	mov	r5, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	d904      	bls.n	80098c0 <_raise_r+0x14>
 80098b6:	2316      	movs	r3, #22
 80098b8:	6003      	str	r3, [r0, #0]
 80098ba:	f04f 30ff 	mov.w	r0, #4294967295
 80098be:	bd38      	pop	{r3, r4, r5, pc}
 80098c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098c2:	b112      	cbz	r2, 80098ca <_raise_r+0x1e>
 80098c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098c8:	b94b      	cbnz	r3, 80098de <_raise_r+0x32>
 80098ca:	4628      	mov	r0, r5
 80098cc:	f000 f830 	bl	8009930 <_getpid_r>
 80098d0:	4622      	mov	r2, r4
 80098d2:	4601      	mov	r1, r0
 80098d4:	4628      	mov	r0, r5
 80098d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098da:	f000 b817 	b.w	800990c <_kill_r>
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d00a      	beq.n	80098f8 <_raise_r+0x4c>
 80098e2:	1c59      	adds	r1, r3, #1
 80098e4:	d103      	bne.n	80098ee <_raise_r+0x42>
 80098e6:	2316      	movs	r3, #22
 80098e8:	6003      	str	r3, [r0, #0]
 80098ea:	2001      	movs	r0, #1
 80098ec:	e7e7      	b.n	80098be <_raise_r+0x12>
 80098ee:	2100      	movs	r1, #0
 80098f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80098f4:	4620      	mov	r0, r4
 80098f6:	4798      	blx	r3
 80098f8:	2000      	movs	r0, #0
 80098fa:	e7e0      	b.n	80098be <_raise_r+0x12>

080098fc <raise>:
 80098fc:	4b02      	ldr	r3, [pc, #8]	@ (8009908 <raise+0xc>)
 80098fe:	4601      	mov	r1, r0
 8009900:	6818      	ldr	r0, [r3, #0]
 8009902:	f7ff bfd3 	b.w	80098ac <_raise_r>
 8009906:	bf00      	nop
 8009908:	2000001c 	.word	0x2000001c

0800990c <_kill_r>:
 800990c:	b538      	push	{r3, r4, r5, lr}
 800990e:	4d07      	ldr	r5, [pc, #28]	@ (800992c <_kill_r+0x20>)
 8009910:	2300      	movs	r3, #0
 8009912:	4604      	mov	r4, r0
 8009914:	4608      	mov	r0, r1
 8009916:	4611      	mov	r1, r2
 8009918:	602b      	str	r3, [r5, #0]
 800991a:	f7f8 fb17 	bl	8001f4c <_kill>
 800991e:	1c43      	adds	r3, r0, #1
 8009920:	d102      	bne.n	8009928 <_kill_r+0x1c>
 8009922:	682b      	ldr	r3, [r5, #0]
 8009924:	b103      	cbz	r3, 8009928 <_kill_r+0x1c>
 8009926:	6023      	str	r3, [r4, #0]
 8009928:	bd38      	pop	{r3, r4, r5, pc}
 800992a:	bf00      	nop
 800992c:	20000c98 	.word	0x20000c98

08009930 <_getpid_r>:
 8009930:	f7f8 bb04 	b.w	8001f3c <_getpid>

08009934 <__swhatbuf_r>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	460c      	mov	r4, r1
 8009938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800993c:	2900      	cmp	r1, #0
 800993e:	b096      	sub	sp, #88	@ 0x58
 8009940:	4615      	mov	r5, r2
 8009942:	461e      	mov	r6, r3
 8009944:	da0d      	bge.n	8009962 <__swhatbuf_r+0x2e>
 8009946:	89a3      	ldrh	r3, [r4, #12]
 8009948:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800994c:	f04f 0100 	mov.w	r1, #0
 8009950:	bf14      	ite	ne
 8009952:	2340      	movne	r3, #64	@ 0x40
 8009954:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009958:	2000      	movs	r0, #0
 800995a:	6031      	str	r1, [r6, #0]
 800995c:	602b      	str	r3, [r5, #0]
 800995e:	b016      	add	sp, #88	@ 0x58
 8009960:	bd70      	pop	{r4, r5, r6, pc}
 8009962:	466a      	mov	r2, sp
 8009964:	f000 f848 	bl	80099f8 <_fstat_r>
 8009968:	2800      	cmp	r0, #0
 800996a:	dbec      	blt.n	8009946 <__swhatbuf_r+0x12>
 800996c:	9901      	ldr	r1, [sp, #4]
 800996e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009972:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009976:	4259      	negs	r1, r3
 8009978:	4159      	adcs	r1, r3
 800997a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800997e:	e7eb      	b.n	8009958 <__swhatbuf_r+0x24>

08009980 <__smakebuf_r>:
 8009980:	898b      	ldrh	r3, [r1, #12]
 8009982:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009984:	079d      	lsls	r5, r3, #30
 8009986:	4606      	mov	r6, r0
 8009988:	460c      	mov	r4, r1
 800998a:	d507      	bpl.n	800999c <__smakebuf_r+0x1c>
 800998c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	6123      	str	r3, [r4, #16]
 8009994:	2301      	movs	r3, #1
 8009996:	6163      	str	r3, [r4, #20]
 8009998:	b003      	add	sp, #12
 800999a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800999c:	ab01      	add	r3, sp, #4
 800999e:	466a      	mov	r2, sp
 80099a0:	f7ff ffc8 	bl	8009934 <__swhatbuf_r>
 80099a4:	9f00      	ldr	r7, [sp, #0]
 80099a6:	4605      	mov	r5, r0
 80099a8:	4639      	mov	r1, r7
 80099aa:	4630      	mov	r0, r6
 80099ac:	f7fe fecc 	bl	8008748 <_malloc_r>
 80099b0:	b948      	cbnz	r0, 80099c6 <__smakebuf_r+0x46>
 80099b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099b6:	059a      	lsls	r2, r3, #22
 80099b8:	d4ee      	bmi.n	8009998 <__smakebuf_r+0x18>
 80099ba:	f023 0303 	bic.w	r3, r3, #3
 80099be:	f043 0302 	orr.w	r3, r3, #2
 80099c2:	81a3      	strh	r3, [r4, #12]
 80099c4:	e7e2      	b.n	800998c <__smakebuf_r+0xc>
 80099c6:	89a3      	ldrh	r3, [r4, #12]
 80099c8:	6020      	str	r0, [r4, #0]
 80099ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ce:	81a3      	strh	r3, [r4, #12]
 80099d0:	9b01      	ldr	r3, [sp, #4]
 80099d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099d6:	b15b      	cbz	r3, 80099f0 <__smakebuf_r+0x70>
 80099d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099dc:	4630      	mov	r0, r6
 80099de:	f000 f81d 	bl	8009a1c <_isatty_r>
 80099e2:	b128      	cbz	r0, 80099f0 <__smakebuf_r+0x70>
 80099e4:	89a3      	ldrh	r3, [r4, #12]
 80099e6:	f023 0303 	bic.w	r3, r3, #3
 80099ea:	f043 0301 	orr.w	r3, r3, #1
 80099ee:	81a3      	strh	r3, [r4, #12]
 80099f0:	89a3      	ldrh	r3, [r4, #12]
 80099f2:	431d      	orrs	r5, r3
 80099f4:	81a5      	strh	r5, [r4, #12]
 80099f6:	e7cf      	b.n	8009998 <__smakebuf_r+0x18>

080099f8 <_fstat_r>:
 80099f8:	b538      	push	{r3, r4, r5, lr}
 80099fa:	4d07      	ldr	r5, [pc, #28]	@ (8009a18 <_fstat_r+0x20>)
 80099fc:	2300      	movs	r3, #0
 80099fe:	4604      	mov	r4, r0
 8009a00:	4608      	mov	r0, r1
 8009a02:	4611      	mov	r1, r2
 8009a04:	602b      	str	r3, [r5, #0]
 8009a06:	f7f8 fb01 	bl	800200c <_fstat>
 8009a0a:	1c43      	adds	r3, r0, #1
 8009a0c:	d102      	bne.n	8009a14 <_fstat_r+0x1c>
 8009a0e:	682b      	ldr	r3, [r5, #0]
 8009a10:	b103      	cbz	r3, 8009a14 <_fstat_r+0x1c>
 8009a12:	6023      	str	r3, [r4, #0]
 8009a14:	bd38      	pop	{r3, r4, r5, pc}
 8009a16:	bf00      	nop
 8009a18:	20000c98 	.word	0x20000c98

08009a1c <_isatty_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4d06      	ldr	r5, [pc, #24]	@ (8009a38 <_isatty_r+0x1c>)
 8009a20:	2300      	movs	r3, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	602b      	str	r3, [r5, #0]
 8009a28:	f7f8 fb00 	bl	800202c <_isatty>
 8009a2c:	1c43      	adds	r3, r0, #1
 8009a2e:	d102      	bne.n	8009a36 <_isatty_r+0x1a>
 8009a30:	682b      	ldr	r3, [r5, #0]
 8009a32:	b103      	cbz	r3, 8009a36 <_isatty_r+0x1a>
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	20000c98 	.word	0x20000c98

08009a3c <fmaxf>:
 8009a3c:	b508      	push	{r3, lr}
 8009a3e:	ed2d 8b02 	vpush	{d8}
 8009a42:	eeb0 8a40 	vmov.f32	s16, s0
 8009a46:	eef0 8a60 	vmov.f32	s17, s1
 8009a4a:	f000 f831 	bl	8009ab0 <__fpclassifyf>
 8009a4e:	b930      	cbnz	r0, 8009a5e <fmaxf+0x22>
 8009a50:	eeb0 8a68 	vmov.f32	s16, s17
 8009a54:	eeb0 0a48 	vmov.f32	s0, s16
 8009a58:	ecbd 8b02 	vpop	{d8}
 8009a5c:	bd08      	pop	{r3, pc}
 8009a5e:	eeb0 0a68 	vmov.f32	s0, s17
 8009a62:	f000 f825 	bl	8009ab0 <__fpclassifyf>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d0f4      	beq.n	8009a54 <fmaxf+0x18>
 8009a6a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a72:	dded      	ble.n	8009a50 <fmaxf+0x14>
 8009a74:	e7ee      	b.n	8009a54 <fmaxf+0x18>

08009a76 <fminf>:
 8009a76:	b508      	push	{r3, lr}
 8009a78:	ed2d 8b02 	vpush	{d8}
 8009a7c:	eeb0 8a40 	vmov.f32	s16, s0
 8009a80:	eef0 8a60 	vmov.f32	s17, s1
 8009a84:	f000 f814 	bl	8009ab0 <__fpclassifyf>
 8009a88:	b930      	cbnz	r0, 8009a98 <fminf+0x22>
 8009a8a:	eeb0 8a68 	vmov.f32	s16, s17
 8009a8e:	eeb0 0a48 	vmov.f32	s0, s16
 8009a92:	ecbd 8b02 	vpop	{d8}
 8009a96:	bd08      	pop	{r3, pc}
 8009a98:	eeb0 0a68 	vmov.f32	s0, s17
 8009a9c:	f000 f808 	bl	8009ab0 <__fpclassifyf>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d0f4      	beq.n	8009a8e <fminf+0x18>
 8009aa4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aac:	d5ed      	bpl.n	8009a8a <fminf+0x14>
 8009aae:	e7ee      	b.n	8009a8e <fminf+0x18>

08009ab0 <__fpclassifyf>:
 8009ab0:	ee10 3a10 	vmov	r3, s0
 8009ab4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8009ab8:	d00d      	beq.n	8009ad6 <__fpclassifyf+0x26>
 8009aba:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8009abe:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8009ac2:	d30a      	bcc.n	8009ada <__fpclassifyf+0x2a>
 8009ac4:	4b07      	ldr	r3, [pc, #28]	@ (8009ae4 <__fpclassifyf+0x34>)
 8009ac6:	1e42      	subs	r2, r0, #1
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d908      	bls.n	8009ade <__fpclassifyf+0x2e>
 8009acc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8009ad0:	4258      	negs	r0, r3
 8009ad2:	4158      	adcs	r0, r3
 8009ad4:	4770      	bx	lr
 8009ad6:	2002      	movs	r0, #2
 8009ad8:	4770      	bx	lr
 8009ada:	2004      	movs	r0, #4
 8009adc:	4770      	bx	lr
 8009ade:	2003      	movs	r0, #3
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	007ffffe 	.word	0x007ffffe

08009ae8 <_init>:
 8009ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aea:	bf00      	nop
 8009aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aee:	bc08      	pop	{r3}
 8009af0:	469e      	mov	lr, r3
 8009af2:	4770      	bx	lr

08009af4 <_fini>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr
