Active-HDL 8.3.2120.sp1.14.3884  2018-06-24 16:18:52

Elaboration top modules:
VHDL Configuration            testbench_for_aes


---------------------------------------------------------------------------------------------------------------------------------------------------------------
Entity                                    | Architecture                        | Library       | Info | Compiler Version                | Compilation Options
---------------------------------------------------------------------------------------------------------------------------------------------------------------
aes_tb                                    | tb_architecture                     | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
aes                                       | behavioral                          | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
AddRoundKey                               | behavioral                          | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
SBox                                      | xilinx_8_dual_port_rom              | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
ShiftRows                                 | behavioral                          | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
MixColumns                                | behavioral_concurent                | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
blk_mem_gen_v4_3                          | blk_mem_gen_v4_3_a                  | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
BLK_MEM_GEN_V4_3                          | behavioral                          | xilinxcorelib |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
BLK_MEM_GEN_V4_3_mem_module               | mem_module_behavioral               | xilinxcorelib |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
BLK_MEM_GEN_V4_3_output_stage             | output_stage_behavioral             | xilinxcorelib |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
BLK_MEM_GEN_V4_3_softecc_output_reg_stage | softecc_output_reg_stage_behavioral | xilinxcorelib |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
---------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
VHDL Configuration                                                              | Library       | Info | Compiler Version                | Compilation Options
---------------------------------------------------------------------------------------------------------------------------------------------------------------
testbench_for_aes                                                               | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3 -2002
---------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
VHDL Package                                                                    | Library       | Info | Compiler Version                | Compilation Options
---------------------------------------------------------------------------------------------------------------------------------------------------------------
standard                                                                        | std           |      |                                 | <unavailable>
TEXTIO                                                                          | std           |      | 8.3.2120.sp1.14.3884  (Windows) | -2008
std_logic_1164                                                                  | ieee          |      | 8.3.2120.sp1.14.3884  (Windows) | -2008
common                                                                          | aes           |      | 8.3.2120.sp1.14.3884  (Windows) | -O3
std_logic_arith                                                                 | ieee          |      | 8.3.2120.sp1.14.3884  (Windows) | -2002
STD_LOGIC_UNSIGNED                                                              | ieee          |      | 8.3.2120.sp1.14.3884  (Windows) | -2002
STD_LOGIC_TEXTIO                                                                | ieee          |      | 8.3.2120.sp1.14.3884  (Windows) | -2002
---------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Library                                                                         | Comment
---------------------------------------------------------------------------------------------------------------------------------------------------------------
aes                                                                             | None
ieee                                                                            | Standard IEEE packages library
std                                                                             | Standard VHDL library
xilinxcorelib                                                                   | None
---------------------------------------------------------------------------------------------------------------------------------------------------------------
