#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa205e02f30 .scope module, "mux" "mux" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "sign"
    .port_info 2 /INPUT 1 "Op1Sel"
    .port_info 3 /OUTPUT 32 "result"
o0x10a04e068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa205e19780 .functor BUFZ 32, o0x10a04e068, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x10a04e008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa205e03350_0 .net "Op1Sel", 0 0, o0x10a04e008;  0 drivers
v0x7fa205e132e0_0 .net "result", 31 0, L_0x7fa205e19780;  1 drivers
v0x7fa205e13380_0 .net "rs1", 31 0, o0x10a04e068;  0 drivers
o0x10a04e098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa205e13430_0 .net "sign", 31 0, o0x10a04e098;  0 drivers
S_0x7fa205e03090 .scope module, "mux5" "mux5" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "jalr"
    .port_info 2 /INPUT 32 "branch"
    .port_info 3 /INPUT 32 "jump"
    .port_info 4 /INPUT 32 "exception"
    .port_info 5 /OUTPUT 32 "result"
o0x10a04e248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa205e197f0 .functor BUFZ 32, o0x10a04e248, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x10a04e188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa205e13540_0 .net "branch", 31 0, o0x10a04e188;  0 drivers
o0x10a04e1b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa205e13600_0 .net "exception", 31 0, o0x10a04e1b8;  0 drivers
o0x10a04e1e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa205e136a0_0 .net "jalr", 31 0, o0x10a04e1e8;  0 drivers
o0x10a04e218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa205e13750_0 .net "jump", 31 0, o0x10a04e218;  0 drivers
v0x7fa205e13800_0 .net "pc", 31 0, o0x10a04e248;  0 drivers
v0x7fa205e138f0_0 .net "result", 31 0, L_0x7fa205e197f0;  1 drivers
S_0x7fa205e031f0 .scope module, "sodor" "sodor" 4 1;
 .timescale 0 0;
L_0x10a080008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa205e18920_0 .net/2u *"_s0", 31 0, L_0x10a080008;  1 drivers
v0x7fa205e189d0_0 .net "alufun", 2 0, v0x7fa205e14870_0;  1 drivers
v0x7fa205e18ab0_0 .var "clock", 0 0;
v0x7fa205e18b80_0 .net "decoded", 255 0, v0x7fa205e15ce0_0;  1 drivers
o0x10a04e788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa205e18c10_0 .net "mem_rww", 0 0, o0x10a04e788;  0 drivers
o0x10a04e7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa205e18ce0_0 .net "mem_val", 0 0, o0x10a04e7b8;  0 drivers
v0x7fa205e18d70_0 .net "memout", 31 0, L_0x7fa205e19ed0;  1 drivers
v0x7fa205e18e00_0 .net "op1sel", 0 0, v0x7fa205e14900_0;  1 drivers
v0x7fa205e18eb0_0 .net "op2sel", 1 0, v0x7fa205e14990_0;  1 drivers
L_0x10a080128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa205e18fc0_0 .net "pc_sel", 0 0, L_0x10a080128;  1 drivers
v0x7fa205e19070_0 .net "progcount", 31 0, v0x7fa205e17460_0;  1 drivers
v0x7fa205e19180_0 .net "regres", 31 0, v0x7fa205e16e80_0;  1 drivers
v0x7fa205e19210_0 .net "res", 31 0, v0x7fa205e13c30_0;  1 drivers
o0x10a04e878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa205e192a0_0 .net "rf_wen", 0 0, o0x10a04e878;  0 drivers
v0x7fa205e19330_0 .net "rs1", 4 0, L_0x7fa205e1a380;  1 drivers
v0x7fa205e19400_0 .net "rs2", 4 0, L_0x7fa205e1a770;  1 drivers
v0x7fa205e19490_0 .net "type", 31 0, v0x7fa205e16f30_0;  1 drivers
v0x7fa205e19660_0 .net "wb_sel", 1 0, v0x7fa205e152f0_0;  1 drivers
v0x7fa205e196f0_0 .net "word", 31 0, v0x7fa205e142b0_0;  1 drivers
L_0x7fa205e198f0 .arith/sum 32, v0x7fa205e17460_0, L_0x10a080008;
S_0x7fa205e13a30 .scope module, "add" "add4" 4 25, 5 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "cur"
    .port_info 1 /OUTPUT 32 "counted"
v0x7fa205e13c30_0 .var "counted", 31 0;
v0x7fa205e13cf0_0 .net "cur", 31 0, v0x7fa205e17460_0;  alias, 1 drivers
E_0x7fa205e13be0 .event edge, v0x7fa205e13cf0_0;
S_0x7fa205e13dd0 .scope module, "alu_test" "alu" 4 29, 6 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "alufun"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 2 "op2sel"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 32 "rs2"
    .port_info 5 /OUTPUT 32 "result"
v0x7fa205e14080_0 .net "alufun", 2 0, v0x7fa205e14870_0;  alias, 1 drivers
v0x7fa205e14140_0 .net "inst", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e141f0_0 .net "op2sel", 1 0, v0x7fa205e14990_0;  alias, 1 drivers
v0x7fa205e142b0_0 .var "result", 31 0;
v0x7fa205e14360_0 .net "rs1", 4 0, L_0x7fa205e1a380;  alias, 1 drivers
v0x7fa205e14450_0 .net "rs2", 31 0, v0x7fa205e16f30_0;  alias, 1 drivers
E_0x7fa205e14040 .event edge, v0x7fa205e14140_0;
S_0x7fa205e14590 .scope module, "control_test" "control" 4 28, 7 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 3 "Alufun"
    .port_info 2 /OUTPUT 2 "Op2Sel"
    .port_info 3 /OUTPUT 1 "Op1Sel"
    .port_info 4 /OUTPUT 1 "pc_sel"
    .port_info 5 /OUTPUT 2 "wb_sel"
    .port_info 6 /OUTPUT 1 "rf_wen"
    .port_info 7 /OUTPUT 1 "mem_rw"
    .port_info 8 /OUTPUT 1 "mem_val"
v0x7fa205e14870_0 .var "Alufun", 2 0;
v0x7fa205e14900_0 .var "Op1Sel", 0 0;
v0x7fa205e14990_0 .var "Op2Sel", 1 0;
v0x7fa205e14a60_0 .var "func3", 2 0;
v0x7fa205e14b00_0 .var "func7", 6 0;
v0x7fa205e14bf0_0 .var "imm12", 11 0;
v0x7fa205e14ca0_0 .net "inst", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e14d40_0 .net "mem_rw", 0 0, o0x10a04e788;  alias, 0 drivers
v0x7fa205e14dd0_0 .net "mem_val", 0 0, o0x10a04e7b8;  alias, 0 drivers
v0x7fa205e14ef0_0 .var "offset", 19 0;
v0x7fa205e14fa0_0 .var "opcode", 6 0;
v0x7fa205e15050_0 .net "pc_sel", 0 0, L_0x10a080128;  alias, 1 drivers
v0x7fa205e150f0_0 .net "rf_wen", 0 0, o0x10a04e878;  alias, 0 drivers
v0x7fa205e15190_0 .var "rs1", 4 0;
v0x7fa205e15240_0 .var "rs2", 4 0;
v0x7fa205e152f0_0 .var "wb_sel", 1 0;
S_0x7fa205e15480 .scope module, "decoder_test" "decoder" 4 27, 8 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 256 "str"
v0x7fa205e155e0_0 .var "func3", 2 0;
v0x7fa205e156a0_0 .var "func7", 6 0;
v0x7fa205e15750_0 .var "imm12", 11 0;
v0x7fa205e15810_0 .net "inst", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e158f0_0 .var "offset", 18 0;
v0x7fa205e159c0_0 .var "opcode", 6 0;
v0x7fa205e15a70_0 .var "rd", 4 0;
v0x7fa205e15b20_0 .var "rs1", 4 0;
v0x7fa205e15bd0_0 .var "rs2", 4 0;
v0x7fa205e15ce0_0 .var "str", 255 0;
S_0x7fa205e15dc0 .scope module, "mem_test" "memory" 4 26, 9 9 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7fa205e19ed0 .functor BUFZ 32, L_0x7fa205e19a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa205e15fa0_0 .net *"_s0", 31 0, L_0x7fa205e19a10;  1 drivers
L_0x10a0800e0 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa205e16060_0 .net/2u *"_s10", 32 0, L_0x10a0800e0;  1 drivers
v0x7fa205e16100_0 .net *"_s12", 32 0, L_0x7fa205e19d70;  1 drivers
v0x7fa205e161b0_0 .net *"_s2", 32 0, L_0x7fa205e19ab0;  1 drivers
L_0x10a080050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa205e16260_0 .net *"_s5", 0 0, L_0x10a080050;  1 drivers
L_0x10a080098 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa205e16350_0 .net/2u *"_s6", 32 0, L_0x10a080098;  1 drivers
v0x7fa205e16400_0 .net *"_s8", 32 0, L_0x7fa205e19c10;  1 drivers
v0x7fa205e164b0_0 .net "in", 31 0, v0x7fa205e17460_0;  alias, 1 drivers
v0x7fa205e16550 .array "mem", 0 255, 31 0;
v0x7fa205e16660_0 .net "out", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
L_0x7fa205e19a10 .array/port v0x7fa205e16550, L_0x7fa205e19d70;
L_0x7fa205e19ab0 .concat [ 32 1 0 0], v0x7fa205e17460_0, L_0x10a080050;
L_0x7fa205e19c10 .arith/sub 33, L_0x7fa205e19ab0, L_0x10a080098;
L_0x7fa205e19d70 .arith/div 33, L_0x7fa205e19c10, L_0x10a0800e0;
S_0x7fa205e16730 .scope module, "mux4_test" "mux4" 4 23, 10 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 2 "Op2Sel"
    .port_info 3 /INPUT 2 "wb_sel"
    .port_info 4 /INPUT 32 "pc2"
    .port_info 5 /INPUT 32 "alures"
    .port_info 6 /INPUT 32 "memres"
    .port_info 7 /OUTPUT 32 "type"
    .port_info 8 /OUTPUT 32 "result"
v0x7fa205e16a10_0 .net "Op2Sel", 1 0, v0x7fa205e14990_0;  alias, 1 drivers
v0x7fa205e16ae0_0 .net "alures", 31 0, v0x7fa205e142b0_0;  alias, 1 drivers
v0x7fa205e16b70_0 .net "inst", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e16c80_0 .net "memres", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e16d10_0 .net "pc", 31 0, v0x7fa205e17460_0;  alias, 1 drivers
v0x7fa205e16df0_0 .net "pc2", 31 0, L_0x7fa205e198f0;  1 drivers
v0x7fa205e16e80_0 .var "result", 31 0;
v0x7fa205e16f30_0 .var "type", 31 0;
v0x7fa205e16fd0_0 .net "wb_sel", 1 0, v0x7fa205e152f0_0;  alias, 1 drivers
S_0x7fa205e17190 .scope module, "p_test" "pc" 4 24, 11 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /OUTPUT 32 "counter"
v0x7fa205e173b0_0 .net "clock", 0 0, v0x7fa205e18ab0_0;  1 drivers
v0x7fa205e17460_0 .var "counter", 31 0;
v0x7fa205e17500_0 .net "in", 31 0, v0x7fa205e13c30_0;  alias, 1 drivers
E_0x7fa205e17360 .event posedge, v0x7fa205e173b0_0;
S_0x7fa205e17610 .scope module, "reg_test" "regfile" 4 30, 12 1 0, S_0x7fa205e031f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /INPUT 32 "word"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
v0x7fa205e17c40_0 .net *"_s12", 31 0, L_0x7fa205e1a490;  1 drivers
v0x7fa205e17cd0_0 .net *"_s15", 4 0, L_0x7fa205e1a530;  1 drivers
v0x7fa205e17d80_0 .net *"_s16", 6 0, L_0x7fa205e1a610;  1 drivers
L_0x10a0801b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa205e17e40_0 .net *"_s19", 1 0, L_0x10a0801b8;  1 drivers
v0x7fa205e17ef0_0 .net *"_s2", 31 0, L_0x7fa205e1a0e0;  1 drivers
v0x7fa205e17fe0_0 .net *"_s5", 4 0, L_0x7fa205e1a180;  1 drivers
v0x7fa205e18090_0 .net *"_s6", 6 0, L_0x7fa205e1a220;  1 drivers
L_0x10a080170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa205e18140_0 .net *"_s9", 1 0, L_0x10a080170;  1 drivers
v0x7fa205e181f0_0 .net "clock", 0 0, v0x7fa205e18ab0_0;  alias, 1 drivers
v0x7fa205e18300 .array "gpr", 0 31, 31 0;
v0x7fa205e18390_0 .var/i "i", 31 0;
v0x7fa205e18420_0 .net "inst", 31 0, L_0x7fa205e19ed0;  alias, 1 drivers
v0x7fa205e184b0_0 .var/i "j", 31 0;
v0x7fa205e18550_0 .net "rd", 4 0, L_0x7fa205e1a040;  1 drivers
v0x7fa205e18600_0 .net "rs1", 4 0, L_0x7fa205e1a380;  alias, 1 drivers
v0x7fa205e186c0_0 .net "rs2", 4 0, L_0x7fa205e1a770;  alias, 1 drivers
v0x7fa205e18760_0 .net "word", 31 0, v0x7fa205e16e80_0;  alias, 1 drivers
E_0x7fa205e17870 .event negedge, v0x7fa205e173b0_0;
L_0x7fa205e1a040 .part L_0x7fa205e19ed0, 7, 5;
L_0x7fa205e1a0e0 .array/port v0x7fa205e18300, L_0x7fa205e1a220;
L_0x7fa205e1a180 .part L_0x7fa205e19ed0, 15, 5;
L_0x7fa205e1a220 .concat [ 5 2 0 0], L_0x7fa205e1a180, L_0x10a080170;
L_0x7fa205e1a380 .part L_0x7fa205e1a0e0, 0, 5;
L_0x7fa205e1a490 .array/port v0x7fa205e18300, L_0x7fa205e1a610;
L_0x7fa205e1a530 .part L_0x7fa205e19ed0, 20, 5;
L_0x7fa205e1a610 .concat [ 5 2 0 0], L_0x7fa205e1a530, L_0x10a0801b8;
L_0x7fa205e1a770 .part L_0x7fa205e1a490, 0, 5;
S_0x7fa205e178c0 .scope task, "initzero" "initzero" 12 50, 12 50 0, S_0x7fa205e17610;
 .timescale 0 0;
TD_sodor.reg_test.initzero ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa205e18390_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fa205e18390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa205e18390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa205e18300, 0, 4;
    %load/vec4 v0x7fa205e18390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa205e18390_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fa205e17a80 .scope task, "regprint" "regprint" 12 38, 12 38 0, S_0x7fa205e17610;
 .timescale 0 0;
TD_sodor.reg_test.regprint ;
    %delay 5, 0;
    %vpi_call 12 41 "$display", $time, ": WRITE %h to REG x%d", v0x7fa205e18760_0, v0x7fa205e18550_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa205e184b0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fa205e184b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_call 12 44 "$display", $time, ": x%d: 0x%h", v0x7fa205e184b0_0, &A<v0x7fa205e18300, v0x7fa205e184b0_0 > {0 0 0};
    %load/vec4 v0x7fa205e184b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa205e184b0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x7fa205e16730;
T_2 ;
    %wait E_0x7fa205e14040;
    %load/vec4 v0x7fa205e16a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa205e16b70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x7fa205e16f30_0, 0;
T_2.0 ;
    %load/vec4 v0x7fa205e16a10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fa205e16b70_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x7fa205e16f30_0, 0;
T_2.2 ;
    %load/vec4 v0x7fa205e16fd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fa205e16ae0_0;
    %assign/vec4 v0x7fa205e16e80_0, 0;
    %vpi_call 10 14 "$display", v0x7fa205e16e80_0 {0 0 0};
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa205e17190;
T_3 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x7fa205e17460_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fa205e17190;
T_4 ;
    %wait E_0x7fa205e17360;
    %load/vec4 v0x7fa205e17500_0;
    %store/vec4 v0x7fa205e17460_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa205e13a30;
T_5 ;
    %wait E_0x7fa205e13be0;
    %load/vec4 v0x7fa205e13cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fa205e13c30_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa205e15dc0;
T_6 ;
    %vpi_call 9 18 "$readmemh", "mem2.in", v0x7fa205e16550, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fa205e15480;
T_7 ;
    %wait E_0x7fa205e14040;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fa205e159c0_0, 0, 7;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fa205e15a70_0, 0, 5;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fa205e15b20_0, 0, 5;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fa205e15bd0_0, 0, 5;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7fa205e155e0_0, 0, 3;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7fa205e156a0_0, 0, 7;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fa205e15750_0, 0, 12;
    %load/vec4 v0x7fa205e15810_0;
    %parti/s 20, 12, 5;
    %pad/u 19;
    %store/vec4 v0x7fa205e158f0_0, 0, 19;
    %load/vec4 v0x7fa205e159c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x7fa205e15b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %vpi_call 8 29 "$sformat", v0x7fa205e15ce0_0, "add   x%1d   zero   zero", v0x7fa205e15a70_0 {0 0 0};
    %jmp T_7.12;
T_7.11 ;
    %vpi_call 8 33 "$sformat", v0x7fa205e15ce0_0, "add   x%1d   x%1d   x%1d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15bd0_0 {0 0 0};
T_7.12 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.13, 4;
    %vpi_call 8 38 "$sformat", v0x7fa205e15ce0_0, "sll   x%d   x%d   %d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15bd0_0 {0 0 0};
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x7fa205e155e0_0;
    %pad/u 7;
    %cmpi/e 6, 0, 7;
    %jmp/0xz  T_7.15, 4;
    %vpi_call 8 42 "$sformat", v0x7fa205e15ce0_0, "or   x%d   x%d   x%d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15bd0_0 {0 0 0};
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x7fa205e155e0_0;
    %pad/u 9;
    %cmpi/e 200, 0, 9;
    %jmp/0xz  T_7.17, 4;
    %vpi_call 8 46 "$sformat", v0x7fa205e15ce0_0, "sub   x%d   x%d   x%d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15bd0_0 {0 0 0};
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %vpi_call 8 50 "$sformat", v0x7fa205e15ce0_0, "xor   x%d   x%d   x%d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15bd0_0 {0 0 0};
T_7.19 ;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.10 ;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x7fa205e15bd0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %vpi_call 8 55 "$sformat", v0x7fa205e15ce0_0, "li   x%d   %d", v0x7fa205e15a70_0, v0x7fa205e15750_0 {0 0 0};
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.23, 4;
    %vpi_call 8 59 "$sformat", v0x7fa205e15ce0_0, "andi   x%d   x%d   x%d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15750_0 {0 0 0};
    %jmp T_7.24;
T_7.23 ;
    %vpi_call 8 63 "$sformat", v0x7fa205e15ce0_0, "addi   x%d   x%d    %d", v0x7fa205e15a70_0, v0x7fa205e15b20_0, v0x7fa205e15750_0 {0 0 0};
T_7.24 ;
T_7.22 ;
    %jmp T_7.8;
T_7.2 ;
    %vpi_call 8 67 "$sformat", v0x7fa205e15ce0_0, "lui   x%d   %d", v0x7fa205e15a70_0, v0x7fa205e158f0_0 {0 0 0};
    %jmp T_7.8;
T_7.3 ;
    %vpi_call 8 69 "$sformat", v0x7fa205e15ce0_0, "ecall" {0 0 0};
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.25, 4;
    %vpi_call 8 73 "$sformat", v0x7fa205e15ce0_0, "beq   x%d   x%d   %d", v0x7fa205e15b20_0, v0x7fa205e15bd0_0, v0x7fa205e158f0_0 {0 0 0};
    %jmp T_7.26;
T_7.25 ;
    %vpi_call 8 77 "$sformat", v0x7fa205e15ce0_0, "bne   x%d   x%d   %d", v0x7fa205e15b20_0, v0x7fa205e15bd0_0, v0x7fa205e158f0_0 {0 0 0};
T_7.26 ;
    %jmp T_7.8;
T_7.5 ;
    %vpi_call 8 80 "$sformat", v0x7fa205e15ce0_0, "jal   x%d   %d", v0x7fa205e15b20_0, v0x7fa205e15750_0 {0 0 0};
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.27, 4;
    %vpi_call 8 83 "$sformat", v0x7fa205e15ce0_0, "lw   x%d   %d(x%d)", v0x7fa205e15a70_0, v0x7fa205e158f0_0, v0x7fa205e15b20_0 {0 0 0};
T_7.27 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7fa205e155e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.29, 4;
    %vpi_call 8 87 "$sformat", v0x7fa205e15ce0_0, "sw   x%d   %d(x%d)", v0x7fa205e15bd0_0, v0x7fa205e158f0_0, v0x7fa205e15b20_0 {0 0 0};
T_7.29 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa205e14590;
T_8 ;
    %wait E_0x7fa205e14040;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fa205e14fa0_0, 0, 7;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fa205e15190_0, 0, 5;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fa205e15240_0, 0, 5;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7fa205e14a60_0, 0, 3;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7fa205e14b00_0, 0, 7;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fa205e14bf0_0, 0, 12;
    %load/vec4 v0x7fa205e14ca0_0;
    %parti/s 20, 12, 5;
    %store/vec4 v0x7fa205e14ef0_0, 0, 20;
    %load/vec4 v0x7fa205e14fa0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.5, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x7fa205e14a60_0;
    %pad/u 7;
    %cmpi/e 6, 0, 7;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fa205e14a60_0;
    %pad/u 9;
    %cmpi/e 200, 0, 9;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.13, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
T_8.13 ;
T_8.12 ;
T_8.10 ;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7fa205e15240_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %load/vec4 v0x7fa205e14fa0_0;
    %pad/u 3;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.17, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
T_8.18 ;
T_8.16 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
T_8.19 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fa205e14a60_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.21, 4;
    %load/vec4 v0x7fa205e14a60_0;
    %store/vec4 v0x7fa205e14870_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa205e14990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e14900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa205e152f0_0, 0, 2;
T_8.21 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa205e13dd0;
T_9 ;
    %wait E_0x7fa205e14040;
    %load/vec4 v0x7fa205e141f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fa205e14080_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fa205e14360_0;
    %pad/u 32;
    %load/vec4 v0x7fa205e14450_0;
    %add;
    %assign/vec4 v0x7fa205e142b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa205e14080_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fa205e14360_0;
    %pad/u 32;
    %ix/getv 4, v0x7fa205e14450_0;
    %shiftl 4;
    %assign/vec4 v0x7fa205e142b0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fa205e14080_0;
    %pad/u 7;
    %cmpi/e 6, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fa205e14360_0;
    %pad/u 32;
    %load/vec4 v0x7fa205e14450_0;
    %or;
    %assign/vec4 v0x7fa205e142b0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fa205e14450_0;
    %assign/vec4 v0x7fa205e142b0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7fa205e141f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fa205e14080_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7fa205e14360_0;
    %pad/u 32;
    %load/vec4 v0x7fa205e14450_0;
    %add;
    %assign/vec4 v0x7fa205e142b0_0, 0;
T_9.10 ;
    %load/vec4 v0x7fa205e14080_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7fa205e14360_0;
    %pad/u 32;
    %ix/getv 4, v0x7fa205e14450_0;
    %shiftl 4;
    %assign/vec4 v0x7fa205e142b0_0, 0;
T_9.12 ;
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa205e17610;
T_10 ;
    %fork TD_sodor.reg_test.initzero, S_0x7fa205e178c0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x7fa205e17610;
T_11 ;
    %wait E_0x7fa205e17870;
    %load/vec4 v0x7fa205e18760_0;
    %load/vec4 v0x7fa205e18550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa205e18300, 0, 4;
    %fork TD_sodor.reg_test.regprint, S_0x7fa205e17a80;
    %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa205e031f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fa205e031f0;
T_13 ;
    %vpi_call 4 41 "$display", $time, ": Reading program mem.in" {0 0 0};
    %vpi_call 4 42 "$display", $time, ": boot." {0 0 0};
    %vpi_call 4 43 "$display", $time, ": PC = 0x%h, IR = 0xxxxxxxxx", v0x7fa205e19070_0 {0 0 0};
    %vpi_call 4 44 "$monitor", $time, ": PC = 0x%h, IR = 0x%h, %s", v0x7fa205e19070_0, v0x7fa205e18d70_0, v0x7fa205e18b80_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa205e18ab0_0;
    %inv;
    %store/vec4 v0x7fa205e18ab0_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "mux.v";
    "mux5.v";
    "sodor.v";
    "add4.v";
    "alu.v";
    "control.v";
    "decoder.v";
    "mem.v";
    "mux4.v";
    "pc.v";
    "regfile.v";
