
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -63.69

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.29

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.29

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.28 source latency fdct_zigzag.dct_mod.ddin[3]$_DFFE_PN0P_/CK ^
  -0.31 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_7.macu.mult_res[7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rle.size[0]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.49    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.23    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.22    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.33    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.01    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.99    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  210.90    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.03    0.02    0.61 ^ rle.rle.size[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.49    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.01    0.18 ^ clkbuf_6_59_0_clk/A (CLKBUF_X3)
    18   40.87    0.03    0.08    0.26 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
                                         clknet_6_59_0_clk (net)
                  0.03    0.00    0.26 ^ clkbuf_leaf_409_clk/A (CLKBUF_X3)
     9   11.29    0.01    0.05    0.31 ^ clkbuf_leaf_409_clk/Z (CLKBUF_X3)
                                         clknet_leaf_409_clk (net)
                  0.01    0.00    0.31 ^ rle.rle.size[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.31   clock reconvergence pessimism
                          0.22    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: qnt_val[7] (input port clocked by clk)
Endpoint: qnr.divider.id[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.65    0.00    0.00    0.28 ^ qnt_val[7] (in)
                                         qnt_val[7] (net)
                  0.00    0.00    0.28 ^ input17/A (BUF_X1)
     1    5.52    0.01    0.03    0.31 ^ input17/Z (BUF_X1)
                                         net24 (net)
                  0.01    0.00    0.31 ^ _128757_/B (MUX2_X1)
     1    1.58    0.01    0.04    0.35 ^ _128757_/Z (MUX2_X1)
                                         _004230_ (net)
                  0.01    0.00    0.35 ^ qnr.divider.id[7]$_DFFE_PP_/D (DFF_X1)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.49    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.01    0.18 ^ clkbuf_6_59_0_clk/A (CLKBUF_X3)
    18   40.87    0.03    0.08    0.26 ^ clkbuf_6_59_0_clk/Z (CLKBUF_X3)
                                         clknet_6_59_0_clk (net)
                  0.03    0.00    0.26 ^ clkbuf_leaf_373_clk/A (CLKBUF_X3)
     8   10.41    0.01    0.05    0.31 ^ clkbuf_leaf_373_clk/Z (CLKBUF_X3)
                                         clknet_leaf_373_clk (net)
                  0.01    0.00    0.31 ^ qnr.divider.id[7]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.31   clock reconvergence pessimism
                          0.01    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.49    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.23    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.22    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.33    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.01    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.99    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  210.90    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.05    0.04    0.63 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.63   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   49.49    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.02    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.48 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   71.41    0.05    0.09    1.58 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.05    0.01    1.58 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   26.08    0.02    0.06    1.65 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.02    0.00    1.65 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.50    0.01    0.04    1.69 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.69 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.69   clock reconvergence pessimism
                          0.07    1.76   library recovery time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.49    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    0.18 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   36.65    0.03    0.07    0.25 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.25 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8    9.98    0.01    0.04    0.30 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.30 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   29.56    0.02    0.11    0.41 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.42 v _078968_/A (BUF_X16)
     4   35.45    0.01    0.03    0.45 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.45 v _078969_/A (BUF_X32)
     2   25.26    0.00    0.02    0.48 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.48 v _078970_/A (BUF_X32)
     3   29.44    0.00    0.02    0.50 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.50 v _078971_/A (BUF_X32)
     2   25.30    0.00    0.02    0.52 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.52 v max_length70/A (BUF_X32)
     8  114.78    0.00    0.02    0.54 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.04    0.03    0.57 v _078972_/A (BUF_X32)
     5   67.63    0.01    0.04    0.61 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.01    0.01    0.62 v rebuffer41/A (BUF_X16)
     1   53.07    0.01    0.03    0.65 v rebuffer41/Z (BUF_X16)
                                         net170 (net)
                  0.02    0.01    0.66 v _079016_/A (BUF_X32)
     5  178.11    0.00    0.03    0.69 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.09    0.07    0.77 v _079017_/A (BUF_X32)
     5   63.32    0.01    0.05    0.82 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.02    0.02    0.84 v _081637_/A2 (NAND2_X4)
     2    8.56    0.01    0.02    0.86 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.01    0.00    0.86 ^ _081638_/A (INV_X4)
     2    6.69    0.00    0.01    0.87 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.00    0.00    0.87 v _132391_/CI (FA_X1)
     1    3.73    0.02    0.11    0.98 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.02    0.00    0.98 ^ _081640_/A (INV_X2)
     2    6.34    0.01    0.01    0.99 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    0.99 v _132393_/B (FA_X1)
     1    3.45    0.02    0.10    1.09 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.09 v _132394_/CI (FA_X1)
     1    3.45    0.01    0.12    1.21 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.21 ^ _090157_/A (INV_X2)
     1    3.14    0.01    0.01    1.22 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.22 v _132395_/CI (FA_X1)
     1    3.60    0.01    0.11    1.33 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.33 ^ _085734_/A (INV_X2)
     1    3.08    0.01    0.01    1.34 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.34 v _132399_/CI (FA_X1)
     1    4.00    0.02    0.11    1.45 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.45 ^ _132400_/CI (FA_X1)
     1    3.34    0.02    0.09    1.55 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.55 v _088341_/A (INV_X2)
     1    4.42    0.01    0.02    1.57 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.57 ^ _139157_/B (HA_X1)
     1    3.76    0.03    0.06    1.62 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.62 ^ _118512_/A (BUF_X4)
     5   15.32    0.01    0.03    1.65 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.65 ^ _118515_/A4 (AND4_X4)
     2   13.89    0.02    0.06    1.71 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.71 ^ _118516_/A3 (NAND3_X4)
     1    6.64    0.01    0.02    1.73 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.73 v _118524_/A1 (NAND3_X4)
     2   13.10    0.02    0.02    1.76 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.76 ^ _118525_/A1 (NAND2_X4)
     1    5.92    0.02    0.01    1.77 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.77 v _118526_/A (INV_X4)
     2    8.76    0.01    0.02    1.79 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.79 ^ _118543_/B1 (OAI21_X4)
     1    3.42    0.01    0.01    1.80 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.80 v _118545_/A2 (NAND2_X2)
     1    4.65    0.01    0.02    1.82 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.82 ^ _118562_/A (XOR2_X2)
     1   28.10    0.08    0.11    1.93 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.08    0.01    1.94 ^ _118563_/B1 (AOI21_X2)
     1    1.37    0.02    0.02    1.95 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    1.95 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.95   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   49.49    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.02    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    1.58 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.01    1.58 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   37.42    0.03    0.07    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.66 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.86    0.01    0.04    1.70 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.70   clock reconvergence pessimism
                         -0.04    1.66   library setup time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.28    0.28 ^ input external delay
     1    1.49    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ hold133/A (CLKBUF_X1)
     1    1.23    0.01    0.02    0.30 ^ hold133/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.30 ^ hold131/A (CLKBUF_X1)
     1    1.22    0.01    0.03    0.33 ^ hold131/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.33 ^ hold134/A (CLKBUF_X1)
     1   27.33    0.06    0.09    0.42 ^ hold134/Z (CLKBUF_X1)
                                         net213 (net)
                  0.06    0.00    0.42 ^ input18/A (BUF_X32)
     1    7.01    0.01    0.03    0.45 ^ input18/Z (BUF_X32)
                                         net25 (net)
                  0.01    0.00    0.45 ^ hold135/A (CLKBUF_X1)
     1   33.99    0.08    0.10    0.55 ^ hold135/Z (CLKBUF_X1)
                                         net214 (net)
                  0.08    0.01    0.56 ^ hold132/A (BUF_X32)
    65  210.90    0.01    0.03    0.59 ^ hold132/Z (BUF_X32)
                                         net211 (net)
                  0.05    0.04    0.63 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/RN (DFFR_X2)
                                  0.63   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   49.49    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.02    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.48 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   71.41    0.05    0.09    1.58 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.05    0.01    1.58 ^ clkbuf_6_33_0_clk/A (CLKBUF_X3)
     7   26.08    0.02    0.06    1.65 ^ clkbuf_6_33_0_clk/Z (CLKBUF_X3)
                                         clknet_6_33_0_clk (net)
                  0.02    0.00    1.65 ^ clkbuf_leaf_579_clk/A (CLKBUF_X3)
     5    9.50    0.01    0.04    1.69 ^ clkbuf_leaf_579_clk/Z (CLKBUF_X3)
                                         clknet_leaf_579_clk (net)
                  0.01    0.00    1.69 ^ fdct_zigzag.dct_mod.ddin[0]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    1.69   clock reconvergence pessimism
                          0.07    1.76   library recovery time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.49    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    0.18 ^ clkbuf_6_50_0_clk/A (CLKBUF_X3)
    11   36.65    0.03    0.07    0.25 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
                                         clknet_6_50_0_clk (net)
                  0.03    0.00    0.25 ^ clkbuf_leaf_440_clk/A (CLKBUF_X3)
     8    9.98    0.01    0.04    0.30 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
                                         clknet_leaf_440_clk (net)
                  0.01    0.00    0.30 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     4   29.56    0.02    0.11    0.41 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.01    0.42 v _078968_/A (BUF_X16)
     4   35.45    0.01    0.03    0.45 v _078968_/Z (BUF_X16)
                                         _004543_ (net)
                  0.01    0.00    0.45 v _078969_/A (BUF_X32)
     2   25.26    0.00    0.02    0.48 v _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.00    0.00    0.48 v _078970_/A (BUF_X32)
     3   29.44    0.00    0.02    0.50 v _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.50 v _078971_/A (BUF_X32)
     2   25.30    0.00    0.02    0.52 v _078971_/Z (BUF_X32)
                                         _004546_ (net)
                  0.00    0.00    0.52 v max_length70/A (BUF_X32)
     8  114.78    0.00    0.02    0.54 v max_length70/Z (BUF_X32)
                                         net77 (net)
                  0.04    0.03    0.57 v _078972_/A (BUF_X32)
     5   67.63    0.01    0.04    0.61 v _078972_/Z (BUF_X32)
                                         _004547_ (net)
                  0.01    0.01    0.62 v rebuffer41/A (BUF_X16)
     1   53.07    0.01    0.03    0.65 v rebuffer41/Z (BUF_X16)
                                         net170 (net)
                  0.02    0.01    0.66 v _079016_/A (BUF_X32)
     5  178.11    0.00    0.03    0.69 v _079016_/Z (BUF_X32)
                                         _004558_ (net)
                  0.09    0.07    0.77 v _079017_/A (BUF_X32)
     5   63.32    0.01    0.05    0.82 v _079017_/Z (BUF_X32)
                                         _004559_ (net)
                  0.02    0.02    0.84 v _081637_/A2 (NAND2_X4)
     2    8.56    0.01    0.02    0.86 ^ _081637_/ZN (NAND2_X4)
                                         _005328_ (net)
                  0.01    0.00    0.86 ^ _081638_/A (INV_X4)
     2    6.69    0.00    0.01    0.87 v _081638_/ZN (INV_X4)
                                         _053894_ (net)
                  0.00    0.00    0.87 v _132391_/CI (FA_X1)
     1    3.73    0.02    0.11    0.98 ^ _132391_/S (FA_X1)
                                         _053896_ (net)
                  0.02    0.00    0.98 ^ _081640_/A (INV_X2)
     2    6.34    0.01    0.01    0.99 v _081640_/ZN (INV_X2)
                                         _053899_ (net)
                  0.01    0.00    0.99 v _132393_/B (FA_X1)
     1    3.45    0.02    0.10    1.09 v _132393_/S (FA_X1)
                                         _053902_ (net)
                  0.02    0.00    1.09 v _132394_/CI (FA_X1)
     1    3.45    0.01    0.12    1.21 ^ _132394_/S (FA_X1)
                                         _053905_ (net)
                  0.01    0.00    1.21 ^ _090157_/A (INV_X2)
     1    3.14    0.01    0.01    1.22 v _090157_/ZN (INV_X2)
                                         _053908_ (net)
                  0.01    0.00    1.22 v _132395_/CI (FA_X1)
     1    3.60    0.01    0.11    1.33 ^ _132395_/S (FA_X1)
                                         _053910_ (net)
                  0.01    0.00    1.33 ^ _085734_/A (INV_X2)
     1    3.08    0.01    0.01    1.34 v _085734_/ZN (INV_X2)
                                         _053919_ (net)
                  0.01    0.00    1.34 v _132399_/CI (FA_X1)
     1    4.00    0.02    0.11    1.45 ^ _132399_/S (FA_X1)
                                         _053922_ (net)
                  0.02    0.00    1.45 ^ _132400_/CI (FA_X1)
     1    3.34    0.02    0.09    1.55 v _132400_/S (FA_X1)
                                         _053924_ (net)
                  0.02    0.00    1.55 v _088341_/A (INV_X2)
     1    4.42    0.01    0.02    1.57 ^ _088341_/ZN (INV_X2)
                                         _073814_ (net)
                  0.01    0.00    1.57 ^ _139157_/B (HA_X1)
     1    3.76    0.03    0.06    1.62 ^ _139157_/S (HA_X1)
                                         _073817_ (net)
                  0.03    0.00    1.62 ^ _118512_/A (BUF_X4)
     5   15.32    0.01    0.03    1.65 ^ _118512_/Z (BUF_X4)
                                         _029975_ (net)
                  0.01    0.00    1.65 ^ _118515_/A4 (AND4_X4)
     2   13.89    0.02    0.06    1.71 ^ _118515_/ZN (AND4_X4)
                                         _029977_ (net)
                  0.02    0.00    1.71 ^ _118516_/A3 (NAND3_X4)
     1    6.64    0.01    0.02    1.73 v _118516_/ZN (NAND3_X4)
                                         _029978_ (net)
                  0.01    0.00    1.73 v _118524_/A1 (NAND3_X4)
     2   13.10    0.02    0.02    1.76 ^ _118524_/ZN (NAND3_X4)
                                         _029986_ (net)
                  0.02    0.00    1.76 ^ _118525_/A1 (NAND2_X4)
     1    5.92    0.02    0.01    1.77 v _118525_/ZN (NAND2_X4)
                                         _029987_ (net)
                  0.02    0.00    1.77 v _118526_/A (INV_X4)
     2    8.76    0.01    0.02    1.79 ^ _118526_/ZN (INV_X4)
                                         _029988_ (net)
                  0.01    0.00    1.79 ^ _118543_/B1 (OAI21_X4)
     1    3.42    0.01    0.01    1.80 v _118543_/ZN (OAI21_X4)
                                         _030003_ (net)
                  0.01    0.00    1.80 v _118545_/A2 (NAND2_X2)
     1    4.65    0.01    0.02    1.82 ^ _118545_/ZN (NAND2_X2)
                                         _030005_ (net)
                  0.01    0.00    1.82 ^ _118562_/A (XOR2_X2)
     1   28.10    0.08    0.11    1.93 ^ _118562_/Z (XOR2_X2)
                                         _030022_ (net)
                  0.08    0.01    1.94 ^ _118563_/B1 (AOI21_X2)
     1    1.37    0.02    0.02    1.95 v _118563_/ZN (AOI21_X2)
                                         _002549_ (net)
                  0.02    0.00    1.95 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
                                  1.95   data arrival time

                          1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock source latency
     1   49.49    0.00    0.00    1.40 ^ clk (in)
                                         clk (net)
                  0.02    0.01    1.41 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   48.92    0.04    0.07    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.49 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
    16   70.22    0.05    0.09    1.58 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.05    0.01    1.58 ^ clkbuf_6_53_0_clk/A (CLKBUF_X3)
    12   37.42    0.03    0.07    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
                                         clknet_6_53_0_clk (net)
                  0.03    0.00    1.66 ^ clkbuf_leaf_323_clk/A (CLKBUF_X3)
     7    8.86    0.01    0.04    1.70 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
                                         clknet_leaf_323_clk (net)
                  0.01    0.00    1.70 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
                          0.00    1.70   clock reconvergence pessimism
                         -0.04    1.66   library setup time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_140425_/S                             25.25   29.13   -3.87 (VIOLATED)
_141146_/S                             25.25   29.12   -3.86 (VIOLATED)
_141139_/S                             25.25   28.38   -3.13 (VIOLATED)
_139116_/S                             25.25   28.13   -2.88 (VIOLATED)
_139104_/S                             25.25   27.79   -2.53 (VIOLATED)
_139636_/S                             25.25   27.68   -2.43 (VIOLATED)
_139166_/S                             25.25   27.68   -2.42 (VIOLATED)
_138692_/S                             25.25   27.67   -2.42 (VIOLATED)
_139107_/S                             25.25   27.54   -2.28 (VIOLATED)
_139163_/S                             25.25   27.52   -2.27 (VIOLATED)
_139639_/S                             25.25   27.38   -2.13 (VIOLATED)
_138864_/S                             25.25   27.24   -1.99 (VIOLATED)
_141140_/S                             25.25   27.21   -1.96 (VIOLATED)
_141141_/S                             25.25   27.06   -1.80 (VIOLATED)
_140432_/S                             25.25   27.03   -1.78 (VIOLATED)
_141088_/S                             25.25   26.84   -1.59 (VIOLATED)
_139284_/S                             25.25   26.84   -1.59 (VIOLATED)
_139471_/S                             25.25   26.77   -1.51 (VIOLATED)
_137610_/S                             25.25   26.73   -1.47 (VIOLATED)
_140437_/S                             25.25   26.70   -1.45 (VIOLATED)
_137956_/S                             25.25   26.67   -1.41 (VIOLATED)
_139459_/S                             25.25   26.60   -1.35 (VIOLATED)
_140428_/S                             25.25   26.59   -1.33 (VIOLATED)
_137961_/S                             25.25   26.42   -1.16 (VIOLATED)
_138697_/S                             25.25   26.13   -0.88 (VIOLATED)
_139281_/S                             25.25   26.12   -0.86 (VIOLATED)
_141084_/S                             25.25   25.98   -0.73 (VIOLATED)
_139695_/S                             25.25   25.94   -0.69 (VIOLATED)
_139466_/S                             25.25   25.80   -0.55 (VIOLATED)
_137614_/S                             25.25   25.66   -0.40 (VIOLATED)
_139462_/S                             25.25   25.27   -0.02 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.05434615537524223

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2737

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-3.874608278274536

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1534

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 31

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 488

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.07    0.25 ^ clkbuf_6_50_0_clk/Z (CLKBUF_X3)
   0.05    0.30 ^ clkbuf_leaf_440_clk/Z (CLKBUF_X3)
   0.00    0.30 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.11    0.41 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.04    0.45 v _078968_/Z (BUF_X16)
   0.03    0.48 v _078969_/Z (BUF_X32)
   0.02    0.50 v _078970_/Z (BUF_X32)
   0.02    0.52 v _078971_/Z (BUF_X32)
   0.02    0.54 v max_length70/Z (BUF_X32)
   0.07    0.61 v _078972_/Z (BUF_X32)
   0.04    0.65 v rebuffer41/Z (BUF_X16)
   0.04    0.69 v _079016_/Z (BUF_X32)
   0.13    0.82 v _079017_/Z (BUF_X32)
   0.04    0.86 ^ _081637_/ZN (NAND2_X4)
   0.01    0.87 v _081638_/ZN (INV_X4)
   0.11    0.98 ^ _132391_/S (FA_X1)
   0.01    0.99 v _081640_/ZN (INV_X2)
   0.10    1.09 v _132393_/S (FA_X1)
   0.12    1.21 ^ _132394_/S (FA_X1)
   0.01    1.22 v _090157_/ZN (INV_X2)
   0.11    1.33 ^ _132395_/S (FA_X1)
   0.01    1.34 v _085734_/ZN (INV_X2)
   0.11    1.45 ^ _132399_/S (FA_X1)
   0.10    1.55 v _132400_/S (FA_X1)
   0.02    1.57 ^ _088341_/ZN (INV_X2)
   0.06    1.62 ^ _139157_/S (HA_X1)
   0.03    1.65 ^ _118512_/Z (BUF_X4)
   0.06    1.71 ^ _118515_/ZN (AND4_X4)
   0.02    1.73 v _118516_/ZN (NAND3_X4)
   0.02    1.76 ^ _118524_/ZN (NAND3_X4)
   0.01    1.77 v _118525_/ZN (NAND2_X4)
   0.02    1.79 ^ _118526_/ZN (INV_X4)
   0.01    1.80 v _118543_/ZN (OAI21_X4)
   0.02    1.82 ^ _118545_/ZN (NAND2_X2)
   0.11    1.93 ^ _118562_/Z (XOR2_X2)
   0.02    1.95 v _118563_/ZN (AOI21_X2)
   0.00    1.95 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/D (DFF_X2)
           1.95   data arrival time

   1.40    1.40   clock clk (rise edge)
   0.00    1.40   clock source latency
   0.00    1.40 ^ clk (in)
   0.08    1.48 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    1.58 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    1.66 ^ clkbuf_6_53_0_clk/Z (CLKBUF_X3)
   0.04    1.70 ^ clkbuf_leaf_323_clk/Z (CLKBUF_X3)
   0.00    1.70 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_5.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X2)
   0.00    1.70   clock reconvergence pessimism
  -0.04    1.66   library setup time
           1.66   data required time
---------------------------------------------------------
           1.66   data required time
          -1.95   data arrival time
---------------------------------------------------------
          -0.29   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.26 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_leaf_394_clk/Z (CLKBUF_X3)
   0.00    0.31 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.09    0.39 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.40 v rle.ddstrb$_DFF_P_/D (DFF_X1)
           0.40   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    0.18 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.08    0.26 ^ clkbuf_6_60_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_leaf_396_clk/Z (CLKBUF_X3)
   0.00    0.31 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
   0.00    0.31   clock reconvergence pessimism
   0.00    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2893

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3064

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.9509

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.2931

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-15.023835

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-02   1.17e-02   3.87e-04   5.60e-02   8.1%
Combinational          2.86e-01   3.31e-01   2.20e-03   6.19e-01  89.7%
Clock                  7.07e-03   7.90e-03   3.43e-05   1.50e-02   2.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.37e-01   3.50e-01   2.62e-03   6.90e-01 100.0%
                          48.8%      50.8%       0.4%
