Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 18:45:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_scheduler_0_2 (user.org:user:scheduler:1.0 (Rev. 120)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'NUM_READ_OUTSTANDING' is no longer present on the upgraded IP 'design_1_scheduler_0_2', and cannot be set to '8'

Parameter 'NUM_WRITE_OUTSTANDING' is no longer present on the upgraded IP 'design_1_scheduler_0_2', and cannot be set to '8'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:scheduler:1.0 -user_name design_1_scheduler_0_2
set_property -dict "\
  CONFIG.C_M_AXI_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_TARGET_SLAVE_BASE_ADDR {0x10000000} \
  CONFIG.C_S_AXI_ADDR_WIDTH {14} \
  CONFIG.C_S_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI_DATA_WIDTH {32} \
  CONFIG.C_S_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_scheduler_0_2} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {100000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_CACHE {0} \
  CONFIG.M_AXI.HAS_LOCK {0} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_CLK.ASSOCIATED_BUSIF {M_AXI} \
  CONFIG.M_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_CLK.ASSOCIATED_RESET {m_axi_aresetn} \
  CONFIG.M_AXI_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_CLK.PHASE {0.0} \
  CONFIG.M_AXI_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SCHEDULER_ASESETN.INSERT_VIP {0} \
  CONFIG.SCHEDULER_ASESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_PORT {} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_RESET {SCHEDULER_ARESETN:SCHEDULER_ASESETN} \
  CONFIG.SCHEDULER_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.SCHEDULER_CLK.FREQ_HZ {100000000} \
  CONFIG.SCHEDULER_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.SCHEDULER_CLK.INSERT_VIP {0} \
  CONFIG.SCHEDULER_CLK.NUM_READ_OUTSTANDING {} \
  CONFIG.SCHEDULER_CLK.NUM_WRITE_OUTSTANDING {} \
  CONFIG.SCHEDULER_CLK.PHASE {0.0} \
  CONFIG.S_AXI.ADDR_WIDTH {14} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S_AXI.WIZ_NUM_REG {7} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_CLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_CLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S_AXI_CLK.PHASE {0.0} \
  CONFIG.S_AXI_RST.INSERT_VIP {0} \
  CONFIG.S_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.irq.PortWidth {1} \
  CONFIG.irq.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.maxTasks {4} " [get_ips design_1_scheduler_0_2]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  9 18:45:31 2022
| Host         : francesco-OptiPlex-5090 running 64-bit Ubuntu 22.04.1 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_scheduler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_scheduler_0_0 (user.org:user:scheduler:1.0 (Rev. 120)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'NUM_READ_OUTSTANDING' is no longer present on the upgraded IP 'design_1_scheduler_0_0', and cannot be set to '2'

Parameter 'NUM_READ_THREADS' is no longer present on the upgraded IP 'design_1_scheduler_0_0', and cannot be set to '1'

Parameter 'NUM_WRITE_OUTSTANDING' is no longer present on the upgraded IP 'design_1_scheduler_0_0', and cannot be set to '2'

Parameter 'NUM_WRITE_THREADS' is no longer present on the upgraded IP 'design_1_scheduler_0_0', and cannot be set to '1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:scheduler:1.0 -user_name design_1_scheduler_0_0
set_property -dict "\
  CONFIG.C_M_AXI_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_TARGET_SLAVE_BASE_ADDR {0x10000000} \
  CONFIG.C_S_AXI_ADDR_WIDTH {14} \
  CONFIG.C_S_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI_DATA_WIDTH {32} \
  CONFIG.C_S_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_scheduler_0_0} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {100000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_CACHE {0} \
  CONFIG.M_AXI.HAS_LOCK {0} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_CLK.ASSOCIATED_BUSIF {M_AXI} \
  CONFIG.M_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.M_AXI_CLK.ASSOCIATED_RESET {m_axi_aresetn} \
  CONFIG.M_AXI_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.M_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M_AXI_CLK.INSERT_VIP {0} \
  CONFIG.M_AXI_CLK.PHASE {0.0} \
  CONFIG.M_AXI_RST.INSERT_VIP {0} \
  CONFIG.M_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SCHEDULER_ASESETN.INSERT_VIP {0} \
  CONFIG.SCHEDULER_ASESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_PORT {} \
  CONFIG.SCHEDULER_CLK.ASSOCIATED_RESET {SCHEDULER_ARESETN:SCHEDULER_ASESETN} \
  CONFIG.SCHEDULER_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.SCHEDULER_CLK.FREQ_HZ {100000000} \
  CONFIG.SCHEDULER_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.SCHEDULER_CLK.INSERT_VIP {0} \
  CONFIG.SCHEDULER_CLK.NUM_READ_OUTSTANDING {} \
  CONFIG.SCHEDULER_CLK.NUM_WRITE_OUTSTANDING {} \
  CONFIG.SCHEDULER_CLK.PHASE {0.0} \
  CONFIG.S_AXI.ADDR_WIDTH {14} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_READ_THREADS {4} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {4} \
  CONFIG.S_AXI.PHASE {0.0} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S_AXI.WIZ_NUM_REG {7} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_CLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_CLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_CLK.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S_AXI_CLK.PHASE {0.0} \
  CONFIG.S_AXI_RST.INSERT_VIP {0} \
  CONFIG.S_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.irq.PortWidth {1} \
  CONFIG.irq.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.maxTasks {4} " [get_ips design_1_scheduler_0_0]


