// Seed: 2601632330
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  always #1 begin
    id_1 <= id_4;
  end
endmodule
