
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800200  00001b44  00001bd8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b44  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800252  00800252  00001c2a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001c2a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000208  00000000  00000000  00001c86  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000eee  00000000  00000000  00001e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000844  00000000  00000000  00002d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000110b  00000000  00000000  000035c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005ec  00000000  00000000  000046cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005e1  00000000  00000000  00004cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000aea  00000000  00000000  00005299  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000178  00000000  00000000  00005d83  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	00 c6       	rjmp	.+3072   	; 0xc9e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	7e 06       	cpc	r7, r30
      e6:	ec 06       	cpc	r14, r28
      e8:	ec 06       	cpc	r14, r28
      ea:	ec 06       	cpc	r14, r28
      ec:	ec 06       	cpc	r14, r28
      ee:	ec 06       	cpc	r14, r28
      f0:	ec 06       	cpc	r14, r28
      f2:	ec 06       	cpc	r14, r28
      f4:	7e 06       	cpc	r7, r30
      f6:	ec 06       	cpc	r14, r28
      f8:	ec 06       	cpc	r14, r28
      fa:	ec 06       	cpc	r14, r28
      fc:	ec 06       	cpc	r14, r28
      fe:	ec 06       	cpc	r14, r28
     100:	ec 06       	cpc	r14, r28
     102:	ec 06       	cpc	r14, r28
     104:	80 06       	cpc	r8, r16
     106:	ec 06       	cpc	r14, r28
     108:	ec 06       	cpc	r14, r28
     10a:	ec 06       	cpc	r14, r28
     10c:	ec 06       	cpc	r14, r28
     10e:	ec 06       	cpc	r14, r28
     110:	ec 06       	cpc	r14, r28
     112:	ec 06       	cpc	r14, r28
     114:	ec 06       	cpc	r14, r28
     116:	ec 06       	cpc	r14, r28
     118:	ec 06       	cpc	r14, r28
     11a:	ec 06       	cpc	r14, r28
     11c:	ec 06       	cpc	r14, r28
     11e:	ec 06       	cpc	r14, r28
     120:	ec 06       	cpc	r14, r28
     122:	ec 06       	cpc	r14, r28
     124:	80 06       	cpc	r8, r16
     126:	ec 06       	cpc	r14, r28
     128:	ec 06       	cpc	r14, r28
     12a:	ec 06       	cpc	r14, r28
     12c:	ec 06       	cpc	r14, r28
     12e:	ec 06       	cpc	r14, r28
     130:	ec 06       	cpc	r14, r28
     132:	ec 06       	cpc	r14, r28
     134:	ec 06       	cpc	r14, r28
     136:	ec 06       	cpc	r14, r28
     138:	ec 06       	cpc	r14, r28
     13a:	ec 06       	cpc	r14, r28
     13c:	ec 06       	cpc	r14, r28
     13e:	ec 06       	cpc	r14, r28
     140:	ec 06       	cpc	r14, r28
     142:	ec 06       	cpc	r14, r28
     144:	e6 06       	cpc	r14, r22
     146:	ec 06       	cpc	r14, r28
     148:	ec 06       	cpc	r14, r28
     14a:	ec 06       	cpc	r14, r28
     14c:	ec 06       	cpc	r14, r28
     14e:	ec 06       	cpc	r14, r28
     150:	ec 06       	cpc	r14, r28
     152:	ec 06       	cpc	r14, r28
     154:	b7 06       	cpc	r11, r23
     156:	ec 06       	cpc	r14, r28
     158:	ec 06       	cpc	r14, r28
     15a:	ec 06       	cpc	r14, r28
     15c:	ec 06       	cpc	r14, r28
     15e:	ec 06       	cpc	r14, r28
     160:	ec 06       	cpc	r14, r28
     162:	ec 06       	cpc	r14, r28
     164:	ec 06       	cpc	r14, r28
     166:	ec 06       	cpc	r14, r28
     168:	ec 06       	cpc	r14, r28
     16a:	ec 06       	cpc	r14, r28
     16c:	ec 06       	cpc	r14, r28
     16e:	ec 06       	cpc	r14, r28
     170:	ec 06       	cpc	r14, r28
     172:	ec 06       	cpc	r14, r28
     174:	a7 06       	cpc	r10, r23
     176:	ec 06       	cpc	r14, r28
     178:	ec 06       	cpc	r14, r28
     17a:	ec 06       	cpc	r14, r28
     17c:	ec 06       	cpc	r14, r28
     17e:	ec 06       	cpc	r14, r28
     180:	ec 06       	cpc	r14, r28
     182:	ec 06       	cpc	r14, r28
     184:	cf 06       	cpc	r12, r31

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e4       	ldi	r30, 0x44	; 68
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 35       	cpi	r26, 0x52	; 82
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e5       	ldi	r26, 0x52	; 82
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 36       	cpi	r26, 0x65	; 101
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 a0 0d 	jmp	0x1b40	; 0x1b40 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
void test_pwm_duty();



int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	66 97       	sbiw	r28, 0x16	; 22
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	1b d6       	rcall	.+3126   	; 0xe18 <UART_Init>
	printf("Atmega2560 start.\n");
     1e2:	87 e0       	ldi	r24, 0x07	; 7
     1e4:	92 e0       	ldi	r25, 0x02	; 2
     1e6:	0e 94 97 09 	call	0x132e	; 0x132e <puts>
	//ir_init();
	CAN_init();
     1ea:	28 d0       	rcall	.+80     	; 0x23c <CAN_init>
	motor_init();
     1ec:	ad d0       	rcall	.+346    	; 0x348 <motor_init>
	solenoid_init();
     1ee:	cb d3       	rcall	.+1942   	; 0x986 <solenoid_init>
	//printf("HAllo1\n");
	//calibrate_encoder();
	
	
	CAN_struct msg;
	int timekeeper=0;
     1f0:	1e 8a       	std	Y+22, r1	; 0x16
     1f2:	1d 8a       	std	Y+21, r1	; 0x15
	while(1){
		timekeeper++;
     1f4:	8d 89       	ldd	r24, Y+21	; 0x15
     1f6:	9e 89       	ldd	r25, Y+22	; 0x16
     1f8:	01 96       	adiw	r24, 0x01	; 1
     1fa:	9e 8b       	std	Y+22, r25	; 0x16
     1fc:	8d 8b       	std	Y+21, r24	; 0x15
	
		rcv_CAN_message(&msg);
     1fe:	ce 01       	movw	r24, r28
     200:	03 96       	adiw	r24, 0x03	; 3
     202:	34 d0       	rcall	.+104    	; 0x26c <rcv_CAN_message>
		//printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
		if (msg.ID==SOLENOIDE_PUSH_ID){
     204:	8b 81       	ldd	r24, Y+3	; 0x03
     206:	82 30       	cpi	r24, 0x02	; 2
     208:	09 f4       	brne	.+2      	; 0x20c <main+0x44>
			push_solenoid();
     20a:	d6 d3       	rcall	.+1964   	; 0x9b8 <push_solenoid>
			
		}
		if (msg.ID==JOYSTICK_ID){
     20c:	8b 81       	ldd	r24, Y+3	; 0x03
     20e:	81 30       	cpi	r24, 0x01	; 1
     210:	a1 f4       	brne	.+40     	; 0x23a <main+0x72>
			int8_t temp_joy= msg.data[0];
     212:	8d 81       	ldd	r24, Y+5	; 0x05
     214:	9e 81       	ldd	r25, Y+6	; 0x06
     216:	89 83       	std	Y+1, r24	; 0x01
			printf("tjohey\n");
     218:	89 e1       	ldi	r24, 0x19	; 25
     21a:	92 e0       	ldi	r25, 0x02	; 2
     21c:	0e 94 97 09 	call	0x132e	; 0x132e <puts>
			set_motor_dir(temp_joy);
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	8f d2       	rcall	.+1310   	; 0x742 <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy,&timekeeper);
     224:	ce 01       	movw	r24, r28
     226:	45 96       	adiw	r24, 0x15	; 21
     228:	bc 01       	movw	r22, r24
     22a:	89 81       	ldd	r24, Y+1	; 0x01
     22c:	eb d2       	rcall	.+1494   	; 0x804 <speed_regulator>
     22e:	8a 83       	std	Y+2, r24	; 0x02
			//printf("speed %i\n", regulated_speed);
			send_motor_speed(regulated_speed);
     230:	8a 81       	ldd	r24, Y+2	; 0x02
     232:	88 2f       	mov	r24, r24
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	6a d2       	rcall	.+1236   	; 0x70c <send_motor_speed>
		
		//printf("time: %i\n", timekeeper);
		//_delay_ms(6000);
		//read_encoder_input();
		
	}
     238:	dd cf       	rjmp	.-70     	; 0x1f4 <main+0x2c>
     23a:	dc cf       	rjmp	.-72     	; 0x1f4 <main+0x2c>

0000023c <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
     23c:	cf 93       	push	r28
     23e:	df 93       	push	r29
     240:	cd b7       	in	r28, 0x3d	; 61
     242:	de b7       	in	r29, 0x3e	; 62
     244:	9e d2       	rcall	.+1340   	; 0x782 <MCP2515_init>
     246:	4f ef       	ldi	r20, 0xFF	; 255
     248:	60 e6       	ldi	r22, 0x60	; 96
     24a:	80 e6       	ldi	r24, 0x60	; 96
     24c:	b8 d2       	rcall	.+1392   	; 0x7be <bit_modify_MCP2515>
     24e:	40 e0       	ldi	r20, 0x00	; 0
     250:	64 e0       	ldi	r22, 0x04	; 4
     252:	80 e6       	ldi	r24, 0x60	; 96
     254:	b4 d2       	rcall	.+1384   	; 0x7be <bit_modify_MCP2515>
     256:	41 e0       	ldi	r20, 0x01	; 1
     258:	65 e0       	ldi	r22, 0x05	; 5
     25a:	8b e2       	ldi	r24, 0x2B	; 43
     25c:	b0 d2       	rcall	.+1376   	; 0x7be <bit_modify_MCP2515>
     25e:	40 e0       	ldi	r20, 0x00	; 0
     260:	60 ef       	ldi	r22, 0xF0	; 240
     262:	8f e0       	ldi	r24, 0x0F	; 15
     264:	ac d2       	rcall	.+1368   	; 0x7be <bit_modify_MCP2515>
     266:	df 91       	pop	r29
     268:	cf 91       	pop	r28
     26a:	08 95       	ret

0000026c <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
     26c:	1f 93       	push	r17
     26e:	cf 93       	push	r28
     270:	df 93       	push	r29
     272:	00 d0       	rcall	.+0      	; 0x274 <rcv_CAN_message+0x8>
     274:	1f 92       	push	r1
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	9c 83       	std	Y+4, r25	; 0x04
     27c:	8b 83       	std	Y+3, r24	; 0x03
	
	msg->data[0] = 0;
     27e:	8b 81       	ldd	r24, Y+3	; 0x03
     280:	9c 81       	ldd	r25, Y+4	; 0x04
     282:	fc 01       	movw	r30, r24
     284:	13 82       	std	Z+3, r1	; 0x03
     286:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
     288:	8b 81       	ldd	r24, Y+3	; 0x03
     28a:	9c 81       	ldd	r25, Y+4	; 0x04
     28c:	fc 01       	movw	r30, r24
     28e:	10 82       	st	Z, r1
	msg->length = 0;
     290:	8b 81       	ldd	r24, Y+3	; 0x03
     292:	9c 81       	ldd	r25, Y+4	; 0x04
     294:	fc 01       	movw	r30, r24
     296:	11 82       	std	Z+1, r1	; 0x01
	
	//memset(&msg, 0, sizeof(CAN_struct));
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
     298:	00 00       	nop
     29a:	8c e2       	ldi	r24, 0x2C	; 44
     29c:	7b d2       	rcall	.+1270   	; 0x794 <read_MCP2515>
     29e:	88 2f       	mov	r24, r24
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	81 70       	andi	r24, 0x01	; 1
     2a4:	99 27       	eor	r25, r25
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	c1 f3       	breq	.-16     	; 0x29a <rcv_CAN_message+0x2e>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
     2aa:	81 e6       	ldi	r24, 0x61	; 97
     2ac:	73 d2       	rcall	.+1254   	; 0x794 <read_MCP2515>
     2ae:	88 2f       	mov	r24, r24
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	88 0f       	add	r24, r24
     2b4:	99 1f       	adc	r25, r25
     2b6:	88 0f       	add	r24, r24
     2b8:	99 1f       	adc	r25, r25
     2ba:	88 0f       	add	r24, r24
     2bc:	99 1f       	adc	r25, r25
     2be:	18 2f       	mov	r17, r24
     2c0:	82 e6       	ldi	r24, 0x62	; 98
     2c2:	68 d2       	rcall	.+1232   	; 0x794 <read_MCP2515>
     2c4:	82 95       	swap	r24
     2c6:	86 95       	lsr	r24
     2c8:	87 70       	andi	r24, 0x07	; 7
     2ca:	81 2b       	or	r24, r17
     2cc:	28 2f       	mov	r18, r24
     2ce:	8b 81       	ldd	r24, Y+3	; 0x03
     2d0:	9c 81       	ldd	r25, Y+4	; 0x04
     2d2:	fc 01       	movw	r30, r24
     2d4:	20 83       	st	Z, r18
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
     2d6:	85 e6       	ldi	r24, 0x65	; 101
     2d8:	5d d2       	rcall	.+1210   	; 0x794 <read_MCP2515>
     2da:	28 2f       	mov	r18, r24
     2dc:	2f 70       	andi	r18, 0x0F	; 15
     2de:	8b 81       	ldd	r24, Y+3	; 0x03
     2e0:	9c 81       	ldd	r25, Y+4	; 0x04
     2e2:	fc 01       	movw	r30, r24
     2e4:	21 83       	std	Z+1, r18	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     2e6:	1a 82       	std	Y+2, r1	; 0x02
     2e8:	19 82       	std	Y+1, r1	; 0x01
     2ea:	17 c0       	rjmp	.+46     	; 0x31a <rcv_CAN_message+0xae>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
     2ec:	89 81       	ldd	r24, Y+1	; 0x01
     2ee:	8a 59       	subi	r24, 0x9A	; 154
     2f0:	51 d2       	rcall	.+1186   	; 0x794 <read_MCP2515>
     2f2:	88 2f       	mov	r24, r24
     2f4:	90 e0       	ldi	r25, 0x00	; 0
     2f6:	9c 01       	movw	r18, r24
     2f8:	4b 81       	ldd	r20, Y+3	; 0x03
     2fa:	5c 81       	ldd	r21, Y+4	; 0x04
     2fc:	89 81       	ldd	r24, Y+1	; 0x01
     2fe:	9a 81       	ldd	r25, Y+2	; 0x02
     300:	01 96       	adiw	r24, 0x01	; 1
     302:	88 0f       	add	r24, r24
     304:	99 1f       	adc	r25, r25
     306:	84 0f       	add	r24, r20
     308:	95 1f       	adc	r25, r21
     30a:	fc 01       	movw	r30, r24
     30c:	31 83       	std	Z+1, r19	; 0x01
     30e:	20 83       	st	Z, r18
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     310:	89 81       	ldd	r24, Y+1	; 0x01
     312:	9a 81       	ldd	r25, Y+2	; 0x02
     314:	01 96       	adiw	r24, 0x01	; 1
     316:	9a 83       	std	Y+2, r25	; 0x02
     318:	89 83       	std	Y+1, r24	; 0x01
     31a:	8b 81       	ldd	r24, Y+3	; 0x03
     31c:	9c 81       	ldd	r25, Y+4	; 0x04
     31e:	fc 01       	movw	r30, r24
     320:	81 81       	ldd	r24, Z+1	; 0x01
     322:	28 2f       	mov	r18, r24
     324:	30 e0       	ldi	r19, 0x00	; 0
     326:	89 81       	ldd	r24, Y+1	; 0x01
     328:	9a 81       	ldd	r25, Y+2	; 0x02
     32a:	82 17       	cp	r24, r18
     32c:	93 07       	cpc	r25, r19
     32e:	f4 f2       	brlt	.-68     	; 0x2ec <rcv_CAN_message+0x80>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
     330:	40 e0       	ldi	r20, 0x00	; 0
     332:	61 e0       	ldi	r22, 0x01	; 1
     334:	8c e2       	ldi	r24, 0x2C	; 44
     336:	43 d2       	rcall	.+1158   	; 0x7be <bit_modify_MCP2515>

	//printf("Message ID,data and length in receive-function %u , %d, %u \n", msg->ID,msg->data[0],msg->length);
		
	//return msg;

}
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
     33e:	0f 90       	pop	r0
     340:	df 91       	pop	r29
     342:	cf 91       	pop	r28
     344:	1f 91       	pop	r17
     346:	08 95       	ret

00000348 <motor_init>:

#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	cd b7       	in	r28, 0x3d	; 61
     34e:	de b7       	in	r29, 0x3e	; 62
	TWI_Master_Initialise();
     350:	39 d4       	rcall	.+2162   	; 0xbc4 <TWI_Master_Initialise>
	CAN_init();
     352:	74 df       	rcall	.-280    	; 0x23c <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
     354:	8a e2       	ldi	r24, 0x2A	; 42
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	2a e2       	ldi	r18, 0x2A	; 42
     35a:	30 e0       	ldi	r19, 0x00	; 0
     35c:	f9 01       	movw	r30, r18
     35e:	20 81       	ld	r18, Z
     360:	23 60       	ori	r18, 0x03	; 3
     362:	fc 01       	movw	r30, r24
     364:	20 83       	st	Z, r18
	DDRK =0x00; //set A as input. Used to read encoder data
     366:	87 e0       	ldi	r24, 0x07	; 7
     368:	91 e0       	ldi	r25, 0x01	; 1
     36a:	fc 01       	movw	r30, r24
     36c:	10 82       	st	Z, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
     36e:	88 eb       	ldi	r24, 0xB8	; 184
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	2c e0       	ldi	r18, 0x0C	; 12
     374:	fc 01       	movw	r30, r24
     376:	20 83       	st	Z, r18
	
	DDRH= 0xFF; //setting all PINH to output.
     378:	81 e0       	ldi	r24, 0x01	; 1
     37a:	91 e0       	ldi	r25, 0x01	; 1
     37c:	2f ef       	ldi	r18, 0xFF	; 255
     37e:	fc 01       	movw	r30, r24
     380:	20 83       	st	Z, r18
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
     382:	82 e0       	ldi	r24, 0x02	; 2
     384:	91 e0       	ldi	r25, 0x01	; 1
     386:	22 e0       	ldi	r18, 0x02	; 2
     388:	31 e0       	ldi	r19, 0x01	; 1
     38a:	f9 01       	movw	r30, r18
     38c:	20 81       	ld	r18, Z
     38e:	22 65       	ori	r18, 0x52	; 82
     390:	fc 01       	movw	r30, r24
     392:	20 83       	st	Z, r18
	sei();
     394:	78 94       	sei
}
     396:	df 91       	pop	r29
     398:	cf 91       	pop	r28
     39a:	08 95       	ret

0000039c <read_encoder_input>:

int16_t read_encoder_input(){
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	cd b7       	in	r28, 0x3d	; 61
     3a2:	de b7       	in	r29, 0x3e	; 62
     3a4:	ac 97       	sbiw	r28, 0x2c	; 44
     3a6:	0f b6       	in	r0, 0x3f	; 63
     3a8:	f8 94       	cli
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	0f be       	out	0x3f, r0	; 63
     3ae:	cd bf       	out	0x3d, r28	; 61
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
     3b0:	82 e0       	ldi	r24, 0x02	; 2
     3b2:	91 e0       	ldi	r25, 0x01	; 1
     3b4:	22 e0       	ldi	r18, 0x02	; 2
     3b6:	31 e0       	ldi	r19, 0x01	; 1
     3b8:	f9 01       	movw	r30, r18
     3ba:	20 81       	ld	r18, Z
     3bc:	27 7d       	andi	r18, 0xD7	; 215
     3be:	fc 01       	movw	r30, r24
     3c0:	20 83       	st	Z, r18
     3c2:	80 e0       	ldi	r24, 0x00	; 0
     3c4:	90 e0       	ldi	r25, 0x00	; 0
     3c6:	a0 ea       	ldi	r26, 0xA0	; 160
     3c8:	b1 e4       	ldi	r27, 0x41	; 65
     3ca:	8b 83       	std	Y+3, r24	; 0x03
     3cc:	9c 83       	std	Y+4, r25	; 0x04
     3ce:	ad 83       	std	Y+5, r26	; 0x05
     3d0:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     3d2:	20 e0       	ldi	r18, 0x00	; 0
     3d4:	30 e0       	ldi	r19, 0x00	; 0
     3d6:	4a e7       	ldi	r20, 0x7A	; 122
     3d8:	55 e4       	ldi	r21, 0x45	; 69
     3da:	6b 81       	ldd	r22, Y+3	; 0x03
     3dc:	7c 81       	ldd	r23, Y+4	; 0x04
     3de:	8d 81       	ldd	r24, Y+5	; 0x05
     3e0:	9e 81       	ldd	r25, Y+6	; 0x06
     3e2:	ba d6       	rcall	.+3444   	; 0x1158 <__mulsf3>
     3e4:	dc 01       	movw	r26, r24
     3e6:	cb 01       	movw	r24, r22
     3e8:	8f 83       	std	Y+7, r24	; 0x07
     3ea:	98 87       	std	Y+8, r25	; 0x08
     3ec:	a9 87       	std	Y+9, r26	; 0x09
     3ee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     3f0:	20 e0       	ldi	r18, 0x00	; 0
     3f2:	30 e0       	ldi	r19, 0x00	; 0
     3f4:	40 e8       	ldi	r20, 0x80	; 128
     3f6:	5f e3       	ldi	r21, 0x3F	; 63
     3f8:	6f 81       	ldd	r22, Y+7	; 0x07
     3fa:	78 85       	ldd	r23, Y+8	; 0x08
     3fc:	89 85       	ldd	r24, Y+9	; 0x09
     3fe:	9a 85       	ldd	r25, Y+10	; 0x0a
     400:	c0 d5       	rcall	.+2944   	; 0xf82 <__cmpsf2>
     402:	88 23       	and	r24, r24
     404:	2c f4       	brge	.+10     	; 0x410 <read_encoder_input+0x74>
		__ticks = 1;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	90 e0       	ldi	r25, 0x00	; 0
     40a:	9c 87       	std	Y+12, r25	; 0x0c
     40c:	8b 87       	std	Y+11, r24	; 0x0b
     40e:	3b c0       	rjmp	.+118    	; 0x486 <read_encoder_input+0xea>
	else if (__tmp > 65535)
     410:	20 e0       	ldi	r18, 0x00	; 0
     412:	3f ef       	ldi	r19, 0xFF	; 255
     414:	4f e7       	ldi	r20, 0x7F	; 127
     416:	57 e4       	ldi	r21, 0x47	; 71
     418:	6f 81       	ldd	r22, Y+7	; 0x07
     41a:	78 85       	ldd	r23, Y+8	; 0x08
     41c:	89 85       	ldd	r24, Y+9	; 0x09
     41e:	9a 85       	ldd	r25, Y+10	; 0x0a
     420:	97 d6       	rcall	.+3374   	; 0x1150 <__gesf2>
     422:	18 16       	cp	r1, r24
     424:	3c f5       	brge	.+78     	; 0x474 <read_encoder_input+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     426:	20 e0       	ldi	r18, 0x00	; 0
     428:	30 e0       	ldi	r19, 0x00	; 0
     42a:	40 e2       	ldi	r20, 0x20	; 32
     42c:	51 e4       	ldi	r21, 0x41	; 65
     42e:	6b 81       	ldd	r22, Y+3	; 0x03
     430:	7c 81       	ldd	r23, Y+4	; 0x04
     432:	8d 81       	ldd	r24, Y+5	; 0x05
     434:	9e 81       	ldd	r25, Y+6	; 0x06
     436:	90 d6       	rcall	.+3360   	; 0x1158 <__mulsf3>
     438:	dc 01       	movw	r26, r24
     43a:	cb 01       	movw	r24, r22
     43c:	bc 01       	movw	r22, r24
     43e:	cd 01       	movw	r24, r26
     440:	a9 d5       	rcall	.+2898   	; 0xf94 <__fixunssfsi>
     442:	dc 01       	movw	r26, r24
     444:	cb 01       	movw	r24, r22
     446:	9c 87       	std	Y+12, r25	; 0x0c
     448:	8b 87       	std	Y+11, r24	; 0x0b
     44a:	0f c0       	rjmp	.+30     	; 0x46a <read_encoder_input+0xce>
     44c:	80 e9       	ldi	r24, 0x90	; 144
     44e:	91 e0       	ldi	r25, 0x01	; 1
     450:	9e 87       	std	Y+14, r25	; 0x0e
     452:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     454:	8d 85       	ldd	r24, Y+13	; 0x0d
     456:	9e 85       	ldd	r25, Y+14	; 0x0e
     458:	01 97       	sbiw	r24, 0x01	; 1
     45a:	f1 f7       	brne	.-4      	; 0x458 <read_encoder_input+0xbc>
     45c:	9e 87       	std	Y+14, r25	; 0x0e
     45e:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     460:	8b 85       	ldd	r24, Y+11	; 0x0b
     462:	9c 85       	ldd	r25, Y+12	; 0x0c
     464:	01 97       	sbiw	r24, 0x01	; 1
     466:	9c 87       	std	Y+12, r25	; 0x0c
     468:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     46a:	8b 85       	ldd	r24, Y+11	; 0x0b
     46c:	9c 85       	ldd	r25, Y+12	; 0x0c
     46e:	00 97       	sbiw	r24, 0x00	; 0
     470:	69 f7       	brne	.-38     	; 0x44c <read_encoder_input+0xb0>
     472:	13 c0       	rjmp	.+38     	; 0x49a <read_encoder_input+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     474:	6f 81       	ldd	r22, Y+7	; 0x07
     476:	78 85       	ldd	r23, Y+8	; 0x08
     478:	89 85       	ldd	r24, Y+9	; 0x09
     47a:	9a 85       	ldd	r25, Y+10	; 0x0a
     47c:	8b d5       	rcall	.+2838   	; 0xf94 <__fixunssfsi>
     47e:	dc 01       	movw	r26, r24
     480:	cb 01       	movw	r24, r22
     482:	9c 87       	std	Y+12, r25	; 0x0c
     484:	8b 87       	std	Y+11, r24	; 0x0b
     486:	8b 85       	ldd	r24, Y+11	; 0x0b
     488:	9c 85       	ldd	r25, Y+12	; 0x0c
     48a:	98 8b       	std	Y+16, r25	; 0x10
     48c:	8f 87       	std	Y+15, r24	; 0x0f
     48e:	8f 85       	ldd	r24, Y+15	; 0x0f
     490:	98 89       	ldd	r25, Y+16	; 0x10
     492:	01 97       	sbiw	r24, 0x01	; 1
     494:	f1 f7       	brne	.-4      	; 0x492 <read_encoder_input+0xf6>
     496:	98 8b       	std	Y+16, r25	; 0x10
     498:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
     49a:	86 e0       	ldi	r24, 0x06	; 6
     49c:	91 e0       	ldi	r25, 0x01	; 1
     49e:	fc 01       	movw	r30, r24
     4a0:	80 81       	ld	r24, Z
     4a2:	88 2f       	mov	r24, r24
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	98 2f       	mov	r25, r24
     4a8:	88 27       	eor	r24, r24
     4aa:	9a 83       	std	Y+2, r25	; 0x02
     4ac:	89 83       	std	Y+1, r24	; 0x01
	PORTH|=(1<<SEL);
     4ae:	82 e0       	ldi	r24, 0x02	; 2
     4b0:	91 e0       	ldi	r25, 0x01	; 1
     4b2:	22 e0       	ldi	r18, 0x02	; 2
     4b4:	31 e0       	ldi	r19, 0x01	; 1
     4b6:	f9 01       	movw	r30, r18
     4b8:	20 81       	ld	r18, Z
     4ba:	28 60       	ori	r18, 0x08	; 8
     4bc:	fc 01       	movw	r30, r24
     4be:	20 83       	st	Z, r18
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	a0 ea       	ldi	r26, 0xA0	; 160
     4c6:	b1 e4       	ldi	r27, 0x41	; 65
     4c8:	89 8b       	std	Y+17, r24	; 0x11
     4ca:	9a 8b       	std	Y+18, r25	; 0x12
     4cc:	ab 8b       	std	Y+19, r26	; 0x13
     4ce:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     4d0:	20 e0       	ldi	r18, 0x00	; 0
     4d2:	30 e0       	ldi	r19, 0x00	; 0
     4d4:	4a e7       	ldi	r20, 0x7A	; 122
     4d6:	55 e4       	ldi	r21, 0x45	; 69
     4d8:	69 89       	ldd	r22, Y+17	; 0x11
     4da:	7a 89       	ldd	r23, Y+18	; 0x12
     4dc:	8b 89       	ldd	r24, Y+19	; 0x13
     4de:	9c 89       	ldd	r25, Y+20	; 0x14
     4e0:	3b d6       	rcall	.+3190   	; 0x1158 <__mulsf3>
     4e2:	dc 01       	movw	r26, r24
     4e4:	cb 01       	movw	r24, r22
     4e6:	8d 8b       	std	Y+21, r24	; 0x15
     4e8:	9e 8b       	std	Y+22, r25	; 0x16
     4ea:	af 8b       	std	Y+23, r26	; 0x17
     4ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     4ee:	20 e0       	ldi	r18, 0x00	; 0
     4f0:	30 e0       	ldi	r19, 0x00	; 0
     4f2:	40 e8       	ldi	r20, 0x80	; 128
     4f4:	5f e3       	ldi	r21, 0x3F	; 63
     4f6:	6d 89       	ldd	r22, Y+21	; 0x15
     4f8:	7e 89       	ldd	r23, Y+22	; 0x16
     4fa:	8f 89       	ldd	r24, Y+23	; 0x17
     4fc:	98 8d       	ldd	r25, Y+24	; 0x18
     4fe:	41 d5       	rcall	.+2690   	; 0xf82 <__cmpsf2>
     500:	88 23       	and	r24, r24
     502:	2c f4       	brge	.+10     	; 0x50e <read_encoder_input+0x172>
		__ticks = 1;
     504:	81 e0       	ldi	r24, 0x01	; 1
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	9a 8f       	std	Y+26, r25	; 0x1a
     50a:	89 8f       	std	Y+25, r24	; 0x19
     50c:	3b c0       	rjmp	.+118    	; 0x584 <read_encoder_input+0x1e8>
	else if (__tmp > 65535)
     50e:	20 e0       	ldi	r18, 0x00	; 0
     510:	3f ef       	ldi	r19, 0xFF	; 255
     512:	4f e7       	ldi	r20, 0x7F	; 127
     514:	57 e4       	ldi	r21, 0x47	; 71
     516:	6d 89       	ldd	r22, Y+21	; 0x15
     518:	7e 89       	ldd	r23, Y+22	; 0x16
     51a:	8f 89       	ldd	r24, Y+23	; 0x17
     51c:	98 8d       	ldd	r25, Y+24	; 0x18
     51e:	18 d6       	rcall	.+3120   	; 0x1150 <__gesf2>
     520:	18 16       	cp	r1, r24
     522:	3c f5       	brge	.+78     	; 0x572 <read_encoder_input+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     524:	20 e0       	ldi	r18, 0x00	; 0
     526:	30 e0       	ldi	r19, 0x00	; 0
     528:	40 e2       	ldi	r20, 0x20	; 32
     52a:	51 e4       	ldi	r21, 0x41	; 65
     52c:	69 89       	ldd	r22, Y+17	; 0x11
     52e:	7a 89       	ldd	r23, Y+18	; 0x12
     530:	8b 89       	ldd	r24, Y+19	; 0x13
     532:	9c 89       	ldd	r25, Y+20	; 0x14
     534:	11 d6       	rcall	.+3106   	; 0x1158 <__mulsf3>
     536:	dc 01       	movw	r26, r24
     538:	cb 01       	movw	r24, r22
     53a:	bc 01       	movw	r22, r24
     53c:	cd 01       	movw	r24, r26
     53e:	2a d5       	rcall	.+2644   	; 0xf94 <__fixunssfsi>
     540:	dc 01       	movw	r26, r24
     542:	cb 01       	movw	r24, r22
     544:	9a 8f       	std	Y+26, r25	; 0x1a
     546:	89 8f       	std	Y+25, r24	; 0x19
     548:	0f c0       	rjmp	.+30     	; 0x568 <read_encoder_input+0x1cc>
     54a:	80 e9       	ldi	r24, 0x90	; 144
     54c:	91 e0       	ldi	r25, 0x01	; 1
     54e:	9c 8f       	std	Y+28, r25	; 0x1c
     550:	8b 8f       	std	Y+27, r24	; 0x1b
     552:	8b 8d       	ldd	r24, Y+27	; 0x1b
     554:	9c 8d       	ldd	r25, Y+28	; 0x1c
     556:	01 97       	sbiw	r24, 0x01	; 1
     558:	f1 f7       	brne	.-4      	; 0x556 <read_encoder_input+0x1ba>
     55a:	9c 8f       	std	Y+28, r25	; 0x1c
     55c:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     55e:	89 8d       	ldd	r24, Y+25	; 0x19
     560:	9a 8d       	ldd	r25, Y+26	; 0x1a
     562:	01 97       	sbiw	r24, 0x01	; 1
     564:	9a 8f       	std	Y+26, r25	; 0x1a
     566:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     568:	89 8d       	ldd	r24, Y+25	; 0x19
     56a:	9a 8d       	ldd	r25, Y+26	; 0x1a
     56c:	00 97       	sbiw	r24, 0x00	; 0
     56e:	69 f7       	brne	.-38     	; 0x54a <read_encoder_input+0x1ae>
     570:	13 c0       	rjmp	.+38     	; 0x598 <read_encoder_input+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     572:	6d 89       	ldd	r22, Y+21	; 0x15
     574:	7e 89       	ldd	r23, Y+22	; 0x16
     576:	8f 89       	ldd	r24, Y+23	; 0x17
     578:	98 8d       	ldd	r25, Y+24	; 0x18
     57a:	0c d5       	rcall	.+2584   	; 0xf94 <__fixunssfsi>
     57c:	dc 01       	movw	r26, r24
     57e:	cb 01       	movw	r24, r22
     580:	9a 8f       	std	Y+26, r25	; 0x1a
     582:	89 8f       	std	Y+25, r24	; 0x19
     584:	89 8d       	ldd	r24, Y+25	; 0x19
     586:	9a 8d       	ldd	r25, Y+26	; 0x1a
     588:	9e 8f       	std	Y+30, r25	; 0x1e
     58a:	8d 8f       	std	Y+29, r24	; 0x1d
     58c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     58e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     590:	01 97       	sbiw	r24, 0x01	; 1
     592:	f1 f7       	brne	.-4      	; 0x590 <read_encoder_input+0x1f4>
     594:	9e 8f       	std	Y+30, r25	; 0x1e
     596:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20); //delay about 20 ms
	
	printf("Motor encoder data : %i\n",motor_encoder_data);
     598:	8a 81       	ldd	r24, Y+2	; 0x02
     59a:	8f 93       	push	r24
     59c:	89 81       	ldd	r24, Y+1	; 0x01
     59e:	8f 93       	push	r24
     5a0:	80 e2       	ldi	r24, 0x20	; 32
     5a2:	92 e0       	ldi	r25, 0x02	; 2
     5a4:	89 2f       	mov	r24, r25
     5a6:	8f 93       	push	r24
     5a8:	80 e2       	ldi	r24, 0x20	; 32
     5aa:	92 e0       	ldi	r25, 0x02	; 2
     5ac:	8f 93       	push	r24
     5ae:	ae d6       	rcall	.+3420   	; 0x130c <printf>
     5b0:	0f 90       	pop	r0
     5b2:	0f 90       	pop	r0
     5b4:	0f 90       	pop	r0
     5b6:	0f 90       	pop	r0
	motor_encoder_data|= (PINK&0xFF); // read MSB
     5b8:	86 e0       	ldi	r24, 0x06	; 6
     5ba:	91 e0       	ldi	r25, 0x01	; 1
     5bc:	fc 01       	movw	r30, r24
     5be:	80 81       	ld	r24, Z
     5c0:	88 2f       	mov	r24, r24
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	99 27       	eor	r25, r25
     5c6:	29 81       	ldd	r18, Y+1	; 0x01
     5c8:	3a 81       	ldd	r19, Y+2	; 0x02
     5ca:	82 2b       	or	r24, r18
     5cc:	93 2b       	or	r25, r19
     5ce:	9a 83       	std	Y+2, r25	; 0x02
     5d0:	89 83       	std	Y+1, r24	; 0x01
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
     5d2:	82 e0       	ldi	r24, 0x02	; 2
     5d4:	91 e0       	ldi	r25, 0x01	; 1
     5d6:	22 e0       	ldi	r18, 0x02	; 2
     5d8:	31 e0       	ldi	r19, 0x01	; 1
     5da:	f9 01       	movw	r30, r18
     5dc:	20 81       	ld	r18, Z
     5de:	2f 7b       	andi	r18, 0xBF	; 191
     5e0:	fc 01       	movw	r30, r24
     5e2:	20 83       	st	Z, r18
     5e4:	80 e0       	ldi	r24, 0x00	; 0
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	a0 ea       	ldi	r26, 0xA0	; 160
     5ea:	b0 e4       	ldi	r27, 0x40	; 64
     5ec:	8f 8f       	std	Y+31, r24	; 0x1f
     5ee:	98 a3       	std	Y+32, r25	; 0x20
     5f0:	a9 a3       	std	Y+33, r26	; 0x21
     5f2:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     5f4:	20 e0       	ldi	r18, 0x00	; 0
     5f6:	30 e0       	ldi	r19, 0x00	; 0
     5f8:	4a e7       	ldi	r20, 0x7A	; 122
     5fa:	55 e4       	ldi	r21, 0x45	; 69
     5fc:	6f 8d       	ldd	r22, Y+31	; 0x1f
     5fe:	78 a1       	ldd	r23, Y+32	; 0x20
     600:	89 a1       	ldd	r24, Y+33	; 0x21
     602:	9a a1       	ldd	r25, Y+34	; 0x22
     604:	a9 d5       	rcall	.+2898   	; 0x1158 <__mulsf3>
     606:	dc 01       	movw	r26, r24
     608:	cb 01       	movw	r24, r22
     60a:	8b a3       	std	Y+35, r24	; 0x23
     60c:	9c a3       	std	Y+36, r25	; 0x24
     60e:	ad a3       	std	Y+37, r26	; 0x25
     610:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     612:	20 e0       	ldi	r18, 0x00	; 0
     614:	30 e0       	ldi	r19, 0x00	; 0
     616:	40 e8       	ldi	r20, 0x80	; 128
     618:	5f e3       	ldi	r21, 0x3F	; 63
     61a:	6b a1       	ldd	r22, Y+35	; 0x23
     61c:	7c a1       	ldd	r23, Y+36	; 0x24
     61e:	8d a1       	ldd	r24, Y+37	; 0x25
     620:	9e a1       	ldd	r25, Y+38	; 0x26
     622:	af d4       	rcall	.+2398   	; 0xf82 <__cmpsf2>
     624:	88 23       	and	r24, r24
     626:	2c f4       	brge	.+10     	; 0x632 <read_encoder_input+0x296>
		__ticks = 1;
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	98 a7       	std	Y+40, r25	; 0x28
     62e:	8f a3       	std	Y+39, r24	; 0x27
     630:	3b c0       	rjmp	.+118    	; 0x6a8 <read_encoder_input+0x30c>
	else if (__tmp > 65535)
     632:	20 e0       	ldi	r18, 0x00	; 0
     634:	3f ef       	ldi	r19, 0xFF	; 255
     636:	4f e7       	ldi	r20, 0x7F	; 127
     638:	57 e4       	ldi	r21, 0x47	; 71
     63a:	6b a1       	ldd	r22, Y+35	; 0x23
     63c:	7c a1       	ldd	r23, Y+36	; 0x24
     63e:	8d a1       	ldd	r24, Y+37	; 0x25
     640:	9e a1       	ldd	r25, Y+38	; 0x26
     642:	86 d5       	rcall	.+2828   	; 0x1150 <__gesf2>
     644:	18 16       	cp	r1, r24
     646:	3c f5       	brge	.+78     	; 0x696 <read_encoder_input+0x2fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     648:	20 e0       	ldi	r18, 0x00	; 0
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	40 e2       	ldi	r20, 0x20	; 32
     64e:	51 e4       	ldi	r21, 0x41	; 65
     650:	6f 8d       	ldd	r22, Y+31	; 0x1f
     652:	78 a1       	ldd	r23, Y+32	; 0x20
     654:	89 a1       	ldd	r24, Y+33	; 0x21
     656:	9a a1       	ldd	r25, Y+34	; 0x22
     658:	7f d5       	rcall	.+2814   	; 0x1158 <__mulsf3>
     65a:	dc 01       	movw	r26, r24
     65c:	cb 01       	movw	r24, r22
     65e:	bc 01       	movw	r22, r24
     660:	cd 01       	movw	r24, r26
     662:	98 d4       	rcall	.+2352   	; 0xf94 <__fixunssfsi>
     664:	dc 01       	movw	r26, r24
     666:	cb 01       	movw	r24, r22
     668:	98 a7       	std	Y+40, r25	; 0x28
     66a:	8f a3       	std	Y+39, r24	; 0x27
     66c:	0f c0       	rjmp	.+30     	; 0x68c <read_encoder_input+0x2f0>
     66e:	80 e9       	ldi	r24, 0x90	; 144
     670:	91 e0       	ldi	r25, 0x01	; 1
     672:	9a a7       	std	Y+42, r25	; 0x2a
     674:	89 a7       	std	Y+41, r24	; 0x29
     676:	89 a5       	ldd	r24, Y+41	; 0x29
     678:	9a a5       	ldd	r25, Y+42	; 0x2a
     67a:	01 97       	sbiw	r24, 0x01	; 1
     67c:	f1 f7       	brne	.-4      	; 0x67a <read_encoder_input+0x2de>
     67e:	9a a7       	std	Y+42, r25	; 0x2a
     680:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     682:	8f a1       	ldd	r24, Y+39	; 0x27
     684:	98 a5       	ldd	r25, Y+40	; 0x28
     686:	01 97       	sbiw	r24, 0x01	; 1
     688:	98 a7       	std	Y+40, r25	; 0x28
     68a:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     68c:	8f a1       	ldd	r24, Y+39	; 0x27
     68e:	98 a5       	ldd	r25, Y+40	; 0x28
     690:	00 97       	sbiw	r24, 0x00	; 0
     692:	69 f7       	brne	.-38     	; 0x66e <read_encoder_input+0x2d2>
     694:	13 c0       	rjmp	.+38     	; 0x6bc <read_encoder_input+0x320>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     696:	6b a1       	ldd	r22, Y+35	; 0x23
     698:	7c a1       	ldd	r23, Y+36	; 0x24
     69a:	8d a1       	ldd	r24, Y+37	; 0x25
     69c:	9e a1       	ldd	r25, Y+38	; 0x26
     69e:	7a d4       	rcall	.+2292   	; 0xf94 <__fixunssfsi>
     6a0:	dc 01       	movw	r26, r24
     6a2:	cb 01       	movw	r24, r22
     6a4:	98 a7       	std	Y+40, r25	; 0x28
     6a6:	8f a3       	std	Y+39, r24	; 0x27
     6a8:	8f a1       	ldd	r24, Y+39	; 0x27
     6aa:	98 a5       	ldd	r25, Y+40	; 0x28
     6ac:	9c a7       	std	Y+44, r25	; 0x2c
     6ae:	8b a7       	std	Y+43, r24	; 0x2b
     6b0:	8b a5       	ldd	r24, Y+43	; 0x2b
     6b2:	9c a5       	ldd	r25, Y+44	; 0x2c
     6b4:	01 97       	sbiw	r24, 0x01	; 1
     6b6:	f1 f7       	brne	.-4      	; 0x6b4 <read_encoder_input+0x318>
     6b8:	9c a7       	std	Y+44, r25	; 0x2c
     6ba:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
     6bc:	82 e0       	ldi	r24, 0x02	; 2
     6be:	91 e0       	ldi	r25, 0x01	; 1
     6c0:	22 e0       	ldi	r18, 0x02	; 2
     6c2:	31 e0       	ldi	r19, 0x01	; 1
     6c4:	f9 01       	movw	r30, r18
     6c6:	20 81       	ld	r18, Z
     6c8:	20 66       	ori	r18, 0x60	; 96
     6ca:	fc 01       	movw	r30, r24
     6cc:	20 83       	st	Z, r18

	if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
     6ce:	89 81       	ldd	r24, Y+1	; 0x01
     6d0:	9a 81       	ldd	r25, Y+2	; 0x02
     6d2:	00 97       	sbiw	r24, 0x00	; 0
     6d4:	81 f0       	breq	.+32     	; 0x6f6 <read_encoder_input+0x35a>
     6d6:	8a 81       	ldd	r24, Y+2	; 0x02
     6d8:	8f 93       	push	r24
     6da:	89 81       	ldd	r24, Y+1	; 0x01
     6dc:	8f 93       	push	r24
     6de:	80 e2       	ldi	r24, 0x20	; 32
     6e0:	92 e0       	ldi	r25, 0x02	; 2
     6e2:	89 2f       	mov	r24, r25
     6e4:	8f 93       	push	r24
     6e6:	80 e2       	ldi	r24, 0x20	; 32
     6e8:	92 e0       	ldi	r25, 0x02	; 2
     6ea:	8f 93       	push	r24
     6ec:	0f d6       	rcall	.+3102   	; 0x130c <printf>
     6ee:	0f 90       	pop	r0
     6f0:	0f 90       	pop	r0
     6f2:	0f 90       	pop	r0
     6f4:	0f 90       	pop	r0
		
	return motor_encoder_data;	
     6f6:	89 81       	ldd	r24, Y+1	; 0x01
     6f8:	9a 81       	ldd	r25, Y+2	; 0x02
}
     6fa:	ac 96       	adiw	r28, 0x2c	; 44
     6fc:	0f b6       	in	r0, 0x3f	; 63
     6fe:	f8 94       	cli
     700:	de bf       	out	0x3e, r29	; 62
     702:	0f be       	out	0x3f, r0	; 63
     704:	cd bf       	out	0x3d, r28	; 61
     706:	df 91       	pop	r29
     708:	cf 91       	pop	r28
     70a:	08 95       	ret

0000070c <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(uint8_t speed_data){
     70c:	cf 93       	push	r28
     70e:	df 93       	push	r29
     710:	00 d0       	rcall	.+0      	; 0x712 <send_motor_speed+0x6>
     712:	00 d0       	rcall	.+0      	; 0x714 <send_motor_speed+0x8>
     714:	cd b7       	in	r28, 0x3d	; 61
     716:	de b7       	in	r29, 0x3e	; 62
     718:	8e 83       	std	Y+6, r24	; 0x06
	
	//if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
		/*Message for TWI format*/
		int8_t messageBuf[4];

		uint8_t motor_strength=speed_data;
     71a:	8e 81       	ldd	r24, Y+6	; 0x06
     71c:	89 83       	std	Y+1, r24	; 0x01
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
     71e:	80 e5       	ldi	r24, 0x50	; 80
     720:	8a 83       	std	Y+2, r24	; 0x02
		messageBuf[1] = 0x00;             // The first byte is used for commands.
     722:	1b 82       	std	Y+3, r1	; 0x03
		//else{
		
			//PORTH&=~(1<<DIR);
		//	motor_strength= abs(motor_strength-255);// to scale 
	//	}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
     724:	89 81       	ldd	r24, Y+1	; 0x01
     726:	8c 83       	std	Y+4, r24	; 0x04
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
     728:	ce 01       	movw	r24, r28
     72a:	02 96       	adiw	r24, 0x02	; 2
     72c:	63 e0       	ldi	r22, 0x03	; 3
     72e:	6c d2       	rcall	.+1240   	; 0xc08 <TWI_Start_Transceiver_With_Data>
	
	//}
}
     730:	26 96       	adiw	r28, 0x06	; 6
     732:	0f b6       	in	r0, 0x3f	; 63
     734:	f8 94       	cli
     736:	de bf       	out	0x3e, r29	; 62
     738:	0f be       	out	0x3f, r0	; 63
     73a:	cd bf       	out	0x3d, r28	; 61
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	08 95       	ret

00000742 <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
     742:	cf 93       	push	r28
     744:	df 93       	push	r29
     746:	1f 92       	push	r1
     748:	cd b7       	in	r28, 0x3d	; 61
     74a:	de b7       	in	r29, 0x3e	; 62
     74c:	89 83       	std	Y+1, r24	; 0x01
	if (input_joy>0){
     74e:	89 81       	ldd	r24, Y+1	; 0x01
     750:	18 16       	cp	r1, r24
     752:	54 f4       	brge	.+20     	; 0x768 <set_motor_dir+0x26>
			PORTH|=(1<< DIR);
     754:	82 e0       	ldi	r24, 0x02	; 2
     756:	91 e0       	ldi	r25, 0x01	; 1
     758:	22 e0       	ldi	r18, 0x02	; 2
     75a:	31 e0       	ldi	r19, 0x01	; 1
     75c:	f9 01       	movw	r30, r18
     75e:	20 81       	ld	r18, Z
     760:	22 60       	ori	r18, 0x02	; 2
     762:	fc 01       	movw	r30, r24
     764:	20 83       	st	Z, r18
     766:	09 c0       	rjmp	.+18     	; 0x77a <set_motor_dir+0x38>
	}
	else{
		PORTH&=~(1<<DIR);
     768:	82 e0       	ldi	r24, 0x02	; 2
     76a:	91 e0       	ldi	r25, 0x01	; 1
     76c:	22 e0       	ldi	r18, 0x02	; 2
     76e:	31 e0       	ldi	r19, 0x01	; 1
     770:	f9 01       	movw	r30, r18
     772:	20 81       	ld	r18, Z
     774:	2d 7f       	andi	r18, 0xFD	; 253
     776:	fc 01       	movw	r30, r24
     778:	20 83       	st	Z, r18
	}
	
	
	
}
     77a:	0f 90       	pop	r0
     77c:	df 91       	pop	r29
     77e:	cf 91       	pop	r28
     780:	08 95       	ret

00000782 <MCP2515_init>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
     782:	cf 93       	push	r28
     784:	df 93       	push	r29
     786:	cd b7       	in	r28, 0x3d	; 61
     788:	de b7       	in	r29, 0x3e	; 62
     78a:	a7 d1       	rcall	.+846    	; 0xada <SPI_master_init>
     78c:	30 d0       	rcall	.+96     	; 0x7ee <reset_MCP2515>
     78e:	df 91       	pop	r29
     790:	cf 91       	pop	r28
     792:	08 95       	ret

00000794 <read_MCP2515>:
     794:	cf 93       	push	r28
     796:	df 93       	push	r29
     798:	1f 92       	push	r1
     79a:	1f 92       	push	r1
     79c:	cd b7       	in	r28, 0x3d	; 61
     79e:	de b7       	in	r29, 0x3e	; 62
     7a0:	8a 83       	std	Y+2, r24	; 0x02
     7a2:	00 d2       	rcall	.+1024   	; 0xba4 <spi_chipselect_deactivate>
     7a4:	83 e0       	ldi	r24, 0x03	; 3
     7a6:	c4 d1       	rcall	.+904    	; 0xb30 <send_master_SPI>
     7a8:	8a 81       	ldd	r24, Y+2	; 0x02
     7aa:	c2 d1       	rcall	.+900    	; 0xb30 <send_master_SPI>
     7ac:	d7 d1       	rcall	.+942    	; 0xb5c <read_master_SPI>
     7ae:	89 83       	std	Y+1, r24	; 0x01
     7b0:	e9 d1       	rcall	.+978    	; 0xb84 <spi_chipselect_activate>
     7b2:	89 81       	ldd	r24, Y+1	; 0x01
     7b4:	0f 90       	pop	r0
     7b6:	0f 90       	pop	r0
     7b8:	df 91       	pop	r29
     7ba:	cf 91       	pop	r28
     7bc:	08 95       	ret

000007be <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
     7be:	cf 93       	push	r28
     7c0:	df 93       	push	r29
     7c2:	00 d0       	rcall	.+0      	; 0x7c4 <bit_modify_MCP2515+0x6>
     7c4:	cd b7       	in	r28, 0x3d	; 61
     7c6:	de b7       	in	r29, 0x3e	; 62
     7c8:	89 83       	std	Y+1, r24	; 0x01
     7ca:	6a 83       	std	Y+2, r22	; 0x02
     7cc:	4b 83       	std	Y+3, r20	; 0x03
	spi_chipselect_deactivate();
     7ce:	ea d1       	rcall	.+980    	; 0xba4 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
     7d0:	85 e0       	ldi	r24, 0x05	; 5
     7d2:	ae d1       	rcall	.+860    	; 0xb30 <send_master_SPI>
	send_master_SPI(address);
     7d4:	89 81       	ldd	r24, Y+1	; 0x01
     7d6:	ac d1       	rcall	.+856    	; 0xb30 <send_master_SPI>
	send_master_SPI(mask_byte);
     7d8:	8a 81       	ldd	r24, Y+2	; 0x02
     7da:	aa d1       	rcall	.+852    	; 0xb30 <send_master_SPI>
	send_master_SPI(data);
     7dc:	8b 81       	ldd	r24, Y+3	; 0x03
     7de:	a8 d1       	rcall	.+848    	; 0xb30 <send_master_SPI>
	spi_chipselect_activate();
     7e0:	d1 d1       	rcall	.+930    	; 0xb84 <spi_chipselect_activate>
}
     7e2:	0f 90       	pop	r0
     7e4:	0f 90       	pop	r0
     7e6:	0f 90       	pop	r0
     7e8:	df 91       	pop	r29
     7ea:	cf 91       	pop	r28
     7ec:	08 95       	ret

000007ee <reset_MCP2515>:

void reset_MCP2515(){
     7ee:	cf 93       	push	r28
     7f0:	df 93       	push	r29
     7f2:	cd b7       	in	r28, 0x3d	; 61
     7f4:	de b7       	in	r29, 0x3e	; 62
	spi_chipselect_deactivate();
     7f6:	d6 d1       	rcall	.+940    	; 0xba4 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
     7f8:	80 ec       	ldi	r24, 0xC0	; 192
     7fa:	9a d1       	rcall	.+820    	; 0xb30 <send_master_SPI>
	spi_chipselect_activate();
     7fc:	c3 d1       	rcall	.+902    	; 0xb84 <spi_chipselect_activate>
}
     7fe:	df 91       	pop	r29
     800:	cf 91       	pop	r28
     802:	08 95       	ret

00000804 <speed_regulator>:
#define Kd	0.01

int previousError=0;


uint8_t speed_regulator(int8_t input_joy, int *t){
     804:	cf 93       	push	r28
     806:	df 93       	push	r29
     808:	cd b7       	in	r28, 0x3d	; 61
     80a:	de b7       	in	r29, 0x3e	; 62
     80c:	6d 97       	sbiw	r28, 0x1d	; 29
     80e:	0f b6       	in	r0, 0x3f	; 63
     810:	f8 94       	cli
     812:	de bf       	out	0x3e, r29	; 62
     814:	0f be       	out	0x3f, r0	; 63
     816:	cd bf       	out	0x3d, r28	; 61
     818:	8a 8b       	std	Y+18, r24	; 0x12
     81a:	7c 8b       	std	Y+20, r23	; 0x14
     81c:	6b 8b       	std	Y+19, r22	; 0x13
	//p, i?
	
	int8_t motor_pos=read_encoder_input();
     81e:	be dd       	rcall	.-1156   	; 0x39c <read_encoder_input>
     820:	89 83       	std	Y+1, r24	; 0x01
	float e=0;
     822:	1a 82       	std	Y+2, r1	; 0x02
     824:	1b 82       	std	Y+3, r1	; 0x03
     826:	1c 82       	std	Y+4, r1	; 0x04
     828:	1d 82       	std	Y+5, r1	; 0x05
	if(abs(input_joy)<10){
		
	}
	
	e= motor_pos/(*t/(10^3))- abs(input_joy); 
     82a:	89 81       	ldd	r24, Y+1	; 0x01
     82c:	e8 2f       	mov	r30, r24
     82e:	ff 27       	eor	r31, r31
     830:	e7 fd       	sbrc	r30, 7
     832:	f0 95       	com	r31
     834:	8b 89       	ldd	r24, Y+19	; 0x13
     836:	9c 89       	ldd	r25, Y+20	; 0x14
     838:	dc 01       	movw	r26, r24
     83a:	8d 91       	ld	r24, X+
     83c:	9c 91       	ld	r25, X
     83e:	11 97       	sbiw	r26, 0x01	; 1
     840:	29 e0       	ldi	r18, 0x09	; 9
     842:	30 e0       	ldi	r19, 0x00	; 0
     844:	b9 01       	movw	r22, r18
     846:	eb d4       	rcall	.+2518   	; 0x121e <__divmodhi4>
     848:	cb 01       	movw	r24, r22
     84a:	9c 01       	movw	r18, r24
     84c:	cf 01       	movw	r24, r30
     84e:	b9 01       	movw	r22, r18
     850:	e6 d4       	rcall	.+2508   	; 0x121e <__divmodhi4>
     852:	cb 01       	movw	r24, r22
     854:	9c 01       	movw	r18, r24
     856:	8a 89       	ldd	r24, Y+18	; 0x12
     858:	99 27       	eor	r25, r25
     85a:	87 fd       	sbrc	r24, 7
     85c:	90 95       	com	r25
     85e:	99 23       	and	r25, r25
     860:	1c f4       	brge	.+6      	; 0x868 <speed_regulator+0x64>
     862:	91 95       	neg	r25
     864:	81 95       	neg	r24
     866:	91 09       	sbc	r25, r1
     868:	f9 01       	movw	r30, r18
     86a:	e8 1b       	sub	r30, r24
     86c:	f9 0b       	sbc	r31, r25
     86e:	cf 01       	movw	r24, r30
     870:	aa 27       	eor	r26, r26
     872:	97 fd       	sbrc	r25, 7
     874:	a0 95       	com	r26
     876:	ba 2f       	mov	r27, r26
     878:	bc 01       	movw	r22, r24
     87a:	cd 01       	movw	r24, r26
     87c:	b9 d3       	rcall	.+1906   	; 0xff0 <__floatsisf>
     87e:	dc 01       	movw	r26, r24
     880:	cb 01       	movw	r24, r22
     882:	8a 83       	std	Y+2, r24	; 0x02
     884:	9b 83       	std	Y+3, r25	; 0x03
     886:	ac 83       	std	Y+4, r26	; 0x04
     888:	bd 83       	std	Y+5, r27	; 0x05
	
	float P = Kp*e;
     88a:	2d ec       	ldi	r18, 0xCD	; 205
     88c:	3c ec       	ldi	r19, 0xCC	; 204
     88e:	4c e4       	ldi	r20, 0x4C	; 76
     890:	5f eb       	ldi	r21, 0xBF	; 191
     892:	6a 81       	ldd	r22, Y+2	; 0x02
     894:	7b 81       	ldd	r23, Y+3	; 0x03
     896:	8c 81       	ldd	r24, Y+4	; 0x04
     898:	9d 81       	ldd	r25, Y+5	; 0x05
     89a:	5e d4       	rcall	.+2236   	; 0x1158 <__mulsf3>
     89c:	dc 01       	movw	r26, r24
     89e:	cb 01       	movw	r24, r22
     8a0:	8e 83       	std	Y+6, r24	; 0x06
     8a2:	9f 83       	std	Y+7, r25	; 0x07
     8a4:	a8 87       	std	Y+8, r26	; 0x08
     8a6:	b9 87       	std	Y+9, r27	; 0x09
	float integrateError=e+previousError;
     8a8:	80 91 52 02 	lds	r24, 0x0252
     8ac:	90 91 53 02 	lds	r25, 0x0253
     8b0:	aa 27       	eor	r26, r26
     8b2:	97 fd       	sbrc	r25, 7
     8b4:	a0 95       	com	r26
     8b6:	ba 2f       	mov	r27, r26
     8b8:	bc 01       	movw	r22, r24
     8ba:	cd 01       	movw	r24, r26
     8bc:	99 d3       	rcall	.+1842   	; 0xff0 <__floatsisf>
     8be:	dc 01       	movw	r26, r24
     8c0:	cb 01       	movw	r24, r22
     8c2:	2a 81       	ldd	r18, Y+2	; 0x02
     8c4:	3b 81       	ldd	r19, Y+3	; 0x03
     8c6:	4c 81       	ldd	r20, Y+4	; 0x04
     8c8:	5d 81       	ldd	r21, Y+5	; 0x05
     8ca:	bc 01       	movw	r22, r24
     8cc:	cd 01       	movw	r24, r26
     8ce:	f5 d2       	rcall	.+1514   	; 0xeba <__addsf3>
     8d0:	dc 01       	movw	r26, r24
     8d2:	cb 01       	movw	r24, r22
     8d4:	8a 87       	std	Y+10, r24	; 0x0a
     8d6:	9b 87       	std	Y+11, r25	; 0x0b
     8d8:	ac 87       	std	Y+12, r26	; 0x0c
     8da:	bd 87       	std	Y+13, r27	; 0x0d
	
	float I=Ki*(*t/(10^3))*integrateError;
     8dc:	8b 89       	ldd	r24, Y+19	; 0x13
     8de:	9c 89       	ldd	r25, Y+20	; 0x14
     8e0:	dc 01       	movw	r26, r24
     8e2:	8d 91       	ld	r24, X+
     8e4:	9c 91       	ld	r25, X
     8e6:	29 e0       	ldi	r18, 0x09	; 9
     8e8:	30 e0       	ldi	r19, 0x00	; 0
     8ea:	b9 01       	movw	r22, r18
     8ec:	98 d4       	rcall	.+2352   	; 0x121e <__divmodhi4>
     8ee:	cb 01       	movw	r24, r22
     8f0:	aa 27       	eor	r26, r26
     8f2:	97 fd       	sbrc	r25, 7
     8f4:	a0 95       	com	r26
     8f6:	ba 2f       	mov	r27, r26
     8f8:	bc 01       	movw	r22, r24
     8fa:	cd 01       	movw	r24, r26
     8fc:	79 d3       	rcall	.+1778   	; 0xff0 <__floatsisf>
     8fe:	dc 01       	movw	r26, r24
     900:	cb 01       	movw	r24, r22
     902:	2d ec       	ldi	r18, 0xCD	; 205
     904:	3c ec       	ldi	r19, 0xCC	; 204
     906:	4c e4       	ldi	r20, 0x4C	; 76
     908:	5d e3       	ldi	r21, 0x3D	; 61
     90a:	bc 01       	movw	r22, r24
     90c:	cd 01       	movw	r24, r26
     90e:	24 d4       	rcall	.+2120   	; 0x1158 <__mulsf3>
     910:	dc 01       	movw	r26, r24
     912:	cb 01       	movw	r24, r22
     914:	2a 85       	ldd	r18, Y+10	; 0x0a
     916:	3b 85       	ldd	r19, Y+11	; 0x0b
     918:	4c 85       	ldd	r20, Y+12	; 0x0c
     91a:	5d 85       	ldd	r21, Y+13	; 0x0d
     91c:	bc 01       	movw	r22, r24
     91e:	cd 01       	movw	r24, r26
     920:	1b d4       	rcall	.+2102   	; 0x1158 <__mulsf3>
     922:	dc 01       	movw	r26, r24
     924:	cb 01       	movw	r24, r22
     926:	8e 87       	std	Y+14, r24	; 0x0e
     928:	9f 87       	std	Y+15, r25	; 0x0f
     92a:	a8 8b       	std	Y+16, r26	; 0x10
     92c:	b9 8b       	std	Y+17, r27	; 0x11
	previousError=e;
     92e:	6a 81       	ldd	r22, Y+2	; 0x02
     930:	7b 81       	ldd	r23, Y+3	; 0x03
     932:	8c 81       	ldd	r24, Y+4	; 0x04
     934:	9d 81       	ldd	r25, Y+5	; 0x05
     936:	29 d3       	rcall	.+1618   	; 0xf8a <__fixsfsi>
     938:	dc 01       	movw	r26, r24
     93a:	cb 01       	movw	r24, r22
     93c:	90 93 53 02 	sts	0x0253, r25
     940:	80 93 52 02 	sts	0x0252, r24
	
	if (motor_pos!=0){
     944:	89 81       	ldd	r24, Y+1	; 0x01
     946:	88 23       	and	r24, r24
     948:	29 f0       	breq	.+10     	; 0x954 <speed_regulator+0x150>
		*t=0;
     94a:	8b 89       	ldd	r24, Y+19	; 0x13
     94c:	9c 89       	ldd	r25, Y+20	; 0x14
     94e:	fc 01       	movw	r30, r24
     950:	11 82       	std	Z+1, r1	; 0x01
     952:	10 82       	st	Z, r1
		}
		
		
		
	return P+I;
     954:	2e 85       	ldd	r18, Y+14	; 0x0e
     956:	3f 85       	ldd	r19, Y+15	; 0x0f
     958:	48 89       	ldd	r20, Y+16	; 0x10
     95a:	59 89       	ldd	r21, Y+17	; 0x11
     95c:	6e 81       	ldd	r22, Y+6	; 0x06
     95e:	7f 81       	ldd	r23, Y+7	; 0x07
     960:	88 85       	ldd	r24, Y+8	; 0x08
     962:	99 85       	ldd	r25, Y+9	; 0x09
     964:	aa d2       	rcall	.+1364   	; 0xeba <__addsf3>
     966:	dc 01       	movw	r26, r24
     968:	cb 01       	movw	r24, r22
     96a:	bc 01       	movw	r22, r24
     96c:	cd 01       	movw	r24, r26
     96e:	12 d3       	rcall	.+1572   	; 0xf94 <__fixunssfsi>
     970:	dc 01       	movw	r26, r24
     972:	cb 01       	movw	r24, r22
}
     974:	6d 96       	adiw	r28, 0x1d	; 29
     976:	0f b6       	in	r0, 0x3f	; 63
     978:	f8 94       	cli
     97a:	de bf       	out	0x3e, r29	; 62
     97c:	0f be       	out	0x3f, r0	; 63
     97e:	cd bf       	out	0x3d, r28	; 61
     980:	df 91       	pop	r29
     982:	cf 91       	pop	r28
     984:	08 95       	ret

00000986 <solenoid_init>:
#define DELAY_SOLENOIDE 700
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	cd b7       	in	r28, 0x3d	; 61
     98c:	de b7       	in	r29, 0x3e	; 62
	DDRL |= (1<<PL7);
     98e:	8a e0       	ldi	r24, 0x0A	; 10
     990:	91 e0       	ldi	r25, 0x01	; 1
     992:	2a e0       	ldi	r18, 0x0A	; 10
     994:	31 e0       	ldi	r19, 0x01	; 1
     996:	f9 01       	movw	r30, r18
     998:	20 81       	ld	r18, Z
     99a:	20 68       	ori	r18, 0x80	; 128
     99c:	fc 01       	movw	r30, r24
     99e:	20 83       	st	Z, r18
	PORTL |= (1<<PL7);
     9a0:	8b e0       	ldi	r24, 0x0B	; 11
     9a2:	91 e0       	ldi	r25, 0x01	; 1
     9a4:	2b e0       	ldi	r18, 0x0B	; 11
     9a6:	31 e0       	ldi	r19, 0x01	; 1
     9a8:	f9 01       	movw	r30, r18
     9aa:	20 81       	ld	r18, Z
     9ac:	20 68       	ori	r18, 0x80	; 128
     9ae:	fc 01       	movw	r30, r24
     9b0:	20 83       	st	Z, r18
}
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	08 95       	ret

000009b8 <push_solenoid>:

void push_solenoid(){
     9b8:	cf 93       	push	r28
     9ba:	df 93       	push	r29
     9bc:	cd b7       	in	r28, 0x3d	; 61
     9be:	de b7       	in	r29, 0x3e	; 62
     9c0:	2e 97       	sbiw	r28, 0x0e	; 14
     9c2:	0f b6       	in	r0, 0x3f	; 63
     9c4:	f8 94       	cli
     9c6:	de bf       	out	0x3e, r29	; 62
     9c8:	0f be       	out	0x3f, r0	; 63
     9ca:	cd bf       	out	0x3d, r28	; 61

	PORTL &= ~(1<<PL7);
     9cc:	8b e0       	ldi	r24, 0x0B	; 11
     9ce:	91 e0       	ldi	r25, 0x01	; 1
     9d0:	2b e0       	ldi	r18, 0x0B	; 11
     9d2:	31 e0       	ldi	r19, 0x01	; 1
     9d4:	f9 01       	movw	r30, r18
     9d6:	20 81       	ld	r18, Z
     9d8:	2f 77       	andi	r18, 0x7F	; 127
     9da:	fc 01       	movw	r30, r24
     9dc:	20 83       	st	Z, r18
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	af e2       	ldi	r26, 0x2F	; 47
     9e4:	b4 e4       	ldi	r27, 0x44	; 68
     9e6:	89 83       	std	Y+1, r24	; 0x01
     9e8:	9a 83       	std	Y+2, r25	; 0x02
     9ea:	ab 83       	std	Y+3, r26	; 0x03
     9ec:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     9ee:	20 e0       	ldi	r18, 0x00	; 0
     9f0:	30 e0       	ldi	r19, 0x00	; 0
     9f2:	4a e7       	ldi	r20, 0x7A	; 122
     9f4:	53 e4       	ldi	r21, 0x43	; 67
     9f6:	69 81       	ldd	r22, Y+1	; 0x01
     9f8:	7a 81       	ldd	r23, Y+2	; 0x02
     9fa:	8b 81       	ldd	r24, Y+3	; 0x03
     9fc:	9c 81       	ldd	r25, Y+4	; 0x04
     9fe:	ac d3       	rcall	.+1880   	; 0x1158 <__mulsf3>
     a00:	dc 01       	movw	r26, r24
     a02:	cb 01       	movw	r24, r22
     a04:	8d 83       	std	Y+5, r24	; 0x05
     a06:	9e 83       	std	Y+6, r25	; 0x06
     a08:	af 83       	std	Y+7, r26	; 0x07
     a0a:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     a0c:	20 e0       	ldi	r18, 0x00	; 0
     a0e:	30 e0       	ldi	r19, 0x00	; 0
     a10:	40 e8       	ldi	r20, 0x80	; 128
     a12:	5f e3       	ldi	r21, 0x3F	; 63
     a14:	6d 81       	ldd	r22, Y+5	; 0x05
     a16:	7e 81       	ldd	r23, Y+6	; 0x06
     a18:	8f 81       	ldd	r24, Y+7	; 0x07
     a1a:	98 85       	ldd	r25, Y+8	; 0x08
     a1c:	b2 d2       	rcall	.+1380   	; 0xf82 <__cmpsf2>
     a1e:	88 23       	and	r24, r24
     a20:	2c f4       	brge	.+10     	; 0xa2c <push_solenoid+0x74>
		__ticks = 1;
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	9a 87       	std	Y+10, r25	; 0x0a
     a28:	89 87       	std	Y+9, r24	; 0x09
     a2a:	3b c0       	rjmp	.+118    	; 0xaa2 <push_solenoid+0xea>
	else if (__tmp > 65535)
     a2c:	20 e0       	ldi	r18, 0x00	; 0
     a2e:	3f ef       	ldi	r19, 0xFF	; 255
     a30:	4f e7       	ldi	r20, 0x7F	; 127
     a32:	57 e4       	ldi	r21, 0x47	; 71
     a34:	6d 81       	ldd	r22, Y+5	; 0x05
     a36:	7e 81       	ldd	r23, Y+6	; 0x06
     a38:	8f 81       	ldd	r24, Y+7	; 0x07
     a3a:	98 85       	ldd	r25, Y+8	; 0x08
     a3c:	89 d3       	rcall	.+1810   	; 0x1150 <__gesf2>
     a3e:	18 16       	cp	r1, r24
     a40:	3c f5       	brge	.+78     	; 0xa90 <push_solenoid+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     a42:	20 e0       	ldi	r18, 0x00	; 0
     a44:	30 e0       	ldi	r19, 0x00	; 0
     a46:	40 e2       	ldi	r20, 0x20	; 32
     a48:	51 e4       	ldi	r21, 0x41	; 65
     a4a:	69 81       	ldd	r22, Y+1	; 0x01
     a4c:	7a 81       	ldd	r23, Y+2	; 0x02
     a4e:	8b 81       	ldd	r24, Y+3	; 0x03
     a50:	9c 81       	ldd	r25, Y+4	; 0x04
     a52:	82 d3       	rcall	.+1796   	; 0x1158 <__mulsf3>
     a54:	dc 01       	movw	r26, r24
     a56:	cb 01       	movw	r24, r22
     a58:	bc 01       	movw	r22, r24
     a5a:	cd 01       	movw	r24, r26
     a5c:	9b d2       	rcall	.+1334   	; 0xf94 <__fixunssfsi>
     a5e:	dc 01       	movw	r26, r24
     a60:	cb 01       	movw	r24, r22
     a62:	9a 87       	std	Y+10, r25	; 0x0a
     a64:	89 87       	std	Y+9, r24	; 0x09
     a66:	0f c0       	rjmp	.+30     	; 0xa86 <push_solenoid+0xce>
     a68:	89 e1       	ldi	r24, 0x19	; 25
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	9c 87       	std	Y+12, r25	; 0x0c
     a6e:	8b 87       	std	Y+11, r24	; 0x0b
     a70:	8b 85       	ldd	r24, Y+11	; 0x0b
     a72:	9c 85       	ldd	r25, Y+12	; 0x0c
     a74:	01 97       	sbiw	r24, 0x01	; 1
     a76:	f1 f7       	brne	.-4      	; 0xa74 <push_solenoid+0xbc>
     a78:	9c 87       	std	Y+12, r25	; 0x0c
     a7a:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a7c:	89 85       	ldd	r24, Y+9	; 0x09
     a7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     a80:	01 97       	sbiw	r24, 0x01	; 1
     a82:	9a 87       	std	Y+10, r25	; 0x0a
     a84:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     a86:	89 85       	ldd	r24, Y+9	; 0x09
     a88:	9a 85       	ldd	r25, Y+10	; 0x0a
     a8a:	00 97       	sbiw	r24, 0x00	; 0
     a8c:	69 f7       	brne	.-38     	; 0xa68 <push_solenoid+0xb0>
     a8e:	13 c0       	rjmp	.+38     	; 0xab6 <push_solenoid+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     a90:	6d 81       	ldd	r22, Y+5	; 0x05
     a92:	7e 81       	ldd	r23, Y+6	; 0x06
     a94:	8f 81       	ldd	r24, Y+7	; 0x07
     a96:	98 85       	ldd	r25, Y+8	; 0x08
     a98:	7d d2       	rcall	.+1274   	; 0xf94 <__fixunssfsi>
     a9a:	dc 01       	movw	r26, r24
     a9c:	cb 01       	movw	r24, r22
     a9e:	9a 87       	std	Y+10, r25	; 0x0a
     aa0:	89 87       	std	Y+9, r24	; 0x09
     aa2:	89 85       	ldd	r24, Y+9	; 0x09
     aa4:	9a 85       	ldd	r25, Y+10	; 0x0a
     aa6:	9e 87       	std	Y+14, r25	; 0x0e
     aa8:	8d 87       	std	Y+13, r24	; 0x0d
     aaa:	8d 85       	ldd	r24, Y+13	; 0x0d
     aac:	9e 85       	ldd	r25, Y+14	; 0x0e
     aae:	01 97       	sbiw	r24, 0x01	; 1
     ab0:	f1 f7       	brne	.-4      	; 0xaae <push_solenoid+0xf6>
     ab2:	9e 87       	std	Y+14, r25	; 0x0e
     ab4:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
     ab6:	8b e0       	ldi	r24, 0x0B	; 11
     ab8:	91 e0       	ldi	r25, 0x01	; 1
     aba:	2b e0       	ldi	r18, 0x0B	; 11
     abc:	31 e0       	ldi	r19, 0x01	; 1
     abe:	f9 01       	movw	r30, r18
     ac0:	20 81       	ld	r18, Z
     ac2:	20 68       	ori	r18, 0x80	; 128
     ac4:	fc 01       	movw	r30, r24
     ac6:	20 83       	st	Z, r18
	
}
     ac8:	2e 96       	adiw	r28, 0x0e	; 14
     aca:	0f b6       	in	r0, 0x3f	; 63
     acc:	f8 94       	cli
     ace:	de bf       	out	0x3e, r29	; 62
     ad0:	0f be       	out	0x3f, r0	; 63
     ad2:	cd bf       	out	0x3d, r28	; 61
     ad4:	df 91       	pop	r29
     ad6:	cf 91       	pop	r28
     ad8:	08 95       	ret

00000ada <SPI_master_init>:
#define MOSI	2
#define MISO	3



void SPI_master_init(){
     ada:	cf 93       	push	r28
     adc:	df 93       	push	r29
     ade:	cd b7       	in	r28, 0x3d	; 61
     ae0:	de b7       	in	r29, 0x3e	; 62
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
     ae2:	84 e2       	ldi	r24, 0x24	; 36
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	24 e2       	ldi	r18, 0x24	; 36
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	f9 01       	movw	r30, r18
     aec:	20 81       	ld	r18, Z
     aee:	27 68       	ori	r18, 0x87	; 135
     af0:	fc 01       	movw	r30, r24
     af2:	20 83       	st	Z, r18
	DDRB &= ~((1<<MISO));		//Set MISO input.
     af4:	84 e2       	ldi	r24, 0x24	; 36
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	24 e2       	ldi	r18, 0x24	; 36
     afa:	30 e0       	ldi	r19, 0x00	; 0
     afc:	f9 01       	movw	r30, r18
     afe:	20 81       	ld	r18, Z
     b00:	27 7f       	andi	r18, 0xF7	; 247
     b02:	fc 01       	movw	r30, r24
     b04:	20 83       	st	Z, r18
	PORTB|=(1<<MISO);
     b06:	85 e2       	ldi	r24, 0x25	; 37
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	25 e2       	ldi	r18, 0x25	; 37
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	f9 01       	movw	r30, r18
     b10:	20 81       	ld	r18, Z
     b12:	28 60       	ori	r18, 0x08	; 8
     b14:	fc 01       	movw	r30, r24
     b16:	20 83       	st	Z, r18
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
     b18:	8c e4       	ldi	r24, 0x4C	; 76
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	2c e4       	ldi	r18, 0x4C	; 76
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	f9 01       	movw	r30, r18
     b22:	20 81       	ld	r18, Z
     b24:	22 65       	ori	r18, 0x52	; 82
     b26:	fc 01       	movw	r30, r24
     b28:	20 83       	st	Z, r18
	//PINB &= !(1<<PB4);
}
     b2a:	df 91       	pop	r29
     b2c:	cf 91       	pop	r28
     b2e:	08 95       	ret

00000b30 <send_master_SPI>:

void send_master_SPI(char data){
     b30:	cf 93       	push	r28
     b32:	df 93       	push	r29
     b34:	1f 92       	push	r1
     b36:	cd b7       	in	r28, 0x3d	; 61
     b38:	de b7       	in	r29, 0x3e	; 62
     b3a:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;			//Send data.
     b3c:	8e e4       	ldi	r24, 0x4E	; 78
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	29 81       	ldd	r18, Y+1	; 0x01
     b42:	fc 01       	movw	r30, r24
     b44:	20 83       	st	Z, r18
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
     b46:	00 00       	nop
     b48:	8d e4       	ldi	r24, 0x4D	; 77
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	fc 01       	movw	r30, r24
     b4e:	80 81       	ld	r24, Z
     b50:	88 23       	and	r24, r24
     b52:	d4 f7       	brge	.-12     	; 0xb48 <send_master_SPI+0x18>
}
     b54:	0f 90       	pop	r0
     b56:	df 91       	pop	r29
     b58:	cf 91       	pop	r28
     b5a:	08 95       	ret

00000b5c <read_master_SPI>:

char read_master_SPI(){
     b5c:	cf 93       	push	r28
     b5e:	df 93       	push	r29
     b60:	cd b7       	in	r28, 0x3d	; 61
     b62:	de b7       	in	r29, 0x3e	; 62
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
     b64:	8f ef       	ldi	r24, 0xFF	; 255
     b66:	e4 df       	rcall	.-56     	; 0xb30 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
     b68:	00 00       	nop
     b6a:	8d e4       	ldi	r24, 0x4D	; 77
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	fc 01       	movw	r30, r24
     b70:	80 81       	ld	r24, Z
     b72:	88 23       	and	r24, r24
     b74:	d4 f7       	brge	.-12     	; 0xb6a <read_master_SPI+0xe>
	return SPDR;
     b76:	8e e4       	ldi	r24, 0x4E	; 78
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	fc 01       	movw	r30, r24
     b7c:	80 81       	ld	r24, Z
}
     b7e:	df 91       	pop	r29
     b80:	cf 91       	pop	r28
     b82:	08 95       	ret

00000b84 <spi_chipselect_activate>:

void spi_chipselect_activate(){
     b84:	cf 93       	push	r28
     b86:	df 93       	push	r29
     b88:	cd b7       	in	r28, 0x3d	; 61
     b8a:	de b7       	in	r29, 0x3e	; 62
	PORTB |=(1<<SSn);
     b8c:	85 e2       	ldi	r24, 0x25	; 37
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	25 e2       	ldi	r18, 0x25	; 37
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	f9 01       	movw	r30, r18
     b96:	20 81       	ld	r18, Z
     b98:	20 68       	ori	r18, 0x80	; 128
     b9a:	fc 01       	movw	r30, r24
     b9c:	20 83       	st	Z, r18
}
     b9e:	df 91       	pop	r29
     ba0:	cf 91       	pop	r28
     ba2:	08 95       	ret

00000ba4 <spi_chipselect_deactivate>:

void spi_chipselect_deactivate(){
     ba4:	cf 93       	push	r28
     ba6:	df 93       	push	r29
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
	PORTB &=~(1<<SSn);
     bac:	85 e2       	ldi	r24, 0x25	; 37
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	25 e2       	ldi	r18, 0x25	; 37
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	f9 01       	movw	r30, r18
     bb6:	20 81       	ld	r18, Z
     bb8:	2f 77       	andi	r18, 0x7F	; 127
     bba:	fc 01       	movw	r30, r24
     bbc:	20 83       	st	Z, r18
}
     bbe:	df 91       	pop	r29
     bc0:	cf 91       	pop	r28
     bc2:	08 95       	ret

00000bc4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     bc4:	cf 93       	push	r28
     bc6:	df 93       	push	r29
     bc8:	cd b7       	in	r28, 0x3d	; 61
     bca:	de b7       	in	r29, 0x3e	; 62
     bcc:	88 eb       	ldi	r24, 0xB8	; 184
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	2c e0       	ldi	r18, 0x0C	; 12
     bd2:	fc 01       	movw	r30, r24
     bd4:	20 83       	st	Z, r18
     bd6:	8b eb       	ldi	r24, 0xBB	; 187
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	2f ef       	ldi	r18, 0xFF	; 255
     bdc:	fc 01       	movw	r30, r24
     bde:	20 83       	st	Z, r18
     be0:	8c eb       	ldi	r24, 0xBC	; 188
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	24 e0       	ldi	r18, 0x04	; 4
     be6:	fc 01       	movw	r30, r24
     be8:	20 83       	st	Z, r18
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <TWI_Transceiver_Busy>:
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
     bf8:	8c eb       	ldi	r24, 0xBC	; 188
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	fc 01       	movw	r30, r24
     bfe:	80 81       	ld	r24, Z
     c00:	81 70       	andi	r24, 0x01	; 1
     c02:	df 91       	pop	r29
     c04:	cf 91       	pop	r28
     c06:	08 95       	ret

00000c08 <TWI_Start_Transceiver_With_Data>:
     c08:	cf 93       	push	r28
     c0a:	df 93       	push	r29
     c0c:	00 d0       	rcall	.+0      	; 0xc0e <TWI_Start_Transceiver_With_Data+0x6>
     c0e:	1f 92       	push	r1
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
     c14:	9b 83       	std	Y+3, r25	; 0x03
     c16:	8a 83       	std	Y+2, r24	; 0x02
     c18:	6c 83       	std	Y+4, r22	; 0x04
     c1a:	00 00       	nop
     c1c:	e9 df       	rcall	.-46     	; 0xbf0 <TWI_Transceiver_Busy>
     c1e:	88 23       	and	r24, r24
     c20:	e9 f7       	brne	.-6      	; 0xc1c <TWI_Start_Transceiver_With_Data+0x14>
     c22:	8c 81       	ldd	r24, Y+4	; 0x04
     c24:	80 93 58 02 	sts	0x0258, r24
     c28:	8a 81       	ldd	r24, Y+2	; 0x02
     c2a:	9b 81       	ldd	r25, Y+3	; 0x03
     c2c:	fc 01       	movw	r30, r24
     c2e:	80 81       	ld	r24, Z
     c30:	80 93 54 02 	sts	0x0254, r24
     c34:	8a 81       	ldd	r24, Y+2	; 0x02
     c36:	9b 81       	ldd	r25, Y+3	; 0x03
     c38:	fc 01       	movw	r30, r24
     c3a:	80 81       	ld	r24, Z
     c3c:	88 2f       	mov	r24, r24
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	81 70       	andi	r24, 0x01	; 1
     c42:	99 27       	eor	r25, r25
     c44:	00 97       	sbiw	r24, 0x00	; 0
     c46:	d1 f4       	brne	.+52     	; 0xc7c <TWI_Start_Transceiver_With_Data+0x74>
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	89 83       	std	Y+1, r24	; 0x01
     c4c:	13 c0       	rjmp	.+38     	; 0xc74 <TWI_Start_Transceiver_With_Data+0x6c>
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	88 2f       	mov	r24, r24
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	29 81       	ldd	r18, Y+1	; 0x01
     c56:	22 2f       	mov	r18, r18
     c58:	30 e0       	ldi	r19, 0x00	; 0
     c5a:	4a 81       	ldd	r20, Y+2	; 0x02
     c5c:	5b 81       	ldd	r21, Y+3	; 0x03
     c5e:	24 0f       	add	r18, r20
     c60:	35 1f       	adc	r19, r21
     c62:	f9 01       	movw	r30, r18
     c64:	20 81       	ld	r18, Z
     c66:	8c 5a       	subi	r24, 0xAC	; 172
     c68:	9d 4f       	sbci	r25, 0xFD	; 253
     c6a:	fc 01       	movw	r30, r24
     c6c:	20 83       	st	Z, r18
     c6e:	89 81       	ldd	r24, Y+1	; 0x01
     c70:	8f 5f       	subi	r24, 0xFF	; 255
     c72:	89 83       	std	Y+1, r24	; 0x01
     c74:	99 81       	ldd	r25, Y+1	; 0x01
     c76:	8c 81       	ldd	r24, Y+4	; 0x04
     c78:	98 17       	cp	r25, r24
     c7a:	48 f3       	brcs	.-46     	; 0xc4e <TWI_Start_Transceiver_With_Data+0x46>
     c7c:	10 92 59 02 	sts	0x0259, r1
     c80:	88 ef       	ldi	r24, 0xF8	; 248
     c82:	80 93 06 02 	sts	0x0206, r24
     c86:	8c eb       	ldi	r24, 0xBC	; 188
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	25 ea       	ldi	r18, 0xA5	; 165
     c8c:	fc 01       	movw	r30, r24
     c8e:	20 83       	st	Z, r18
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	08 95       	ret

00000c9e <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
     c9e:	1f 92       	push	r1
     ca0:	0f 92       	push	r0
     ca2:	00 90 5f 00 	lds	r0, 0x005F
     ca6:	0f 92       	push	r0
     ca8:	11 24       	eor	r1, r1
     caa:	00 90 5b 00 	lds	r0, 0x005B
     cae:	0f 92       	push	r0
     cb0:	2f 93       	push	r18
     cb2:	3f 93       	push	r19
     cb4:	4f 93       	push	r20
     cb6:	5f 93       	push	r21
     cb8:	8f 93       	push	r24
     cba:	9f 93       	push	r25
     cbc:	af 93       	push	r26
     cbe:	bf 93       	push	r27
     cc0:	ef 93       	push	r30
     cc2:	ff 93       	push	r31
     cc4:	cf 93       	push	r28
     cc6:	df 93       	push	r29
     cc8:	cd b7       	in	r28, 0x3d	; 61
     cca:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     ccc:	89 eb       	ldi	r24, 0xB9	; 185
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	fc 01       	movw	r30, r24
     cd2:	80 81       	ld	r24, Z
     cd4:	88 2f       	mov	r24, r24
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	aa 27       	eor	r26, r26
     cda:	97 fd       	sbrc	r25, 7
     cdc:	a0 95       	com	r26
     cde:	ba 2f       	mov	r27, r26
     ce0:	48 e0       	ldi	r20, 0x08	; 8
     ce2:	50 e0       	ldi	r21, 0x00	; 0
     ce4:	20 e5       	ldi	r18, 0x50	; 80
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	84 1b       	sub	r24, r20
     cea:	95 0b       	sbc	r25, r21
     cec:	28 17       	cp	r18, r24
     cee:	39 07       	cpc	r19, r25
     cf0:	08 f4       	brcc	.+2      	; 0xcf4 <__vector_39+0x56>
     cf2:	72 c0       	rjmp	.+228    	; 0xdd8 <__vector_39+0x13a>
     cf4:	8e 58       	subi	r24, 0x8E	; 142
     cf6:	9f 4f       	sbci	r25, 0xFF	; 255
     cf8:	fc 01       	movw	r30, r24
     cfa:	a4 c2       	rjmp	.+1352   	; 0x1244 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     cfc:	10 92 5a 02 	sts	0x025A, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     d00:	90 91 5a 02 	lds	r25, 0x025A
     d04:	80 91 58 02 	lds	r24, 0x0258
     d08:	98 17       	cp	r25, r24
     d0a:	b0 f4       	brcc	.+44     	; 0xd38 <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     d0c:	8b eb       	ldi	r24, 0xBB	; 187
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	20 91 5a 02 	lds	r18, 0x025A
     d14:	31 e0       	ldi	r19, 0x01	; 1
     d16:	32 0f       	add	r19, r18
     d18:	30 93 5a 02 	sts	0x025A, r19
     d1c:	22 2f       	mov	r18, r18
     d1e:	30 e0       	ldi	r19, 0x00	; 0
     d20:	2c 5a       	subi	r18, 0xAC	; 172
     d22:	3d 4f       	sbci	r19, 0xFD	; 253
     d24:	f9 01       	movw	r30, r18
     d26:	20 81       	ld	r18, Z
     d28:	fc 01       	movw	r30, r24
     d2a:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d2c:	8c eb       	ldi	r24, 0xBC	; 188
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	25 e8       	ldi	r18, 0x85	; 133
     d32:	fc 01       	movw	r30, r24
     d34:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     d36:	5b c0       	rjmp	.+182    	; 0xdee <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d38:	80 91 59 02 	lds	r24, 0x0259
     d3c:	81 60       	ori	r24, 0x01	; 1
     d3e:	80 93 59 02 	sts	0x0259, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d42:	8c eb       	ldi	r24, 0xBC	; 188
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	24 e9       	ldi	r18, 0x94	; 148
     d48:	fc 01       	movw	r30, r24
     d4a:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     d4c:	50 c0       	rjmp	.+160    	; 0xdee <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     d4e:	80 91 5a 02 	lds	r24, 0x025A
     d52:	91 e0       	ldi	r25, 0x01	; 1
     d54:	98 0f       	add	r25, r24
     d56:	90 93 5a 02 	sts	0x025A, r25
     d5a:	88 2f       	mov	r24, r24
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	2b eb       	ldi	r18, 0xBB	; 187
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	f9 01       	movw	r30, r18
     d64:	20 81       	ld	r18, Z
     d66:	8c 5a       	subi	r24, 0xAC	; 172
     d68:	9d 4f       	sbci	r25, 0xFD	; 253
     d6a:	fc 01       	movw	r30, r24
     d6c:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     d6e:	80 91 5a 02 	lds	r24, 0x025A
     d72:	28 2f       	mov	r18, r24
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	80 91 58 02 	lds	r24, 0x0258
     d7a:	88 2f       	mov	r24, r24
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	01 97       	sbiw	r24, 0x01	; 1
     d80:	28 17       	cp	r18, r24
     d82:	39 07       	cpc	r19, r25
     d84:	34 f4       	brge	.+12     	; 0xd92 <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d86:	8c eb       	ldi	r24, 0xBC	; 188
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	25 ec       	ldi	r18, 0xC5	; 197
     d8c:	fc 01       	movw	r30, r24
     d8e:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     d90:	2e c0       	rjmp	.+92     	; 0xdee <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d92:	8c eb       	ldi	r24, 0xBC	; 188
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	25 e8       	ldi	r18, 0x85	; 133
     d98:	fc 01       	movw	r30, r24
     d9a:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     d9c:	28 c0       	rjmp	.+80     	; 0xdee <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     d9e:	80 91 5a 02 	lds	r24, 0x025A
     da2:	88 2f       	mov	r24, r24
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	2b eb       	ldi	r18, 0xBB	; 187
     da8:	30 e0       	ldi	r19, 0x00	; 0
     daa:	f9 01       	movw	r30, r18
     dac:	20 81       	ld	r18, Z
     dae:	8c 5a       	subi	r24, 0xAC	; 172
     db0:	9d 4f       	sbci	r25, 0xFD	; 253
     db2:	fc 01       	movw	r30, r24
     db4:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     db6:	80 91 59 02 	lds	r24, 0x0259
     dba:	81 60       	ori	r24, 0x01	; 1
     dbc:	80 93 59 02 	sts	0x0259, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dc0:	8c eb       	ldi	r24, 0xBC	; 188
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	24 e9       	ldi	r18, 0x94	; 148
     dc6:	fc 01       	movw	r30, r24
     dc8:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     dca:	11 c0       	rjmp	.+34     	; 0xdee <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     dcc:	8c eb       	ldi	r24, 0xBC	; 188
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	25 ea       	ldi	r18, 0xA5	; 165
     dd2:	fc 01       	movw	r30, r24
     dd4:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     dd6:	0b c0       	rjmp	.+22     	; 0xdee <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     dd8:	89 eb       	ldi	r24, 0xB9	; 185
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	fc 01       	movw	r30, r24
     dde:	80 81       	ld	r24, Z
     de0:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     de4:	8c eb       	ldi	r24, 0xBC	; 188
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	24 e0       	ldi	r18, 0x04	; 4
     dea:	fc 01       	movw	r30, r24
     dec:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     dee:	df 91       	pop	r29
     df0:	cf 91       	pop	r28
     df2:	ff 91       	pop	r31
     df4:	ef 91       	pop	r30
     df6:	bf 91       	pop	r27
     df8:	af 91       	pop	r26
     dfa:	9f 91       	pop	r25
     dfc:	8f 91       	pop	r24
     dfe:	5f 91       	pop	r21
     e00:	4f 91       	pop	r20
     e02:	3f 91       	pop	r19
     e04:	2f 91       	pop	r18
     e06:	0f 90       	pop	r0
     e08:	00 92 5b 00 	sts	0x005B, r0
     e0c:	0f 90       	pop	r0
     e0e:	00 92 5f 00 	sts	0x005F, r0
     e12:	0f 90       	pop	r0
     e14:	1f 90       	pop	r1
     e16:	18 95       	reti

00000e18 <UART_Init>:
#define XCK3 2
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
     e18:	cf 93       	push	r28
     e1a:	df 93       	push	r29
     e1c:	1f 92       	push	r1
     e1e:	1f 92       	push	r1
     e20:	cd b7       	in	r28, 0x3d	; 61
     e22:	de b7       	in	r29, 0x3e	; 62
     e24:	9a 83       	std	Y+2, r25	; 0x02
     e26:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr>>8);
     e28:	85 ec       	ldi	r24, 0xC5	; 197
     e2a:	90 e0       	ldi	r25, 0x00	; 0
     e2c:	29 81       	ldd	r18, Y+1	; 0x01
     e2e:	3a 81       	ldd	r19, Y+2	; 0x02
     e30:	23 2f       	mov	r18, r19
     e32:	33 27       	eor	r19, r19
     e34:	fc 01       	movw	r30, r24
     e36:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)ubrr;
     e38:	84 ec       	ldi	r24, 0xC4	; 196
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	29 81       	ldd	r18, Y+1	; 0x01
     e3e:	fc 01       	movw	r30, r24
     e40:	20 83       	st	Z, r18
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     e42:	81 ec       	ldi	r24, 0xC1	; 193
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	28 e1       	ldi	r18, 0x18	; 24
     e48:	fc 01       	movw	r30, r24
     e4a:	20 83       	st	Z, r18
		
	fdevopen(&UART_Transmit, &UART_Receive);
     e4c:	6a e4       	ldi	r22, 0x4A	; 74
     e4e:	77 e0       	ldi	r23, 0x07	; 7
     e50:	80 e3       	ldi	r24, 0x30	; 48
     e52:	97 e0       	ldi	r25, 0x07	; 7
     e54:	11 d2       	rcall	.+1058   	; 0x1278 <fdevopen>
}
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	df 91       	pop	r29
     e5c:	cf 91       	pop	r28
     e5e:	08 95       	ret

00000e60 <UART_Transmit>:
	
void UART_Transmit( unsigned char data )
{
     e60:	cf 93       	push	r28
     e62:	df 93       	push	r29
     e64:	1f 92       	push	r1
     e66:	cd b7       	in	r28, 0x3d	; 61
     e68:	de b7       	in	r29, 0x3e	; 62
     e6a:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
     e6c:	00 00       	nop
     e6e:	80 ec       	ldi	r24, 0xC0	; 192
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	fc 01       	movw	r30, r24
     e74:	80 81       	ld	r24, Z
     e76:	88 2f       	mov	r24, r24
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	80 72       	andi	r24, 0x20	; 32
     e7c:	99 27       	eor	r25, r25
     e7e:	00 97       	sbiw	r24, 0x00	; 0
     e80:	b1 f3       	breq	.-20     	; 0xe6e <UART_Transmit+0xe>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
     e82:	86 ec       	ldi	r24, 0xC6	; 198
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	29 81       	ldd	r18, Y+1	; 0x01
     e88:	fc 01       	movw	r30, r24
     e8a:	20 83       	st	Z, r18
}
     e8c:	0f 90       	pop	r0
     e8e:	df 91       	pop	r29
     e90:	cf 91       	pop	r28
     e92:	08 95       	ret

00000e94 <UART_Receive>:

unsigned char UART_Receive(void)
	{
     e94:	cf 93       	push	r28
     e96:	df 93       	push	r29
     e98:	cd b7       	in	r28, 0x3d	; 61
     e9a:	de b7       	in	r29, 0x3e	; 62
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
     e9c:	00 00       	nop
     e9e:	80 ec       	ldi	r24, 0xC0	; 192
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	fc 01       	movw	r30, r24
     ea4:	80 81       	ld	r24, Z
     ea6:	88 23       	and	r24, r24
     ea8:	d4 f7       	brge	.-12     	; 0xe9e <UART_Receive+0xa>
			;
		/* Get and return received data from buffer*/
		return UDR0;
     eaa:	86 ec       	ldi	r24, 0xC6	; 198
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	fc 01       	movw	r30, r24
     eb0:	80 81       	ld	r24, Z
     eb2:	df 91       	pop	r29
     eb4:	cf 91       	pop	r28
     eb6:	08 95       	ret

00000eb8 <__subsf3>:
     eb8:	50 58       	subi	r21, 0x80	; 128

00000eba <__addsf3>:
     eba:	bb 27       	eor	r27, r27
     ebc:	aa 27       	eor	r26, r26
     ebe:	0e d0       	rcall	.+28     	; 0xedc <__addsf3x>
     ec0:	0d c1       	rjmp	.+538    	; 0x10dc <__fp_round>
     ec2:	fe d0       	rcall	.+508    	; 0x10c0 <__fp_pscA>
     ec4:	30 f0       	brcs	.+12     	; 0xed2 <__addsf3+0x18>
     ec6:	03 d1       	rcall	.+518    	; 0x10ce <__fp_pscB>
     ec8:	20 f0       	brcs	.+8      	; 0xed2 <__addsf3+0x18>
     eca:	31 f4       	brne	.+12     	; 0xed8 <__addsf3+0x1e>
     ecc:	9f 3f       	cpi	r25, 0xFF	; 255
     ece:	11 f4       	brne	.+4      	; 0xed4 <__addsf3+0x1a>
     ed0:	1e f4       	brtc	.+6      	; 0xed8 <__addsf3+0x1e>
     ed2:	f3 c0       	rjmp	.+486    	; 0x10ba <__fp_nan>
     ed4:	0e f4       	brtc	.+2      	; 0xed8 <__addsf3+0x1e>
     ed6:	e0 95       	com	r30
     ed8:	e7 fb       	bst	r30, 7
     eda:	e9 c0       	rjmp	.+466    	; 0x10ae <__fp_inf>

00000edc <__addsf3x>:
     edc:	e9 2f       	mov	r30, r25
     ede:	0f d1       	rcall	.+542    	; 0x10fe <__fp_split3>
     ee0:	80 f3       	brcs	.-32     	; 0xec2 <__addsf3+0x8>
     ee2:	ba 17       	cp	r27, r26
     ee4:	62 07       	cpc	r22, r18
     ee6:	73 07       	cpc	r23, r19
     ee8:	84 07       	cpc	r24, r20
     eea:	95 07       	cpc	r25, r21
     eec:	18 f0       	brcs	.+6      	; 0xef4 <__addsf3x+0x18>
     eee:	71 f4       	brne	.+28     	; 0xf0c <__addsf3x+0x30>
     ef0:	9e f5       	brtc	.+102    	; 0xf58 <__addsf3x+0x7c>
     ef2:	27 c1       	rjmp	.+590    	; 0x1142 <__fp_zero>
     ef4:	0e f4       	brtc	.+2      	; 0xef8 <__addsf3x+0x1c>
     ef6:	e0 95       	com	r30
     ef8:	0b 2e       	mov	r0, r27
     efa:	ba 2f       	mov	r27, r26
     efc:	a0 2d       	mov	r26, r0
     efe:	0b 01       	movw	r0, r22
     f00:	b9 01       	movw	r22, r18
     f02:	90 01       	movw	r18, r0
     f04:	0c 01       	movw	r0, r24
     f06:	ca 01       	movw	r24, r20
     f08:	a0 01       	movw	r20, r0
     f0a:	11 24       	eor	r1, r1
     f0c:	ff 27       	eor	r31, r31
     f0e:	59 1b       	sub	r21, r25
     f10:	99 f0       	breq	.+38     	; 0xf38 <__addsf3x+0x5c>
     f12:	59 3f       	cpi	r21, 0xF9	; 249
     f14:	50 f4       	brcc	.+20     	; 0xf2a <__addsf3x+0x4e>
     f16:	50 3e       	cpi	r21, 0xE0	; 224
     f18:	68 f1       	brcs	.+90     	; 0xf74 <__addsf3x+0x98>
     f1a:	1a 16       	cp	r1, r26
     f1c:	f0 40       	sbci	r31, 0x00	; 0
     f1e:	a2 2f       	mov	r26, r18
     f20:	23 2f       	mov	r18, r19
     f22:	34 2f       	mov	r19, r20
     f24:	44 27       	eor	r20, r20
     f26:	58 5f       	subi	r21, 0xF8	; 248
     f28:	f3 cf       	rjmp	.-26     	; 0xf10 <__addsf3x+0x34>
     f2a:	46 95       	lsr	r20
     f2c:	37 95       	ror	r19
     f2e:	27 95       	ror	r18
     f30:	a7 95       	ror	r26
     f32:	f0 40       	sbci	r31, 0x00	; 0
     f34:	53 95       	inc	r21
     f36:	c9 f7       	brne	.-14     	; 0xf2a <__addsf3x+0x4e>
     f38:	7e f4       	brtc	.+30     	; 0xf58 <__addsf3x+0x7c>
     f3a:	1f 16       	cp	r1, r31
     f3c:	ba 0b       	sbc	r27, r26
     f3e:	62 0b       	sbc	r22, r18
     f40:	73 0b       	sbc	r23, r19
     f42:	84 0b       	sbc	r24, r20
     f44:	ba f0       	brmi	.+46     	; 0xf74 <__addsf3x+0x98>
     f46:	91 50       	subi	r25, 0x01	; 1
     f48:	a1 f0       	breq	.+40     	; 0xf72 <__addsf3x+0x96>
     f4a:	ff 0f       	add	r31, r31
     f4c:	bb 1f       	adc	r27, r27
     f4e:	66 1f       	adc	r22, r22
     f50:	77 1f       	adc	r23, r23
     f52:	88 1f       	adc	r24, r24
     f54:	c2 f7       	brpl	.-16     	; 0xf46 <__addsf3x+0x6a>
     f56:	0e c0       	rjmp	.+28     	; 0xf74 <__addsf3x+0x98>
     f58:	ba 0f       	add	r27, r26
     f5a:	62 1f       	adc	r22, r18
     f5c:	73 1f       	adc	r23, r19
     f5e:	84 1f       	adc	r24, r20
     f60:	48 f4       	brcc	.+18     	; 0xf74 <__addsf3x+0x98>
     f62:	87 95       	ror	r24
     f64:	77 95       	ror	r23
     f66:	67 95       	ror	r22
     f68:	b7 95       	ror	r27
     f6a:	f7 95       	ror	r31
     f6c:	9e 3f       	cpi	r25, 0xFE	; 254
     f6e:	08 f0       	brcs	.+2      	; 0xf72 <__addsf3x+0x96>
     f70:	b3 cf       	rjmp	.-154    	; 0xed8 <__addsf3+0x1e>
     f72:	93 95       	inc	r25
     f74:	88 0f       	add	r24, r24
     f76:	08 f0       	brcs	.+2      	; 0xf7a <__addsf3x+0x9e>
     f78:	99 27       	eor	r25, r25
     f7a:	ee 0f       	add	r30, r30
     f7c:	97 95       	ror	r25
     f7e:	87 95       	ror	r24
     f80:	08 95       	ret

00000f82 <__cmpsf2>:
     f82:	71 d0       	rcall	.+226    	; 0x1066 <__fp_cmp>
     f84:	08 f4       	brcc	.+2      	; 0xf88 <__cmpsf2+0x6>
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	08 95       	ret

00000f8a <__fixsfsi>:
     f8a:	04 d0       	rcall	.+8      	; 0xf94 <__fixunssfsi>
     f8c:	68 94       	set
     f8e:	b1 11       	cpse	r27, r1
     f90:	d9 c0       	rjmp	.+434    	; 0x1144 <__fp_szero>
     f92:	08 95       	ret

00000f94 <__fixunssfsi>:
     f94:	bc d0       	rcall	.+376    	; 0x110e <__fp_splitA>
     f96:	88 f0       	brcs	.+34     	; 0xfba <__fixunssfsi+0x26>
     f98:	9f 57       	subi	r25, 0x7F	; 127
     f9a:	90 f0       	brcs	.+36     	; 0xfc0 <__fixunssfsi+0x2c>
     f9c:	b9 2f       	mov	r27, r25
     f9e:	99 27       	eor	r25, r25
     fa0:	b7 51       	subi	r27, 0x17	; 23
     fa2:	a0 f0       	brcs	.+40     	; 0xfcc <__fixunssfsi+0x38>
     fa4:	d1 f0       	breq	.+52     	; 0xfda <__fixunssfsi+0x46>
     fa6:	66 0f       	add	r22, r22
     fa8:	77 1f       	adc	r23, r23
     faa:	88 1f       	adc	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	1a f0       	brmi	.+6      	; 0xfb6 <__fixunssfsi+0x22>
     fb0:	ba 95       	dec	r27
     fb2:	c9 f7       	brne	.-14     	; 0xfa6 <__fixunssfsi+0x12>
     fb4:	12 c0       	rjmp	.+36     	; 0xfda <__fixunssfsi+0x46>
     fb6:	b1 30       	cpi	r27, 0x01	; 1
     fb8:	81 f0       	breq	.+32     	; 0xfda <__fixunssfsi+0x46>
     fba:	c3 d0       	rcall	.+390    	; 0x1142 <__fp_zero>
     fbc:	b1 e0       	ldi	r27, 0x01	; 1
     fbe:	08 95       	ret
     fc0:	c0 c0       	rjmp	.+384    	; 0x1142 <__fp_zero>
     fc2:	67 2f       	mov	r22, r23
     fc4:	78 2f       	mov	r23, r24
     fc6:	88 27       	eor	r24, r24
     fc8:	b8 5f       	subi	r27, 0xF8	; 248
     fca:	39 f0       	breq	.+14     	; 0xfda <__fixunssfsi+0x46>
     fcc:	b9 3f       	cpi	r27, 0xF9	; 249
     fce:	cc f3       	brlt	.-14     	; 0xfc2 <__fixunssfsi+0x2e>
     fd0:	86 95       	lsr	r24
     fd2:	77 95       	ror	r23
     fd4:	67 95       	ror	r22
     fd6:	b3 95       	inc	r27
     fd8:	d9 f7       	brne	.-10     	; 0xfd0 <__fixunssfsi+0x3c>
     fda:	3e f4       	brtc	.+14     	; 0xfea <__fixunssfsi+0x56>
     fdc:	90 95       	com	r25
     fde:	80 95       	com	r24
     fe0:	70 95       	com	r23
     fe2:	61 95       	neg	r22
     fe4:	7f 4f       	sbci	r23, 0xFF	; 255
     fe6:	8f 4f       	sbci	r24, 0xFF	; 255
     fe8:	9f 4f       	sbci	r25, 0xFF	; 255
     fea:	08 95       	ret

00000fec <__floatunsisf>:
     fec:	e8 94       	clt
     fee:	09 c0       	rjmp	.+18     	; 0x1002 <__floatsisf+0x12>

00000ff0 <__floatsisf>:
     ff0:	97 fb       	bst	r25, 7
     ff2:	3e f4       	brtc	.+14     	; 0x1002 <__floatsisf+0x12>
     ff4:	90 95       	com	r25
     ff6:	80 95       	com	r24
     ff8:	70 95       	com	r23
     ffa:	61 95       	neg	r22
     ffc:	7f 4f       	sbci	r23, 0xFF	; 255
     ffe:	8f 4f       	sbci	r24, 0xFF	; 255
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	99 23       	and	r25, r25
    1004:	a9 f0       	breq	.+42     	; 0x1030 <__floatsisf+0x40>
    1006:	f9 2f       	mov	r31, r25
    1008:	96 e9       	ldi	r25, 0x96	; 150
    100a:	bb 27       	eor	r27, r27
    100c:	93 95       	inc	r25
    100e:	f6 95       	lsr	r31
    1010:	87 95       	ror	r24
    1012:	77 95       	ror	r23
    1014:	67 95       	ror	r22
    1016:	b7 95       	ror	r27
    1018:	f1 11       	cpse	r31, r1
    101a:	f8 cf       	rjmp	.-16     	; 0x100c <__floatsisf+0x1c>
    101c:	fa f4       	brpl	.+62     	; 0x105c <__floatsisf+0x6c>
    101e:	bb 0f       	add	r27, r27
    1020:	11 f4       	brne	.+4      	; 0x1026 <__floatsisf+0x36>
    1022:	60 ff       	sbrs	r22, 0
    1024:	1b c0       	rjmp	.+54     	; 0x105c <__floatsisf+0x6c>
    1026:	6f 5f       	subi	r22, 0xFF	; 255
    1028:	7f 4f       	sbci	r23, 0xFF	; 255
    102a:	8f 4f       	sbci	r24, 0xFF	; 255
    102c:	9f 4f       	sbci	r25, 0xFF	; 255
    102e:	16 c0       	rjmp	.+44     	; 0x105c <__floatsisf+0x6c>
    1030:	88 23       	and	r24, r24
    1032:	11 f0       	breq	.+4      	; 0x1038 <__floatsisf+0x48>
    1034:	96 e9       	ldi	r25, 0x96	; 150
    1036:	11 c0       	rjmp	.+34     	; 0x105a <__floatsisf+0x6a>
    1038:	77 23       	and	r23, r23
    103a:	21 f0       	breq	.+8      	; 0x1044 <__floatsisf+0x54>
    103c:	9e e8       	ldi	r25, 0x8E	; 142
    103e:	87 2f       	mov	r24, r23
    1040:	76 2f       	mov	r23, r22
    1042:	05 c0       	rjmp	.+10     	; 0x104e <__floatsisf+0x5e>
    1044:	66 23       	and	r22, r22
    1046:	71 f0       	breq	.+28     	; 0x1064 <__floatsisf+0x74>
    1048:	96 e8       	ldi	r25, 0x86	; 134
    104a:	86 2f       	mov	r24, r22
    104c:	70 e0       	ldi	r23, 0x00	; 0
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	2a f0       	brmi	.+10     	; 0x105c <__floatsisf+0x6c>
    1052:	9a 95       	dec	r25
    1054:	66 0f       	add	r22, r22
    1056:	77 1f       	adc	r23, r23
    1058:	88 1f       	adc	r24, r24
    105a:	da f7       	brpl	.-10     	; 0x1052 <__floatsisf+0x62>
    105c:	88 0f       	add	r24, r24
    105e:	96 95       	lsr	r25
    1060:	87 95       	ror	r24
    1062:	97 f9       	bld	r25, 7
    1064:	08 95       	ret

00001066 <__fp_cmp>:
    1066:	99 0f       	add	r25, r25
    1068:	00 08       	sbc	r0, r0
    106a:	55 0f       	add	r21, r21
    106c:	aa 0b       	sbc	r26, r26
    106e:	e0 e8       	ldi	r30, 0x80	; 128
    1070:	fe ef       	ldi	r31, 0xFE	; 254
    1072:	16 16       	cp	r1, r22
    1074:	17 06       	cpc	r1, r23
    1076:	e8 07       	cpc	r30, r24
    1078:	f9 07       	cpc	r31, r25
    107a:	c0 f0       	brcs	.+48     	; 0x10ac <__fp_cmp+0x46>
    107c:	12 16       	cp	r1, r18
    107e:	13 06       	cpc	r1, r19
    1080:	e4 07       	cpc	r30, r20
    1082:	f5 07       	cpc	r31, r21
    1084:	98 f0       	brcs	.+38     	; 0x10ac <__fp_cmp+0x46>
    1086:	62 1b       	sub	r22, r18
    1088:	73 0b       	sbc	r23, r19
    108a:	84 0b       	sbc	r24, r20
    108c:	95 0b       	sbc	r25, r21
    108e:	39 f4       	brne	.+14     	; 0x109e <__fp_cmp+0x38>
    1090:	0a 26       	eor	r0, r26
    1092:	61 f0       	breq	.+24     	; 0x10ac <__fp_cmp+0x46>
    1094:	23 2b       	or	r18, r19
    1096:	24 2b       	or	r18, r20
    1098:	25 2b       	or	r18, r21
    109a:	21 f4       	brne	.+8      	; 0x10a4 <__fp_cmp+0x3e>
    109c:	08 95       	ret
    109e:	0a 26       	eor	r0, r26
    10a0:	09 f4       	brne	.+2      	; 0x10a4 <__fp_cmp+0x3e>
    10a2:	a1 40       	sbci	r26, 0x01	; 1
    10a4:	a6 95       	lsr	r26
    10a6:	8f ef       	ldi	r24, 0xFF	; 255
    10a8:	81 1d       	adc	r24, r1
    10aa:	81 1d       	adc	r24, r1
    10ac:	08 95       	ret

000010ae <__fp_inf>:
    10ae:	97 f9       	bld	r25, 7
    10b0:	9f 67       	ori	r25, 0x7F	; 127
    10b2:	80 e8       	ldi	r24, 0x80	; 128
    10b4:	70 e0       	ldi	r23, 0x00	; 0
    10b6:	60 e0       	ldi	r22, 0x00	; 0
    10b8:	08 95       	ret

000010ba <__fp_nan>:
    10ba:	9f ef       	ldi	r25, 0xFF	; 255
    10bc:	80 ec       	ldi	r24, 0xC0	; 192
    10be:	08 95       	ret

000010c0 <__fp_pscA>:
    10c0:	00 24       	eor	r0, r0
    10c2:	0a 94       	dec	r0
    10c4:	16 16       	cp	r1, r22
    10c6:	17 06       	cpc	r1, r23
    10c8:	18 06       	cpc	r1, r24
    10ca:	09 06       	cpc	r0, r25
    10cc:	08 95       	ret

000010ce <__fp_pscB>:
    10ce:	00 24       	eor	r0, r0
    10d0:	0a 94       	dec	r0
    10d2:	12 16       	cp	r1, r18
    10d4:	13 06       	cpc	r1, r19
    10d6:	14 06       	cpc	r1, r20
    10d8:	05 06       	cpc	r0, r21
    10da:	08 95       	ret

000010dc <__fp_round>:
    10dc:	09 2e       	mov	r0, r25
    10de:	03 94       	inc	r0
    10e0:	00 0c       	add	r0, r0
    10e2:	11 f4       	brne	.+4      	; 0x10e8 <__fp_round+0xc>
    10e4:	88 23       	and	r24, r24
    10e6:	52 f0       	brmi	.+20     	; 0x10fc <__fp_round+0x20>
    10e8:	bb 0f       	add	r27, r27
    10ea:	40 f4       	brcc	.+16     	; 0x10fc <__fp_round+0x20>
    10ec:	bf 2b       	or	r27, r31
    10ee:	11 f4       	brne	.+4      	; 0x10f4 <__fp_round+0x18>
    10f0:	60 ff       	sbrs	r22, 0
    10f2:	04 c0       	rjmp	.+8      	; 0x10fc <__fp_round+0x20>
    10f4:	6f 5f       	subi	r22, 0xFF	; 255
    10f6:	7f 4f       	sbci	r23, 0xFF	; 255
    10f8:	8f 4f       	sbci	r24, 0xFF	; 255
    10fa:	9f 4f       	sbci	r25, 0xFF	; 255
    10fc:	08 95       	ret

000010fe <__fp_split3>:
    10fe:	57 fd       	sbrc	r21, 7
    1100:	90 58       	subi	r25, 0x80	; 128
    1102:	44 0f       	add	r20, r20
    1104:	55 1f       	adc	r21, r21
    1106:	59 f0       	breq	.+22     	; 0x111e <__fp_splitA+0x10>
    1108:	5f 3f       	cpi	r21, 0xFF	; 255
    110a:	71 f0       	breq	.+28     	; 0x1128 <__fp_splitA+0x1a>
    110c:	47 95       	ror	r20

0000110e <__fp_splitA>:
    110e:	88 0f       	add	r24, r24
    1110:	97 fb       	bst	r25, 7
    1112:	99 1f       	adc	r25, r25
    1114:	61 f0       	breq	.+24     	; 0x112e <__fp_splitA+0x20>
    1116:	9f 3f       	cpi	r25, 0xFF	; 255
    1118:	79 f0       	breq	.+30     	; 0x1138 <__fp_splitA+0x2a>
    111a:	87 95       	ror	r24
    111c:	08 95       	ret
    111e:	12 16       	cp	r1, r18
    1120:	13 06       	cpc	r1, r19
    1122:	14 06       	cpc	r1, r20
    1124:	55 1f       	adc	r21, r21
    1126:	f2 cf       	rjmp	.-28     	; 0x110c <__fp_split3+0xe>
    1128:	46 95       	lsr	r20
    112a:	f1 df       	rcall	.-30     	; 0x110e <__fp_splitA>
    112c:	08 c0       	rjmp	.+16     	; 0x113e <__fp_splitA+0x30>
    112e:	16 16       	cp	r1, r22
    1130:	17 06       	cpc	r1, r23
    1132:	18 06       	cpc	r1, r24
    1134:	99 1f       	adc	r25, r25
    1136:	f1 cf       	rjmp	.-30     	; 0x111a <__fp_splitA+0xc>
    1138:	86 95       	lsr	r24
    113a:	71 05       	cpc	r23, r1
    113c:	61 05       	cpc	r22, r1
    113e:	08 94       	sec
    1140:	08 95       	ret

00001142 <__fp_zero>:
    1142:	e8 94       	clt

00001144 <__fp_szero>:
    1144:	bb 27       	eor	r27, r27
    1146:	66 27       	eor	r22, r22
    1148:	77 27       	eor	r23, r23
    114a:	cb 01       	movw	r24, r22
    114c:	97 f9       	bld	r25, 7
    114e:	08 95       	ret

00001150 <__gesf2>:
    1150:	8a df       	rcall	.-236    	; 0x1066 <__fp_cmp>
    1152:	08 f4       	brcc	.+2      	; 0x1156 <__gesf2+0x6>
    1154:	8f ef       	ldi	r24, 0xFF	; 255
    1156:	08 95       	ret

00001158 <__mulsf3>:
    1158:	0b d0       	rcall	.+22     	; 0x1170 <__mulsf3x>
    115a:	c0 cf       	rjmp	.-128    	; 0x10dc <__fp_round>
    115c:	b1 df       	rcall	.-158    	; 0x10c0 <__fp_pscA>
    115e:	28 f0       	brcs	.+10     	; 0x116a <__mulsf3+0x12>
    1160:	b6 df       	rcall	.-148    	; 0x10ce <__fp_pscB>
    1162:	18 f0       	brcs	.+6      	; 0x116a <__mulsf3+0x12>
    1164:	95 23       	and	r25, r21
    1166:	09 f0       	breq	.+2      	; 0x116a <__mulsf3+0x12>
    1168:	a2 cf       	rjmp	.-188    	; 0x10ae <__fp_inf>
    116a:	a7 cf       	rjmp	.-178    	; 0x10ba <__fp_nan>
    116c:	11 24       	eor	r1, r1
    116e:	ea cf       	rjmp	.-44     	; 0x1144 <__fp_szero>

00001170 <__mulsf3x>:
    1170:	c6 df       	rcall	.-116    	; 0x10fe <__fp_split3>
    1172:	a0 f3       	brcs	.-24     	; 0x115c <__mulsf3+0x4>

00001174 <__mulsf3_pse>:
    1174:	95 9f       	mul	r25, r21
    1176:	d1 f3       	breq	.-12     	; 0x116c <__mulsf3+0x14>
    1178:	95 0f       	add	r25, r21
    117a:	50 e0       	ldi	r21, 0x00	; 0
    117c:	55 1f       	adc	r21, r21
    117e:	62 9f       	mul	r22, r18
    1180:	f0 01       	movw	r30, r0
    1182:	72 9f       	mul	r23, r18
    1184:	bb 27       	eor	r27, r27
    1186:	f0 0d       	add	r31, r0
    1188:	b1 1d       	adc	r27, r1
    118a:	63 9f       	mul	r22, r19
    118c:	aa 27       	eor	r26, r26
    118e:	f0 0d       	add	r31, r0
    1190:	b1 1d       	adc	r27, r1
    1192:	aa 1f       	adc	r26, r26
    1194:	64 9f       	mul	r22, r20
    1196:	66 27       	eor	r22, r22
    1198:	b0 0d       	add	r27, r0
    119a:	a1 1d       	adc	r26, r1
    119c:	66 1f       	adc	r22, r22
    119e:	82 9f       	mul	r24, r18
    11a0:	22 27       	eor	r18, r18
    11a2:	b0 0d       	add	r27, r0
    11a4:	a1 1d       	adc	r26, r1
    11a6:	62 1f       	adc	r22, r18
    11a8:	73 9f       	mul	r23, r19
    11aa:	b0 0d       	add	r27, r0
    11ac:	a1 1d       	adc	r26, r1
    11ae:	62 1f       	adc	r22, r18
    11b0:	83 9f       	mul	r24, r19
    11b2:	a0 0d       	add	r26, r0
    11b4:	61 1d       	adc	r22, r1
    11b6:	22 1f       	adc	r18, r18
    11b8:	74 9f       	mul	r23, r20
    11ba:	33 27       	eor	r19, r19
    11bc:	a0 0d       	add	r26, r0
    11be:	61 1d       	adc	r22, r1
    11c0:	23 1f       	adc	r18, r19
    11c2:	84 9f       	mul	r24, r20
    11c4:	60 0d       	add	r22, r0
    11c6:	21 1d       	adc	r18, r1
    11c8:	82 2f       	mov	r24, r18
    11ca:	76 2f       	mov	r23, r22
    11cc:	6a 2f       	mov	r22, r26
    11ce:	11 24       	eor	r1, r1
    11d0:	9f 57       	subi	r25, 0x7F	; 127
    11d2:	50 40       	sbci	r21, 0x00	; 0
    11d4:	8a f0       	brmi	.+34     	; 0x11f8 <__mulsf3_pse+0x84>
    11d6:	e1 f0       	breq	.+56     	; 0x1210 <__mulsf3_pse+0x9c>
    11d8:	88 23       	and	r24, r24
    11da:	4a f0       	brmi	.+18     	; 0x11ee <__mulsf3_pse+0x7a>
    11dc:	ee 0f       	add	r30, r30
    11de:	ff 1f       	adc	r31, r31
    11e0:	bb 1f       	adc	r27, r27
    11e2:	66 1f       	adc	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	91 50       	subi	r25, 0x01	; 1
    11ea:	50 40       	sbci	r21, 0x00	; 0
    11ec:	a9 f7       	brne	.-22     	; 0x11d8 <__mulsf3_pse+0x64>
    11ee:	9e 3f       	cpi	r25, 0xFE	; 254
    11f0:	51 05       	cpc	r21, r1
    11f2:	70 f0       	brcs	.+28     	; 0x1210 <__mulsf3_pse+0x9c>
    11f4:	5c cf       	rjmp	.-328    	; 0x10ae <__fp_inf>
    11f6:	a6 cf       	rjmp	.-180    	; 0x1144 <__fp_szero>
    11f8:	5f 3f       	cpi	r21, 0xFF	; 255
    11fa:	ec f3       	brlt	.-6      	; 0x11f6 <__mulsf3_pse+0x82>
    11fc:	98 3e       	cpi	r25, 0xE8	; 232
    11fe:	dc f3       	brlt	.-10     	; 0x11f6 <__mulsf3_pse+0x82>
    1200:	86 95       	lsr	r24
    1202:	77 95       	ror	r23
    1204:	67 95       	ror	r22
    1206:	b7 95       	ror	r27
    1208:	f7 95       	ror	r31
    120a:	e7 95       	ror	r30
    120c:	9f 5f       	subi	r25, 0xFF	; 255
    120e:	c1 f7       	brne	.-16     	; 0x1200 <__mulsf3_pse+0x8c>
    1210:	fe 2b       	or	r31, r30
    1212:	88 0f       	add	r24, r24
    1214:	91 1d       	adc	r25, r1
    1216:	96 95       	lsr	r25
    1218:	87 95       	ror	r24
    121a:	97 f9       	bld	r25, 7
    121c:	08 95       	ret

0000121e <__divmodhi4>:
    121e:	97 fb       	bst	r25, 7
    1220:	07 2e       	mov	r0, r23
    1222:	16 f4       	brtc	.+4      	; 0x1228 <__divmodhi4+0xa>
    1224:	00 94       	com	r0
    1226:	06 d0       	rcall	.+12     	; 0x1234 <__divmodhi4_neg1>
    1228:	77 fd       	sbrc	r23, 7
    122a:	08 d0       	rcall	.+16     	; 0x123c <__divmodhi4_neg2>
    122c:	11 d0       	rcall	.+34     	; 0x1250 <__udivmodhi4>
    122e:	07 fc       	sbrc	r0, 7
    1230:	05 d0       	rcall	.+10     	; 0x123c <__divmodhi4_neg2>
    1232:	3e f4       	brtc	.+14     	; 0x1242 <__divmodhi4_exit>

00001234 <__divmodhi4_neg1>:
    1234:	90 95       	com	r25
    1236:	81 95       	neg	r24
    1238:	9f 4f       	sbci	r25, 0xFF	; 255
    123a:	08 95       	ret

0000123c <__divmodhi4_neg2>:
    123c:	70 95       	com	r23
    123e:	61 95       	neg	r22
    1240:	7f 4f       	sbci	r23, 0xFF	; 255

00001242 <__divmodhi4_exit>:
    1242:	08 95       	ret

00001244 <__tablejump2__>:
    1244:	ee 0f       	add	r30, r30
    1246:	ff 1f       	adc	r31, r31

00001248 <__tablejump__>:
    1248:	05 90       	lpm	r0, Z+
    124a:	f4 91       	lpm	r31, Z
    124c:	e0 2d       	mov	r30, r0
    124e:	19 94       	eijmp

00001250 <__udivmodhi4>:
    1250:	aa 1b       	sub	r26, r26
    1252:	bb 1b       	sub	r27, r27
    1254:	51 e1       	ldi	r21, 0x11	; 17
    1256:	07 c0       	rjmp	.+14     	; 0x1266 <__udivmodhi4_ep>

00001258 <__udivmodhi4_loop>:
    1258:	aa 1f       	adc	r26, r26
    125a:	bb 1f       	adc	r27, r27
    125c:	a6 17       	cp	r26, r22
    125e:	b7 07       	cpc	r27, r23
    1260:	10 f0       	brcs	.+4      	; 0x1266 <__udivmodhi4_ep>
    1262:	a6 1b       	sub	r26, r22
    1264:	b7 0b       	sbc	r27, r23

00001266 <__udivmodhi4_ep>:
    1266:	88 1f       	adc	r24, r24
    1268:	99 1f       	adc	r25, r25
    126a:	5a 95       	dec	r21
    126c:	a9 f7       	brne	.-22     	; 0x1258 <__udivmodhi4_loop>
    126e:	80 95       	com	r24
    1270:	90 95       	com	r25
    1272:	bc 01       	movw	r22, r24
    1274:	cd 01       	movw	r24, r26
    1276:	08 95       	ret

00001278 <fdevopen>:
    1278:	0f 93       	push	r16
    127a:	1f 93       	push	r17
    127c:	cf 93       	push	r28
    127e:	df 93       	push	r29
    1280:	ec 01       	movw	r28, r24
    1282:	8b 01       	movw	r16, r22
    1284:	00 97       	sbiw	r24, 0x00	; 0
    1286:	31 f4       	brne	.+12     	; 0x1294 <fdevopen+0x1c>
    1288:	61 15       	cp	r22, r1
    128a:	71 05       	cpc	r23, r1
    128c:	19 f4       	brne	.+6      	; 0x1294 <fdevopen+0x1c>
    128e:	80 e0       	ldi	r24, 0x00	; 0
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	37 c0       	rjmp	.+110    	; 0x1302 <fdevopen+0x8a>
    1294:	6e e0       	ldi	r22, 0x0E	; 14
    1296:	70 e0       	ldi	r23, 0x00	; 0
    1298:	81 e0       	ldi	r24, 0x01	; 1
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	63 d2       	rcall	.+1222   	; 0x1764 <calloc>
    129e:	fc 01       	movw	r30, r24
    12a0:	00 97       	sbiw	r24, 0x00	; 0
    12a2:	a9 f3       	breq	.-22     	; 0x128e <fdevopen+0x16>
    12a4:	80 e8       	ldi	r24, 0x80	; 128
    12a6:	83 83       	std	Z+3, r24	; 0x03
    12a8:	01 15       	cp	r16, r1
    12aa:	11 05       	cpc	r17, r1
    12ac:	71 f0       	breq	.+28     	; 0x12ca <fdevopen+0x52>
    12ae:	13 87       	std	Z+11, r17	; 0x0b
    12b0:	02 87       	std	Z+10, r16	; 0x0a
    12b2:	81 e8       	ldi	r24, 0x81	; 129
    12b4:	83 83       	std	Z+3, r24	; 0x03
    12b6:	80 91 5b 02 	lds	r24, 0x025B
    12ba:	90 91 5c 02 	lds	r25, 0x025C
    12be:	89 2b       	or	r24, r25
    12c0:	21 f4       	brne	.+8      	; 0x12ca <fdevopen+0x52>
    12c2:	f0 93 5c 02 	sts	0x025C, r31
    12c6:	e0 93 5b 02 	sts	0x025B, r30
    12ca:	20 97       	sbiw	r28, 0x00	; 0
    12cc:	c9 f0       	breq	.+50     	; 0x1300 <fdevopen+0x88>
    12ce:	d1 87       	std	Z+9, r29	; 0x09
    12d0:	c0 87       	std	Z+8, r28	; 0x08
    12d2:	83 81       	ldd	r24, Z+3	; 0x03
    12d4:	82 60       	ori	r24, 0x02	; 2
    12d6:	83 83       	std	Z+3, r24	; 0x03
    12d8:	80 91 5d 02 	lds	r24, 0x025D
    12dc:	90 91 5e 02 	lds	r25, 0x025E
    12e0:	89 2b       	or	r24, r25
    12e2:	71 f4       	brne	.+28     	; 0x1300 <fdevopen+0x88>
    12e4:	f0 93 5e 02 	sts	0x025E, r31
    12e8:	e0 93 5d 02 	sts	0x025D, r30
    12ec:	80 91 5f 02 	lds	r24, 0x025F
    12f0:	90 91 60 02 	lds	r25, 0x0260
    12f4:	89 2b       	or	r24, r25
    12f6:	21 f4       	brne	.+8      	; 0x1300 <fdevopen+0x88>
    12f8:	f0 93 60 02 	sts	0x0260, r31
    12fc:	e0 93 5f 02 	sts	0x025F, r30
    1300:	cf 01       	movw	r24, r30
    1302:	df 91       	pop	r29
    1304:	cf 91       	pop	r28
    1306:	1f 91       	pop	r17
    1308:	0f 91       	pop	r16
    130a:	08 95       	ret

0000130c <printf>:
    130c:	cf 93       	push	r28
    130e:	df 93       	push	r29
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
    1314:	fe 01       	movw	r30, r28
    1316:	36 96       	adiw	r30, 0x06	; 6
    1318:	61 91       	ld	r22, Z+
    131a:	71 91       	ld	r23, Z+
    131c:	af 01       	movw	r20, r30
    131e:	80 91 5d 02 	lds	r24, 0x025D
    1322:	90 91 5e 02 	lds	r25, 0x025E
    1326:	30 d0       	rcall	.+96     	; 0x1388 <vfprintf>
    1328:	df 91       	pop	r29
    132a:	cf 91       	pop	r28
    132c:	08 95       	ret

0000132e <puts>:
    132e:	0f 93       	push	r16
    1330:	1f 93       	push	r17
    1332:	cf 93       	push	r28
    1334:	df 93       	push	r29
    1336:	e0 91 5d 02 	lds	r30, 0x025D
    133a:	f0 91 5e 02 	lds	r31, 0x025E
    133e:	23 81       	ldd	r18, Z+3	; 0x03
    1340:	21 ff       	sbrs	r18, 1
    1342:	1b c0       	rjmp	.+54     	; 0x137a <puts+0x4c>
    1344:	ec 01       	movw	r28, r24
    1346:	00 e0       	ldi	r16, 0x00	; 0
    1348:	10 e0       	ldi	r17, 0x00	; 0
    134a:	89 91       	ld	r24, Y+
    134c:	60 91 5d 02 	lds	r22, 0x025D
    1350:	70 91 5e 02 	lds	r23, 0x025E
    1354:	db 01       	movw	r26, r22
    1356:	18 96       	adiw	r26, 0x08	; 8
    1358:	ed 91       	ld	r30, X+
    135a:	fc 91       	ld	r31, X
    135c:	19 97       	sbiw	r26, 0x09	; 9
    135e:	88 23       	and	r24, r24
    1360:	31 f0       	breq	.+12     	; 0x136e <puts+0x40>
    1362:	19 95       	eicall
    1364:	89 2b       	or	r24, r25
    1366:	89 f3       	breq	.-30     	; 0x134a <puts+0x1c>
    1368:	0f ef       	ldi	r16, 0xFF	; 255
    136a:	1f ef       	ldi	r17, 0xFF	; 255
    136c:	ee cf       	rjmp	.-36     	; 0x134a <puts+0x1c>
    136e:	8a e0       	ldi	r24, 0x0A	; 10
    1370:	19 95       	eicall
    1372:	89 2b       	or	r24, r25
    1374:	11 f4       	brne	.+4      	; 0x137a <puts+0x4c>
    1376:	c8 01       	movw	r24, r16
    1378:	02 c0       	rjmp	.+4      	; 0x137e <puts+0x50>
    137a:	8f ef       	ldi	r24, 0xFF	; 255
    137c:	9f ef       	ldi	r25, 0xFF	; 255
    137e:	df 91       	pop	r29
    1380:	cf 91       	pop	r28
    1382:	1f 91       	pop	r17
    1384:	0f 91       	pop	r16
    1386:	08 95       	ret

00001388 <vfprintf>:
    1388:	2f 92       	push	r2
    138a:	3f 92       	push	r3
    138c:	4f 92       	push	r4
    138e:	5f 92       	push	r5
    1390:	6f 92       	push	r6
    1392:	7f 92       	push	r7
    1394:	8f 92       	push	r8
    1396:	9f 92       	push	r9
    1398:	af 92       	push	r10
    139a:	bf 92       	push	r11
    139c:	cf 92       	push	r12
    139e:	df 92       	push	r13
    13a0:	ef 92       	push	r14
    13a2:	ff 92       	push	r15
    13a4:	0f 93       	push	r16
    13a6:	1f 93       	push	r17
    13a8:	cf 93       	push	r28
    13aa:	df 93       	push	r29
    13ac:	cd b7       	in	r28, 0x3d	; 61
    13ae:	de b7       	in	r29, 0x3e	; 62
    13b0:	2c 97       	sbiw	r28, 0x0c	; 12
    13b2:	0f b6       	in	r0, 0x3f	; 63
    13b4:	f8 94       	cli
    13b6:	de bf       	out	0x3e, r29	; 62
    13b8:	0f be       	out	0x3f, r0	; 63
    13ba:	cd bf       	out	0x3d, r28	; 61
    13bc:	7c 01       	movw	r14, r24
    13be:	6b 01       	movw	r12, r22
    13c0:	8a 01       	movw	r16, r20
    13c2:	fc 01       	movw	r30, r24
    13c4:	17 82       	std	Z+7, r1	; 0x07
    13c6:	16 82       	std	Z+6, r1	; 0x06
    13c8:	83 81       	ldd	r24, Z+3	; 0x03
    13ca:	81 ff       	sbrs	r24, 1
    13cc:	b0 c1       	rjmp	.+864    	; 0x172e <vfprintf+0x3a6>
    13ce:	ce 01       	movw	r24, r28
    13d0:	01 96       	adiw	r24, 0x01	; 1
    13d2:	4c 01       	movw	r8, r24
    13d4:	f7 01       	movw	r30, r14
    13d6:	93 81       	ldd	r25, Z+3	; 0x03
    13d8:	f6 01       	movw	r30, r12
    13da:	93 fd       	sbrc	r25, 3
    13dc:	85 91       	lpm	r24, Z+
    13de:	93 ff       	sbrs	r25, 3
    13e0:	81 91       	ld	r24, Z+
    13e2:	6f 01       	movw	r12, r30
    13e4:	88 23       	and	r24, r24
    13e6:	09 f4       	brne	.+2      	; 0x13ea <vfprintf+0x62>
    13e8:	9e c1       	rjmp	.+828    	; 0x1726 <vfprintf+0x39e>
    13ea:	85 32       	cpi	r24, 0x25	; 37
    13ec:	39 f4       	brne	.+14     	; 0x13fc <vfprintf+0x74>
    13ee:	93 fd       	sbrc	r25, 3
    13f0:	85 91       	lpm	r24, Z+
    13f2:	93 ff       	sbrs	r25, 3
    13f4:	81 91       	ld	r24, Z+
    13f6:	6f 01       	movw	r12, r30
    13f8:	85 32       	cpi	r24, 0x25	; 37
    13fa:	21 f4       	brne	.+8      	; 0x1404 <vfprintf+0x7c>
    13fc:	b7 01       	movw	r22, r14
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	0f d3       	rcall	.+1566   	; 0x1a20 <fputc>
    1402:	e8 cf       	rjmp	.-48     	; 0x13d4 <vfprintf+0x4c>
    1404:	51 2c       	mov	r5, r1
    1406:	31 2c       	mov	r3, r1
    1408:	20 e0       	ldi	r18, 0x00	; 0
    140a:	20 32       	cpi	r18, 0x20	; 32
    140c:	a0 f4       	brcc	.+40     	; 0x1436 <vfprintf+0xae>
    140e:	8b 32       	cpi	r24, 0x2B	; 43
    1410:	69 f0       	breq	.+26     	; 0x142c <vfprintf+0xa4>
    1412:	30 f4       	brcc	.+12     	; 0x1420 <vfprintf+0x98>
    1414:	80 32       	cpi	r24, 0x20	; 32
    1416:	59 f0       	breq	.+22     	; 0x142e <vfprintf+0xa6>
    1418:	83 32       	cpi	r24, 0x23	; 35
    141a:	69 f4       	brne	.+26     	; 0x1436 <vfprintf+0xae>
    141c:	20 61       	ori	r18, 0x10	; 16
    141e:	2c c0       	rjmp	.+88     	; 0x1478 <vfprintf+0xf0>
    1420:	8d 32       	cpi	r24, 0x2D	; 45
    1422:	39 f0       	breq	.+14     	; 0x1432 <vfprintf+0xaa>
    1424:	80 33       	cpi	r24, 0x30	; 48
    1426:	39 f4       	brne	.+14     	; 0x1436 <vfprintf+0xae>
    1428:	21 60       	ori	r18, 0x01	; 1
    142a:	26 c0       	rjmp	.+76     	; 0x1478 <vfprintf+0xf0>
    142c:	22 60       	ori	r18, 0x02	; 2
    142e:	24 60       	ori	r18, 0x04	; 4
    1430:	23 c0       	rjmp	.+70     	; 0x1478 <vfprintf+0xf0>
    1432:	28 60       	ori	r18, 0x08	; 8
    1434:	21 c0       	rjmp	.+66     	; 0x1478 <vfprintf+0xf0>
    1436:	27 fd       	sbrc	r18, 7
    1438:	27 c0       	rjmp	.+78     	; 0x1488 <vfprintf+0x100>
    143a:	30 ed       	ldi	r19, 0xD0	; 208
    143c:	38 0f       	add	r19, r24
    143e:	3a 30       	cpi	r19, 0x0A	; 10
    1440:	78 f4       	brcc	.+30     	; 0x1460 <vfprintf+0xd8>
    1442:	26 ff       	sbrs	r18, 6
    1444:	06 c0       	rjmp	.+12     	; 0x1452 <vfprintf+0xca>
    1446:	fa e0       	ldi	r31, 0x0A	; 10
    1448:	5f 9e       	mul	r5, r31
    144a:	30 0d       	add	r19, r0
    144c:	11 24       	eor	r1, r1
    144e:	53 2e       	mov	r5, r19
    1450:	13 c0       	rjmp	.+38     	; 0x1478 <vfprintf+0xf0>
    1452:	8a e0       	ldi	r24, 0x0A	; 10
    1454:	38 9e       	mul	r3, r24
    1456:	30 0d       	add	r19, r0
    1458:	11 24       	eor	r1, r1
    145a:	33 2e       	mov	r3, r19
    145c:	20 62       	ori	r18, 0x20	; 32
    145e:	0c c0       	rjmp	.+24     	; 0x1478 <vfprintf+0xf0>
    1460:	8e 32       	cpi	r24, 0x2E	; 46
    1462:	21 f4       	brne	.+8      	; 0x146c <vfprintf+0xe4>
    1464:	26 fd       	sbrc	r18, 6
    1466:	5f c1       	rjmp	.+702    	; 0x1726 <vfprintf+0x39e>
    1468:	20 64       	ori	r18, 0x40	; 64
    146a:	06 c0       	rjmp	.+12     	; 0x1478 <vfprintf+0xf0>
    146c:	8c 36       	cpi	r24, 0x6C	; 108
    146e:	11 f4       	brne	.+4      	; 0x1474 <vfprintf+0xec>
    1470:	20 68       	ori	r18, 0x80	; 128
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <vfprintf+0xf0>
    1474:	88 36       	cpi	r24, 0x68	; 104
    1476:	41 f4       	brne	.+16     	; 0x1488 <vfprintf+0x100>
    1478:	f6 01       	movw	r30, r12
    147a:	93 fd       	sbrc	r25, 3
    147c:	85 91       	lpm	r24, Z+
    147e:	93 ff       	sbrs	r25, 3
    1480:	81 91       	ld	r24, Z+
    1482:	6f 01       	movw	r12, r30
    1484:	81 11       	cpse	r24, r1
    1486:	c1 cf       	rjmp	.-126    	; 0x140a <vfprintf+0x82>
    1488:	98 2f       	mov	r25, r24
    148a:	9f 7d       	andi	r25, 0xDF	; 223
    148c:	95 54       	subi	r25, 0x45	; 69
    148e:	93 30       	cpi	r25, 0x03	; 3
    1490:	28 f4       	brcc	.+10     	; 0x149c <vfprintf+0x114>
    1492:	0c 5f       	subi	r16, 0xFC	; 252
    1494:	1f 4f       	sbci	r17, 0xFF	; 255
    1496:	ff e3       	ldi	r31, 0x3F	; 63
    1498:	f9 83       	std	Y+1, r31	; 0x01
    149a:	0d c0       	rjmp	.+26     	; 0x14b6 <vfprintf+0x12e>
    149c:	83 36       	cpi	r24, 0x63	; 99
    149e:	31 f0       	breq	.+12     	; 0x14ac <vfprintf+0x124>
    14a0:	83 37       	cpi	r24, 0x73	; 115
    14a2:	71 f0       	breq	.+28     	; 0x14c0 <vfprintf+0x138>
    14a4:	83 35       	cpi	r24, 0x53	; 83
    14a6:	09 f0       	breq	.+2      	; 0x14aa <vfprintf+0x122>
    14a8:	57 c0       	rjmp	.+174    	; 0x1558 <vfprintf+0x1d0>
    14aa:	21 c0       	rjmp	.+66     	; 0x14ee <vfprintf+0x166>
    14ac:	f8 01       	movw	r30, r16
    14ae:	80 81       	ld	r24, Z
    14b0:	89 83       	std	Y+1, r24	; 0x01
    14b2:	0e 5f       	subi	r16, 0xFE	; 254
    14b4:	1f 4f       	sbci	r17, 0xFF	; 255
    14b6:	44 24       	eor	r4, r4
    14b8:	43 94       	inc	r4
    14ba:	51 2c       	mov	r5, r1
    14bc:	54 01       	movw	r10, r8
    14be:	14 c0       	rjmp	.+40     	; 0x14e8 <vfprintf+0x160>
    14c0:	38 01       	movw	r6, r16
    14c2:	f2 e0       	ldi	r31, 0x02	; 2
    14c4:	6f 0e       	add	r6, r31
    14c6:	71 1c       	adc	r7, r1
    14c8:	f8 01       	movw	r30, r16
    14ca:	a0 80       	ld	r10, Z
    14cc:	b1 80       	ldd	r11, Z+1	; 0x01
    14ce:	26 ff       	sbrs	r18, 6
    14d0:	03 c0       	rjmp	.+6      	; 0x14d8 <vfprintf+0x150>
    14d2:	65 2d       	mov	r22, r5
    14d4:	70 e0       	ldi	r23, 0x00	; 0
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <vfprintf+0x154>
    14d8:	6f ef       	ldi	r22, 0xFF	; 255
    14da:	7f ef       	ldi	r23, 0xFF	; 255
    14dc:	c5 01       	movw	r24, r10
    14de:	2c 87       	std	Y+12, r18	; 0x0c
    14e0:	94 d2       	rcall	.+1320   	; 0x1a0a <strnlen>
    14e2:	2c 01       	movw	r4, r24
    14e4:	83 01       	movw	r16, r6
    14e6:	2c 85       	ldd	r18, Y+12	; 0x0c
    14e8:	2f 77       	andi	r18, 0x7F	; 127
    14ea:	22 2e       	mov	r2, r18
    14ec:	16 c0       	rjmp	.+44     	; 0x151a <vfprintf+0x192>
    14ee:	38 01       	movw	r6, r16
    14f0:	f2 e0       	ldi	r31, 0x02	; 2
    14f2:	6f 0e       	add	r6, r31
    14f4:	71 1c       	adc	r7, r1
    14f6:	f8 01       	movw	r30, r16
    14f8:	a0 80       	ld	r10, Z
    14fa:	b1 80       	ldd	r11, Z+1	; 0x01
    14fc:	26 ff       	sbrs	r18, 6
    14fe:	03 c0       	rjmp	.+6      	; 0x1506 <vfprintf+0x17e>
    1500:	65 2d       	mov	r22, r5
    1502:	70 e0       	ldi	r23, 0x00	; 0
    1504:	02 c0       	rjmp	.+4      	; 0x150a <vfprintf+0x182>
    1506:	6f ef       	ldi	r22, 0xFF	; 255
    1508:	7f ef       	ldi	r23, 0xFF	; 255
    150a:	c5 01       	movw	r24, r10
    150c:	2c 87       	std	Y+12, r18	; 0x0c
    150e:	6b d2       	rcall	.+1238   	; 0x19e6 <strnlen_P>
    1510:	2c 01       	movw	r4, r24
    1512:	2c 85       	ldd	r18, Y+12	; 0x0c
    1514:	20 68       	ori	r18, 0x80	; 128
    1516:	22 2e       	mov	r2, r18
    1518:	83 01       	movw	r16, r6
    151a:	23 fc       	sbrc	r2, 3
    151c:	19 c0       	rjmp	.+50     	; 0x1550 <vfprintf+0x1c8>
    151e:	83 2d       	mov	r24, r3
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	48 16       	cp	r4, r24
    1524:	59 06       	cpc	r5, r25
    1526:	a0 f4       	brcc	.+40     	; 0x1550 <vfprintf+0x1c8>
    1528:	b7 01       	movw	r22, r14
    152a:	80 e2       	ldi	r24, 0x20	; 32
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	78 d2       	rcall	.+1264   	; 0x1a20 <fputc>
    1530:	3a 94       	dec	r3
    1532:	f5 cf       	rjmp	.-22     	; 0x151e <vfprintf+0x196>
    1534:	f5 01       	movw	r30, r10
    1536:	27 fc       	sbrc	r2, 7
    1538:	85 91       	lpm	r24, Z+
    153a:	27 fe       	sbrs	r2, 7
    153c:	81 91       	ld	r24, Z+
    153e:	5f 01       	movw	r10, r30
    1540:	b7 01       	movw	r22, r14
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	6d d2       	rcall	.+1242   	; 0x1a20 <fputc>
    1546:	31 10       	cpse	r3, r1
    1548:	3a 94       	dec	r3
    154a:	f1 e0       	ldi	r31, 0x01	; 1
    154c:	4f 1a       	sub	r4, r31
    154e:	51 08       	sbc	r5, r1
    1550:	41 14       	cp	r4, r1
    1552:	51 04       	cpc	r5, r1
    1554:	79 f7       	brne	.-34     	; 0x1534 <vfprintf+0x1ac>
    1556:	de c0       	rjmp	.+444    	; 0x1714 <vfprintf+0x38c>
    1558:	84 36       	cpi	r24, 0x64	; 100
    155a:	11 f0       	breq	.+4      	; 0x1560 <vfprintf+0x1d8>
    155c:	89 36       	cpi	r24, 0x69	; 105
    155e:	31 f5       	brne	.+76     	; 0x15ac <vfprintf+0x224>
    1560:	f8 01       	movw	r30, r16
    1562:	27 ff       	sbrs	r18, 7
    1564:	07 c0       	rjmp	.+14     	; 0x1574 <vfprintf+0x1ec>
    1566:	60 81       	ld	r22, Z
    1568:	71 81       	ldd	r23, Z+1	; 0x01
    156a:	82 81       	ldd	r24, Z+2	; 0x02
    156c:	93 81       	ldd	r25, Z+3	; 0x03
    156e:	0c 5f       	subi	r16, 0xFC	; 252
    1570:	1f 4f       	sbci	r17, 0xFF	; 255
    1572:	08 c0       	rjmp	.+16     	; 0x1584 <vfprintf+0x1fc>
    1574:	60 81       	ld	r22, Z
    1576:	71 81       	ldd	r23, Z+1	; 0x01
    1578:	88 27       	eor	r24, r24
    157a:	77 fd       	sbrc	r23, 7
    157c:	80 95       	com	r24
    157e:	98 2f       	mov	r25, r24
    1580:	0e 5f       	subi	r16, 0xFE	; 254
    1582:	1f 4f       	sbci	r17, 0xFF	; 255
    1584:	2f 76       	andi	r18, 0x6F	; 111
    1586:	b2 2e       	mov	r11, r18
    1588:	97 ff       	sbrs	r25, 7
    158a:	09 c0       	rjmp	.+18     	; 0x159e <vfprintf+0x216>
    158c:	90 95       	com	r25
    158e:	80 95       	com	r24
    1590:	70 95       	com	r23
    1592:	61 95       	neg	r22
    1594:	7f 4f       	sbci	r23, 0xFF	; 255
    1596:	8f 4f       	sbci	r24, 0xFF	; 255
    1598:	9f 4f       	sbci	r25, 0xFF	; 255
    159a:	20 68       	ori	r18, 0x80	; 128
    159c:	b2 2e       	mov	r11, r18
    159e:	2a e0       	ldi	r18, 0x0A	; 10
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	a4 01       	movw	r20, r8
    15a4:	6f d2       	rcall	.+1246   	; 0x1a84 <__ultoa_invert>
    15a6:	a8 2e       	mov	r10, r24
    15a8:	a8 18       	sub	r10, r8
    15aa:	43 c0       	rjmp	.+134    	; 0x1632 <vfprintf+0x2aa>
    15ac:	85 37       	cpi	r24, 0x75	; 117
    15ae:	29 f4       	brne	.+10     	; 0x15ba <vfprintf+0x232>
    15b0:	2f 7e       	andi	r18, 0xEF	; 239
    15b2:	b2 2e       	mov	r11, r18
    15b4:	2a e0       	ldi	r18, 0x0A	; 10
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	25 c0       	rjmp	.+74     	; 0x1604 <vfprintf+0x27c>
    15ba:	f2 2f       	mov	r31, r18
    15bc:	f9 7f       	andi	r31, 0xF9	; 249
    15be:	bf 2e       	mov	r11, r31
    15c0:	8f 36       	cpi	r24, 0x6F	; 111
    15c2:	c1 f0       	breq	.+48     	; 0x15f4 <vfprintf+0x26c>
    15c4:	18 f4       	brcc	.+6      	; 0x15cc <vfprintf+0x244>
    15c6:	88 35       	cpi	r24, 0x58	; 88
    15c8:	79 f0       	breq	.+30     	; 0x15e8 <vfprintf+0x260>
    15ca:	ad c0       	rjmp	.+346    	; 0x1726 <vfprintf+0x39e>
    15cc:	80 37       	cpi	r24, 0x70	; 112
    15ce:	19 f0       	breq	.+6      	; 0x15d6 <vfprintf+0x24e>
    15d0:	88 37       	cpi	r24, 0x78	; 120
    15d2:	21 f0       	breq	.+8      	; 0x15dc <vfprintf+0x254>
    15d4:	a8 c0       	rjmp	.+336    	; 0x1726 <vfprintf+0x39e>
    15d6:	2f 2f       	mov	r18, r31
    15d8:	20 61       	ori	r18, 0x10	; 16
    15da:	b2 2e       	mov	r11, r18
    15dc:	b4 fe       	sbrs	r11, 4
    15de:	0d c0       	rjmp	.+26     	; 0x15fa <vfprintf+0x272>
    15e0:	8b 2d       	mov	r24, r11
    15e2:	84 60       	ori	r24, 0x04	; 4
    15e4:	b8 2e       	mov	r11, r24
    15e6:	09 c0       	rjmp	.+18     	; 0x15fa <vfprintf+0x272>
    15e8:	24 ff       	sbrs	r18, 4
    15ea:	0a c0       	rjmp	.+20     	; 0x1600 <vfprintf+0x278>
    15ec:	9f 2f       	mov	r25, r31
    15ee:	96 60       	ori	r25, 0x06	; 6
    15f0:	b9 2e       	mov	r11, r25
    15f2:	06 c0       	rjmp	.+12     	; 0x1600 <vfprintf+0x278>
    15f4:	28 e0       	ldi	r18, 0x08	; 8
    15f6:	30 e0       	ldi	r19, 0x00	; 0
    15f8:	05 c0       	rjmp	.+10     	; 0x1604 <vfprintf+0x27c>
    15fa:	20 e1       	ldi	r18, 0x10	; 16
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <vfprintf+0x27c>
    1600:	20 e1       	ldi	r18, 0x10	; 16
    1602:	32 e0       	ldi	r19, 0x02	; 2
    1604:	f8 01       	movw	r30, r16
    1606:	b7 fe       	sbrs	r11, 7
    1608:	07 c0       	rjmp	.+14     	; 0x1618 <vfprintf+0x290>
    160a:	60 81       	ld	r22, Z
    160c:	71 81       	ldd	r23, Z+1	; 0x01
    160e:	82 81       	ldd	r24, Z+2	; 0x02
    1610:	93 81       	ldd	r25, Z+3	; 0x03
    1612:	0c 5f       	subi	r16, 0xFC	; 252
    1614:	1f 4f       	sbci	r17, 0xFF	; 255
    1616:	06 c0       	rjmp	.+12     	; 0x1624 <vfprintf+0x29c>
    1618:	60 81       	ld	r22, Z
    161a:	71 81       	ldd	r23, Z+1	; 0x01
    161c:	80 e0       	ldi	r24, 0x00	; 0
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	0e 5f       	subi	r16, 0xFE	; 254
    1622:	1f 4f       	sbci	r17, 0xFF	; 255
    1624:	a4 01       	movw	r20, r8
    1626:	2e d2       	rcall	.+1116   	; 0x1a84 <__ultoa_invert>
    1628:	a8 2e       	mov	r10, r24
    162a:	a8 18       	sub	r10, r8
    162c:	fb 2d       	mov	r31, r11
    162e:	ff 77       	andi	r31, 0x7F	; 127
    1630:	bf 2e       	mov	r11, r31
    1632:	b6 fe       	sbrs	r11, 6
    1634:	0b c0       	rjmp	.+22     	; 0x164c <vfprintf+0x2c4>
    1636:	2b 2d       	mov	r18, r11
    1638:	2e 7f       	andi	r18, 0xFE	; 254
    163a:	a5 14       	cp	r10, r5
    163c:	50 f4       	brcc	.+20     	; 0x1652 <vfprintf+0x2ca>
    163e:	b4 fe       	sbrs	r11, 4
    1640:	0a c0       	rjmp	.+20     	; 0x1656 <vfprintf+0x2ce>
    1642:	b2 fc       	sbrc	r11, 2
    1644:	08 c0       	rjmp	.+16     	; 0x1656 <vfprintf+0x2ce>
    1646:	2b 2d       	mov	r18, r11
    1648:	2e 7e       	andi	r18, 0xEE	; 238
    164a:	05 c0       	rjmp	.+10     	; 0x1656 <vfprintf+0x2ce>
    164c:	7a 2c       	mov	r7, r10
    164e:	2b 2d       	mov	r18, r11
    1650:	03 c0       	rjmp	.+6      	; 0x1658 <vfprintf+0x2d0>
    1652:	7a 2c       	mov	r7, r10
    1654:	01 c0       	rjmp	.+2      	; 0x1658 <vfprintf+0x2d0>
    1656:	75 2c       	mov	r7, r5
    1658:	24 ff       	sbrs	r18, 4
    165a:	0d c0       	rjmp	.+26     	; 0x1676 <vfprintf+0x2ee>
    165c:	fe 01       	movw	r30, r28
    165e:	ea 0d       	add	r30, r10
    1660:	f1 1d       	adc	r31, r1
    1662:	80 81       	ld	r24, Z
    1664:	80 33       	cpi	r24, 0x30	; 48
    1666:	11 f4       	brne	.+4      	; 0x166c <vfprintf+0x2e4>
    1668:	29 7e       	andi	r18, 0xE9	; 233
    166a:	09 c0       	rjmp	.+18     	; 0x167e <vfprintf+0x2f6>
    166c:	22 ff       	sbrs	r18, 2
    166e:	06 c0       	rjmp	.+12     	; 0x167c <vfprintf+0x2f4>
    1670:	73 94       	inc	r7
    1672:	73 94       	inc	r7
    1674:	04 c0       	rjmp	.+8      	; 0x167e <vfprintf+0x2f6>
    1676:	82 2f       	mov	r24, r18
    1678:	86 78       	andi	r24, 0x86	; 134
    167a:	09 f0       	breq	.+2      	; 0x167e <vfprintf+0x2f6>
    167c:	73 94       	inc	r7
    167e:	23 fd       	sbrc	r18, 3
    1680:	12 c0       	rjmp	.+36     	; 0x16a6 <vfprintf+0x31e>
    1682:	20 ff       	sbrs	r18, 0
    1684:	06 c0       	rjmp	.+12     	; 0x1692 <vfprintf+0x30a>
    1686:	5a 2c       	mov	r5, r10
    1688:	73 14       	cp	r7, r3
    168a:	18 f4       	brcc	.+6      	; 0x1692 <vfprintf+0x30a>
    168c:	53 0c       	add	r5, r3
    168e:	57 18       	sub	r5, r7
    1690:	73 2c       	mov	r7, r3
    1692:	73 14       	cp	r7, r3
    1694:	60 f4       	brcc	.+24     	; 0x16ae <vfprintf+0x326>
    1696:	b7 01       	movw	r22, r14
    1698:	80 e2       	ldi	r24, 0x20	; 32
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	2c 87       	std	Y+12, r18	; 0x0c
    169e:	c0 d1       	rcall	.+896    	; 0x1a20 <fputc>
    16a0:	73 94       	inc	r7
    16a2:	2c 85       	ldd	r18, Y+12	; 0x0c
    16a4:	f6 cf       	rjmp	.-20     	; 0x1692 <vfprintf+0x30a>
    16a6:	73 14       	cp	r7, r3
    16a8:	10 f4       	brcc	.+4      	; 0x16ae <vfprintf+0x326>
    16aa:	37 18       	sub	r3, r7
    16ac:	01 c0       	rjmp	.+2      	; 0x16b0 <vfprintf+0x328>
    16ae:	31 2c       	mov	r3, r1
    16b0:	24 ff       	sbrs	r18, 4
    16b2:	11 c0       	rjmp	.+34     	; 0x16d6 <vfprintf+0x34e>
    16b4:	b7 01       	movw	r22, r14
    16b6:	80 e3       	ldi	r24, 0x30	; 48
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	2c 87       	std	Y+12, r18	; 0x0c
    16bc:	b1 d1       	rcall	.+866    	; 0x1a20 <fputc>
    16be:	2c 85       	ldd	r18, Y+12	; 0x0c
    16c0:	22 ff       	sbrs	r18, 2
    16c2:	16 c0       	rjmp	.+44     	; 0x16f0 <vfprintf+0x368>
    16c4:	21 ff       	sbrs	r18, 1
    16c6:	03 c0       	rjmp	.+6      	; 0x16ce <vfprintf+0x346>
    16c8:	88 e5       	ldi	r24, 0x58	; 88
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	02 c0       	rjmp	.+4      	; 0x16d2 <vfprintf+0x34a>
    16ce:	88 e7       	ldi	r24, 0x78	; 120
    16d0:	90 e0       	ldi	r25, 0x00	; 0
    16d2:	b7 01       	movw	r22, r14
    16d4:	0c c0       	rjmp	.+24     	; 0x16ee <vfprintf+0x366>
    16d6:	82 2f       	mov	r24, r18
    16d8:	86 78       	andi	r24, 0x86	; 134
    16da:	51 f0       	breq	.+20     	; 0x16f0 <vfprintf+0x368>
    16dc:	21 fd       	sbrc	r18, 1
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <vfprintf+0x35c>
    16e0:	80 e2       	ldi	r24, 0x20	; 32
    16e2:	01 c0       	rjmp	.+2      	; 0x16e6 <vfprintf+0x35e>
    16e4:	8b e2       	ldi	r24, 0x2B	; 43
    16e6:	27 fd       	sbrc	r18, 7
    16e8:	8d e2       	ldi	r24, 0x2D	; 45
    16ea:	b7 01       	movw	r22, r14
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	98 d1       	rcall	.+816    	; 0x1a20 <fputc>
    16f0:	a5 14       	cp	r10, r5
    16f2:	30 f4       	brcc	.+12     	; 0x1700 <vfprintf+0x378>
    16f4:	b7 01       	movw	r22, r14
    16f6:	80 e3       	ldi	r24, 0x30	; 48
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	92 d1       	rcall	.+804    	; 0x1a20 <fputc>
    16fc:	5a 94       	dec	r5
    16fe:	f8 cf       	rjmp	.-16     	; 0x16f0 <vfprintf+0x368>
    1700:	aa 94       	dec	r10
    1702:	f4 01       	movw	r30, r8
    1704:	ea 0d       	add	r30, r10
    1706:	f1 1d       	adc	r31, r1
    1708:	80 81       	ld	r24, Z
    170a:	b7 01       	movw	r22, r14
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	88 d1       	rcall	.+784    	; 0x1a20 <fputc>
    1710:	a1 10       	cpse	r10, r1
    1712:	f6 cf       	rjmp	.-20     	; 0x1700 <vfprintf+0x378>
    1714:	33 20       	and	r3, r3
    1716:	09 f4       	brne	.+2      	; 0x171a <vfprintf+0x392>
    1718:	5d ce       	rjmp	.-838    	; 0x13d4 <vfprintf+0x4c>
    171a:	b7 01       	movw	r22, r14
    171c:	80 e2       	ldi	r24, 0x20	; 32
    171e:	90 e0       	ldi	r25, 0x00	; 0
    1720:	7f d1       	rcall	.+766    	; 0x1a20 <fputc>
    1722:	3a 94       	dec	r3
    1724:	f7 cf       	rjmp	.-18     	; 0x1714 <vfprintf+0x38c>
    1726:	f7 01       	movw	r30, r14
    1728:	86 81       	ldd	r24, Z+6	; 0x06
    172a:	97 81       	ldd	r25, Z+7	; 0x07
    172c:	02 c0       	rjmp	.+4      	; 0x1732 <vfprintf+0x3aa>
    172e:	8f ef       	ldi	r24, 0xFF	; 255
    1730:	9f ef       	ldi	r25, 0xFF	; 255
    1732:	2c 96       	adiw	r28, 0x0c	; 12
    1734:	0f b6       	in	r0, 0x3f	; 63
    1736:	f8 94       	cli
    1738:	de bf       	out	0x3e, r29	; 62
    173a:	0f be       	out	0x3f, r0	; 63
    173c:	cd bf       	out	0x3d, r28	; 61
    173e:	df 91       	pop	r29
    1740:	cf 91       	pop	r28
    1742:	1f 91       	pop	r17
    1744:	0f 91       	pop	r16
    1746:	ff 90       	pop	r15
    1748:	ef 90       	pop	r14
    174a:	df 90       	pop	r13
    174c:	cf 90       	pop	r12
    174e:	bf 90       	pop	r11
    1750:	af 90       	pop	r10
    1752:	9f 90       	pop	r9
    1754:	8f 90       	pop	r8
    1756:	7f 90       	pop	r7
    1758:	6f 90       	pop	r6
    175a:	5f 90       	pop	r5
    175c:	4f 90       	pop	r4
    175e:	3f 90       	pop	r3
    1760:	2f 90       	pop	r2
    1762:	08 95       	ret

00001764 <calloc>:
    1764:	0f 93       	push	r16
    1766:	1f 93       	push	r17
    1768:	cf 93       	push	r28
    176a:	df 93       	push	r29
    176c:	86 9f       	mul	r24, r22
    176e:	80 01       	movw	r16, r0
    1770:	87 9f       	mul	r24, r23
    1772:	10 0d       	add	r17, r0
    1774:	96 9f       	mul	r25, r22
    1776:	10 0d       	add	r17, r0
    1778:	11 24       	eor	r1, r1
    177a:	c8 01       	movw	r24, r16
    177c:	0d d0       	rcall	.+26     	; 0x1798 <malloc>
    177e:	ec 01       	movw	r28, r24
    1780:	00 97       	sbiw	r24, 0x00	; 0
    1782:	21 f0       	breq	.+8      	; 0x178c <calloc+0x28>
    1784:	a8 01       	movw	r20, r16
    1786:	60 e0       	ldi	r22, 0x00	; 0
    1788:	70 e0       	ldi	r23, 0x00	; 0
    178a:	38 d1       	rcall	.+624    	; 0x19fc <memset>
    178c:	ce 01       	movw	r24, r28
    178e:	df 91       	pop	r29
    1790:	cf 91       	pop	r28
    1792:	1f 91       	pop	r17
    1794:	0f 91       	pop	r16
    1796:	08 95       	ret

00001798 <malloc>:
    1798:	cf 93       	push	r28
    179a:	df 93       	push	r29
    179c:	82 30       	cpi	r24, 0x02	; 2
    179e:	91 05       	cpc	r25, r1
    17a0:	10 f4       	brcc	.+4      	; 0x17a6 <malloc+0xe>
    17a2:	82 e0       	ldi	r24, 0x02	; 2
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	e0 91 63 02 	lds	r30, 0x0263
    17aa:	f0 91 64 02 	lds	r31, 0x0264
    17ae:	20 e0       	ldi	r18, 0x00	; 0
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	a0 e0       	ldi	r26, 0x00	; 0
    17b4:	b0 e0       	ldi	r27, 0x00	; 0
    17b6:	30 97       	sbiw	r30, 0x00	; 0
    17b8:	39 f1       	breq	.+78     	; 0x1808 <malloc+0x70>
    17ba:	40 81       	ld	r20, Z
    17bc:	51 81       	ldd	r21, Z+1	; 0x01
    17be:	48 17       	cp	r20, r24
    17c0:	59 07       	cpc	r21, r25
    17c2:	b8 f0       	brcs	.+46     	; 0x17f2 <malloc+0x5a>
    17c4:	48 17       	cp	r20, r24
    17c6:	59 07       	cpc	r21, r25
    17c8:	71 f4       	brne	.+28     	; 0x17e6 <malloc+0x4e>
    17ca:	82 81       	ldd	r24, Z+2	; 0x02
    17cc:	93 81       	ldd	r25, Z+3	; 0x03
    17ce:	10 97       	sbiw	r26, 0x00	; 0
    17d0:	29 f0       	breq	.+10     	; 0x17dc <malloc+0x44>
    17d2:	13 96       	adiw	r26, 0x03	; 3
    17d4:	9c 93       	st	X, r25
    17d6:	8e 93       	st	-X, r24
    17d8:	12 97       	sbiw	r26, 0x02	; 2
    17da:	2c c0       	rjmp	.+88     	; 0x1834 <malloc+0x9c>
    17dc:	90 93 64 02 	sts	0x0264, r25
    17e0:	80 93 63 02 	sts	0x0263, r24
    17e4:	27 c0       	rjmp	.+78     	; 0x1834 <malloc+0x9c>
    17e6:	21 15       	cp	r18, r1
    17e8:	31 05       	cpc	r19, r1
    17ea:	31 f0       	breq	.+12     	; 0x17f8 <malloc+0x60>
    17ec:	42 17       	cp	r20, r18
    17ee:	53 07       	cpc	r21, r19
    17f0:	18 f0       	brcs	.+6      	; 0x17f8 <malloc+0x60>
    17f2:	a9 01       	movw	r20, r18
    17f4:	db 01       	movw	r26, r22
    17f6:	01 c0       	rjmp	.+2      	; 0x17fa <malloc+0x62>
    17f8:	ef 01       	movw	r28, r30
    17fa:	9a 01       	movw	r18, r20
    17fc:	bd 01       	movw	r22, r26
    17fe:	df 01       	movw	r26, r30
    1800:	02 80       	ldd	r0, Z+2	; 0x02
    1802:	f3 81       	ldd	r31, Z+3	; 0x03
    1804:	e0 2d       	mov	r30, r0
    1806:	d7 cf       	rjmp	.-82     	; 0x17b6 <malloc+0x1e>
    1808:	21 15       	cp	r18, r1
    180a:	31 05       	cpc	r19, r1
    180c:	f9 f0       	breq	.+62     	; 0x184c <malloc+0xb4>
    180e:	28 1b       	sub	r18, r24
    1810:	39 0b       	sbc	r19, r25
    1812:	24 30       	cpi	r18, 0x04	; 4
    1814:	31 05       	cpc	r19, r1
    1816:	80 f4       	brcc	.+32     	; 0x1838 <malloc+0xa0>
    1818:	8a 81       	ldd	r24, Y+2	; 0x02
    181a:	9b 81       	ldd	r25, Y+3	; 0x03
    181c:	61 15       	cp	r22, r1
    181e:	71 05       	cpc	r23, r1
    1820:	21 f0       	breq	.+8      	; 0x182a <malloc+0x92>
    1822:	fb 01       	movw	r30, r22
    1824:	93 83       	std	Z+3, r25	; 0x03
    1826:	82 83       	std	Z+2, r24	; 0x02
    1828:	04 c0       	rjmp	.+8      	; 0x1832 <malloc+0x9a>
    182a:	90 93 64 02 	sts	0x0264, r25
    182e:	80 93 63 02 	sts	0x0263, r24
    1832:	fe 01       	movw	r30, r28
    1834:	32 96       	adiw	r30, 0x02	; 2
    1836:	44 c0       	rjmp	.+136    	; 0x18c0 <malloc+0x128>
    1838:	fe 01       	movw	r30, r28
    183a:	e2 0f       	add	r30, r18
    183c:	f3 1f       	adc	r31, r19
    183e:	81 93       	st	Z+, r24
    1840:	91 93       	st	Z+, r25
    1842:	22 50       	subi	r18, 0x02	; 2
    1844:	31 09       	sbc	r19, r1
    1846:	39 83       	std	Y+1, r19	; 0x01
    1848:	28 83       	st	Y, r18
    184a:	3a c0       	rjmp	.+116    	; 0x18c0 <malloc+0x128>
    184c:	20 91 61 02 	lds	r18, 0x0261
    1850:	30 91 62 02 	lds	r19, 0x0262
    1854:	23 2b       	or	r18, r19
    1856:	41 f4       	brne	.+16     	; 0x1868 <malloc+0xd0>
    1858:	20 91 02 02 	lds	r18, 0x0202
    185c:	30 91 03 02 	lds	r19, 0x0203
    1860:	30 93 62 02 	sts	0x0262, r19
    1864:	20 93 61 02 	sts	0x0261, r18
    1868:	20 91 00 02 	lds	r18, 0x0200
    186c:	30 91 01 02 	lds	r19, 0x0201
    1870:	21 15       	cp	r18, r1
    1872:	31 05       	cpc	r19, r1
    1874:	41 f4       	brne	.+16     	; 0x1886 <malloc+0xee>
    1876:	2d b7       	in	r18, 0x3d	; 61
    1878:	3e b7       	in	r19, 0x3e	; 62
    187a:	40 91 04 02 	lds	r20, 0x0204
    187e:	50 91 05 02 	lds	r21, 0x0205
    1882:	24 1b       	sub	r18, r20
    1884:	35 0b       	sbc	r19, r21
    1886:	e0 91 61 02 	lds	r30, 0x0261
    188a:	f0 91 62 02 	lds	r31, 0x0262
    188e:	e2 17       	cp	r30, r18
    1890:	f3 07       	cpc	r31, r19
    1892:	a0 f4       	brcc	.+40     	; 0x18bc <malloc+0x124>
    1894:	2e 1b       	sub	r18, r30
    1896:	3f 0b       	sbc	r19, r31
    1898:	28 17       	cp	r18, r24
    189a:	39 07       	cpc	r19, r25
    189c:	78 f0       	brcs	.+30     	; 0x18bc <malloc+0x124>
    189e:	ac 01       	movw	r20, r24
    18a0:	4e 5f       	subi	r20, 0xFE	; 254
    18a2:	5f 4f       	sbci	r21, 0xFF	; 255
    18a4:	24 17       	cp	r18, r20
    18a6:	35 07       	cpc	r19, r21
    18a8:	48 f0       	brcs	.+18     	; 0x18bc <malloc+0x124>
    18aa:	4e 0f       	add	r20, r30
    18ac:	5f 1f       	adc	r21, r31
    18ae:	50 93 62 02 	sts	0x0262, r21
    18b2:	40 93 61 02 	sts	0x0261, r20
    18b6:	81 93       	st	Z+, r24
    18b8:	91 93       	st	Z+, r25
    18ba:	02 c0       	rjmp	.+4      	; 0x18c0 <malloc+0x128>
    18bc:	e0 e0       	ldi	r30, 0x00	; 0
    18be:	f0 e0       	ldi	r31, 0x00	; 0
    18c0:	cf 01       	movw	r24, r30
    18c2:	df 91       	pop	r29
    18c4:	cf 91       	pop	r28
    18c6:	08 95       	ret

000018c8 <free>:
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
    18cc:	00 97       	sbiw	r24, 0x00	; 0
    18ce:	09 f4       	brne	.+2      	; 0x18d2 <free+0xa>
    18d0:	87 c0       	rjmp	.+270    	; 0x19e0 <free+0x118>
    18d2:	fc 01       	movw	r30, r24
    18d4:	32 97       	sbiw	r30, 0x02	; 2
    18d6:	13 82       	std	Z+3, r1	; 0x03
    18d8:	12 82       	std	Z+2, r1	; 0x02
    18da:	c0 91 63 02 	lds	r28, 0x0263
    18de:	d0 91 64 02 	lds	r29, 0x0264
    18e2:	20 97       	sbiw	r28, 0x00	; 0
    18e4:	81 f4       	brne	.+32     	; 0x1906 <free+0x3e>
    18e6:	20 81       	ld	r18, Z
    18e8:	31 81       	ldd	r19, Z+1	; 0x01
    18ea:	28 0f       	add	r18, r24
    18ec:	39 1f       	adc	r19, r25
    18ee:	80 91 61 02 	lds	r24, 0x0261
    18f2:	90 91 62 02 	lds	r25, 0x0262
    18f6:	82 17       	cp	r24, r18
    18f8:	93 07       	cpc	r25, r19
    18fa:	79 f5       	brne	.+94     	; 0x195a <free+0x92>
    18fc:	f0 93 62 02 	sts	0x0262, r31
    1900:	e0 93 61 02 	sts	0x0261, r30
    1904:	6d c0       	rjmp	.+218    	; 0x19e0 <free+0x118>
    1906:	de 01       	movw	r26, r28
    1908:	20 e0       	ldi	r18, 0x00	; 0
    190a:	30 e0       	ldi	r19, 0x00	; 0
    190c:	ae 17       	cp	r26, r30
    190e:	bf 07       	cpc	r27, r31
    1910:	50 f4       	brcc	.+20     	; 0x1926 <free+0x5e>
    1912:	12 96       	adiw	r26, 0x02	; 2
    1914:	4d 91       	ld	r20, X+
    1916:	5c 91       	ld	r21, X
    1918:	13 97       	sbiw	r26, 0x03	; 3
    191a:	9d 01       	movw	r18, r26
    191c:	41 15       	cp	r20, r1
    191e:	51 05       	cpc	r21, r1
    1920:	09 f1       	breq	.+66     	; 0x1964 <free+0x9c>
    1922:	da 01       	movw	r26, r20
    1924:	f3 cf       	rjmp	.-26     	; 0x190c <free+0x44>
    1926:	b3 83       	std	Z+3, r27	; 0x03
    1928:	a2 83       	std	Z+2, r26	; 0x02
    192a:	40 81       	ld	r20, Z
    192c:	51 81       	ldd	r21, Z+1	; 0x01
    192e:	84 0f       	add	r24, r20
    1930:	95 1f       	adc	r25, r21
    1932:	8a 17       	cp	r24, r26
    1934:	9b 07       	cpc	r25, r27
    1936:	71 f4       	brne	.+28     	; 0x1954 <free+0x8c>
    1938:	8d 91       	ld	r24, X+
    193a:	9c 91       	ld	r25, X
    193c:	11 97       	sbiw	r26, 0x01	; 1
    193e:	84 0f       	add	r24, r20
    1940:	95 1f       	adc	r25, r21
    1942:	02 96       	adiw	r24, 0x02	; 2
    1944:	91 83       	std	Z+1, r25	; 0x01
    1946:	80 83       	st	Z, r24
    1948:	12 96       	adiw	r26, 0x02	; 2
    194a:	8d 91       	ld	r24, X+
    194c:	9c 91       	ld	r25, X
    194e:	13 97       	sbiw	r26, 0x03	; 3
    1950:	93 83       	std	Z+3, r25	; 0x03
    1952:	82 83       	std	Z+2, r24	; 0x02
    1954:	21 15       	cp	r18, r1
    1956:	31 05       	cpc	r19, r1
    1958:	29 f4       	brne	.+10     	; 0x1964 <free+0x9c>
    195a:	f0 93 64 02 	sts	0x0264, r31
    195e:	e0 93 63 02 	sts	0x0263, r30
    1962:	3e c0       	rjmp	.+124    	; 0x19e0 <free+0x118>
    1964:	d9 01       	movw	r26, r18
    1966:	13 96       	adiw	r26, 0x03	; 3
    1968:	fc 93       	st	X, r31
    196a:	ee 93       	st	-X, r30
    196c:	12 97       	sbiw	r26, 0x02	; 2
    196e:	4d 91       	ld	r20, X+
    1970:	5d 91       	ld	r21, X+
    1972:	a4 0f       	add	r26, r20
    1974:	b5 1f       	adc	r27, r21
    1976:	ea 17       	cp	r30, r26
    1978:	fb 07       	cpc	r31, r27
    197a:	79 f4       	brne	.+30     	; 0x199a <free+0xd2>
    197c:	80 81       	ld	r24, Z
    197e:	91 81       	ldd	r25, Z+1	; 0x01
    1980:	84 0f       	add	r24, r20
    1982:	95 1f       	adc	r25, r21
    1984:	02 96       	adiw	r24, 0x02	; 2
    1986:	d9 01       	movw	r26, r18
    1988:	11 96       	adiw	r26, 0x01	; 1
    198a:	9c 93       	st	X, r25
    198c:	8e 93       	st	-X, r24
    198e:	82 81       	ldd	r24, Z+2	; 0x02
    1990:	93 81       	ldd	r25, Z+3	; 0x03
    1992:	13 96       	adiw	r26, 0x03	; 3
    1994:	9c 93       	st	X, r25
    1996:	8e 93       	st	-X, r24
    1998:	12 97       	sbiw	r26, 0x02	; 2
    199a:	e0 e0       	ldi	r30, 0x00	; 0
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	8a 81       	ldd	r24, Y+2	; 0x02
    19a0:	9b 81       	ldd	r25, Y+3	; 0x03
    19a2:	00 97       	sbiw	r24, 0x00	; 0
    19a4:	19 f0       	breq	.+6      	; 0x19ac <free+0xe4>
    19a6:	fe 01       	movw	r30, r28
    19a8:	ec 01       	movw	r28, r24
    19aa:	f9 cf       	rjmp	.-14     	; 0x199e <free+0xd6>
    19ac:	ce 01       	movw	r24, r28
    19ae:	02 96       	adiw	r24, 0x02	; 2
    19b0:	28 81       	ld	r18, Y
    19b2:	39 81       	ldd	r19, Y+1	; 0x01
    19b4:	82 0f       	add	r24, r18
    19b6:	93 1f       	adc	r25, r19
    19b8:	20 91 61 02 	lds	r18, 0x0261
    19bc:	30 91 62 02 	lds	r19, 0x0262
    19c0:	28 17       	cp	r18, r24
    19c2:	39 07       	cpc	r19, r25
    19c4:	69 f4       	brne	.+26     	; 0x19e0 <free+0x118>
    19c6:	30 97       	sbiw	r30, 0x00	; 0
    19c8:	29 f4       	brne	.+10     	; 0x19d4 <free+0x10c>
    19ca:	10 92 64 02 	sts	0x0264, r1
    19ce:	10 92 63 02 	sts	0x0263, r1
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <free+0x110>
    19d4:	13 82       	std	Z+3, r1	; 0x03
    19d6:	12 82       	std	Z+2, r1	; 0x02
    19d8:	d0 93 62 02 	sts	0x0262, r29
    19dc:	c0 93 61 02 	sts	0x0261, r28
    19e0:	df 91       	pop	r29
    19e2:	cf 91       	pop	r28
    19e4:	08 95       	ret

000019e6 <strnlen_P>:
    19e6:	fc 01       	movw	r30, r24
    19e8:	05 90       	lpm	r0, Z+
    19ea:	61 50       	subi	r22, 0x01	; 1
    19ec:	70 40       	sbci	r23, 0x00	; 0
    19ee:	01 10       	cpse	r0, r1
    19f0:	d8 f7       	brcc	.-10     	; 0x19e8 <strnlen_P+0x2>
    19f2:	80 95       	com	r24
    19f4:	90 95       	com	r25
    19f6:	8e 0f       	add	r24, r30
    19f8:	9f 1f       	adc	r25, r31
    19fa:	08 95       	ret

000019fc <memset>:
    19fc:	dc 01       	movw	r26, r24
    19fe:	01 c0       	rjmp	.+2      	; 0x1a02 <memset+0x6>
    1a00:	6d 93       	st	X+, r22
    1a02:	41 50       	subi	r20, 0x01	; 1
    1a04:	50 40       	sbci	r21, 0x00	; 0
    1a06:	e0 f7       	brcc	.-8      	; 0x1a00 <memset+0x4>
    1a08:	08 95       	ret

00001a0a <strnlen>:
    1a0a:	fc 01       	movw	r30, r24
    1a0c:	61 50       	subi	r22, 0x01	; 1
    1a0e:	70 40       	sbci	r23, 0x00	; 0
    1a10:	01 90       	ld	r0, Z+
    1a12:	01 10       	cpse	r0, r1
    1a14:	d8 f7       	brcc	.-10     	; 0x1a0c <strnlen+0x2>
    1a16:	80 95       	com	r24
    1a18:	90 95       	com	r25
    1a1a:	8e 0f       	add	r24, r30
    1a1c:	9f 1f       	adc	r25, r31
    1a1e:	08 95       	ret

00001a20 <fputc>:
    1a20:	0f 93       	push	r16
    1a22:	1f 93       	push	r17
    1a24:	cf 93       	push	r28
    1a26:	df 93       	push	r29
    1a28:	18 2f       	mov	r17, r24
    1a2a:	09 2f       	mov	r16, r25
    1a2c:	eb 01       	movw	r28, r22
    1a2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a30:	81 fd       	sbrc	r24, 1
    1a32:	03 c0       	rjmp	.+6      	; 0x1a3a <fputc+0x1a>
    1a34:	8f ef       	ldi	r24, 0xFF	; 255
    1a36:	9f ef       	ldi	r25, 0xFF	; 255
    1a38:	20 c0       	rjmp	.+64     	; 0x1a7a <fputc+0x5a>
    1a3a:	82 ff       	sbrs	r24, 2
    1a3c:	10 c0       	rjmp	.+32     	; 0x1a5e <fputc+0x3e>
    1a3e:	4e 81       	ldd	r20, Y+6	; 0x06
    1a40:	5f 81       	ldd	r21, Y+7	; 0x07
    1a42:	2c 81       	ldd	r18, Y+4	; 0x04
    1a44:	3d 81       	ldd	r19, Y+5	; 0x05
    1a46:	42 17       	cp	r20, r18
    1a48:	53 07       	cpc	r21, r19
    1a4a:	7c f4       	brge	.+30     	; 0x1a6a <fputc+0x4a>
    1a4c:	e8 81       	ld	r30, Y
    1a4e:	f9 81       	ldd	r31, Y+1	; 0x01
    1a50:	9f 01       	movw	r18, r30
    1a52:	2f 5f       	subi	r18, 0xFF	; 255
    1a54:	3f 4f       	sbci	r19, 0xFF	; 255
    1a56:	39 83       	std	Y+1, r19	; 0x01
    1a58:	28 83       	st	Y, r18
    1a5a:	10 83       	st	Z, r17
    1a5c:	06 c0       	rjmp	.+12     	; 0x1a6a <fputc+0x4a>
    1a5e:	e8 85       	ldd	r30, Y+8	; 0x08
    1a60:	f9 85       	ldd	r31, Y+9	; 0x09
    1a62:	81 2f       	mov	r24, r17
    1a64:	19 95       	eicall
    1a66:	89 2b       	or	r24, r25
    1a68:	29 f7       	brne	.-54     	; 0x1a34 <fputc+0x14>
    1a6a:	2e 81       	ldd	r18, Y+6	; 0x06
    1a6c:	3f 81       	ldd	r19, Y+7	; 0x07
    1a6e:	2f 5f       	subi	r18, 0xFF	; 255
    1a70:	3f 4f       	sbci	r19, 0xFF	; 255
    1a72:	3f 83       	std	Y+7, r19	; 0x07
    1a74:	2e 83       	std	Y+6, r18	; 0x06
    1a76:	81 2f       	mov	r24, r17
    1a78:	90 2f       	mov	r25, r16
    1a7a:	df 91       	pop	r29
    1a7c:	cf 91       	pop	r28
    1a7e:	1f 91       	pop	r17
    1a80:	0f 91       	pop	r16
    1a82:	08 95       	ret

00001a84 <__ultoa_invert>:
    1a84:	fa 01       	movw	r30, r20
    1a86:	aa 27       	eor	r26, r26
    1a88:	28 30       	cpi	r18, 0x08	; 8
    1a8a:	51 f1       	breq	.+84     	; 0x1ae0 <__ultoa_invert+0x5c>
    1a8c:	20 31       	cpi	r18, 0x10	; 16
    1a8e:	81 f1       	breq	.+96     	; 0x1af0 <__ultoa_invert+0x6c>
    1a90:	e8 94       	clt
    1a92:	6f 93       	push	r22
    1a94:	6e 7f       	andi	r22, 0xFE	; 254
    1a96:	6e 5f       	subi	r22, 0xFE	; 254
    1a98:	7f 4f       	sbci	r23, 0xFF	; 255
    1a9a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a9c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a9e:	af 4f       	sbci	r26, 0xFF	; 255
    1aa0:	b1 e0       	ldi	r27, 0x01	; 1
    1aa2:	3e d0       	rcall	.+124    	; 0x1b20 <__ultoa_invert+0x9c>
    1aa4:	b4 e0       	ldi	r27, 0x04	; 4
    1aa6:	3c d0       	rcall	.+120    	; 0x1b20 <__ultoa_invert+0x9c>
    1aa8:	67 0f       	add	r22, r23
    1aaa:	78 1f       	adc	r23, r24
    1aac:	89 1f       	adc	r24, r25
    1aae:	9a 1f       	adc	r25, r26
    1ab0:	a1 1d       	adc	r26, r1
    1ab2:	68 0f       	add	r22, r24
    1ab4:	79 1f       	adc	r23, r25
    1ab6:	8a 1f       	adc	r24, r26
    1ab8:	91 1d       	adc	r25, r1
    1aba:	a1 1d       	adc	r26, r1
    1abc:	6a 0f       	add	r22, r26
    1abe:	71 1d       	adc	r23, r1
    1ac0:	81 1d       	adc	r24, r1
    1ac2:	91 1d       	adc	r25, r1
    1ac4:	a1 1d       	adc	r26, r1
    1ac6:	20 d0       	rcall	.+64     	; 0x1b08 <__ultoa_invert+0x84>
    1ac8:	09 f4       	brne	.+2      	; 0x1acc <__ultoa_invert+0x48>
    1aca:	68 94       	set
    1acc:	3f 91       	pop	r19
    1ace:	2a e0       	ldi	r18, 0x0A	; 10
    1ad0:	26 9f       	mul	r18, r22
    1ad2:	11 24       	eor	r1, r1
    1ad4:	30 19       	sub	r19, r0
    1ad6:	30 5d       	subi	r19, 0xD0	; 208
    1ad8:	31 93       	st	Z+, r19
    1ada:	de f6       	brtc	.-74     	; 0x1a92 <__ultoa_invert+0xe>
    1adc:	cf 01       	movw	r24, r30
    1ade:	08 95       	ret
    1ae0:	46 2f       	mov	r20, r22
    1ae2:	47 70       	andi	r20, 0x07	; 7
    1ae4:	40 5d       	subi	r20, 0xD0	; 208
    1ae6:	41 93       	st	Z+, r20
    1ae8:	b3 e0       	ldi	r27, 0x03	; 3
    1aea:	0f d0       	rcall	.+30     	; 0x1b0a <__ultoa_invert+0x86>
    1aec:	c9 f7       	brne	.-14     	; 0x1ae0 <__ultoa_invert+0x5c>
    1aee:	f6 cf       	rjmp	.-20     	; 0x1adc <__ultoa_invert+0x58>
    1af0:	46 2f       	mov	r20, r22
    1af2:	4f 70       	andi	r20, 0x0F	; 15
    1af4:	40 5d       	subi	r20, 0xD0	; 208
    1af6:	4a 33       	cpi	r20, 0x3A	; 58
    1af8:	18 f0       	brcs	.+6      	; 0x1b00 <__ultoa_invert+0x7c>
    1afa:	49 5d       	subi	r20, 0xD9	; 217
    1afc:	31 fd       	sbrc	r19, 1
    1afe:	40 52       	subi	r20, 0x20	; 32
    1b00:	41 93       	st	Z+, r20
    1b02:	02 d0       	rcall	.+4      	; 0x1b08 <__ultoa_invert+0x84>
    1b04:	a9 f7       	brne	.-22     	; 0x1af0 <__ultoa_invert+0x6c>
    1b06:	ea cf       	rjmp	.-44     	; 0x1adc <__ultoa_invert+0x58>
    1b08:	b4 e0       	ldi	r27, 0x04	; 4
    1b0a:	a6 95       	lsr	r26
    1b0c:	97 95       	ror	r25
    1b0e:	87 95       	ror	r24
    1b10:	77 95       	ror	r23
    1b12:	67 95       	ror	r22
    1b14:	ba 95       	dec	r27
    1b16:	c9 f7       	brne	.-14     	; 0x1b0a <__ultoa_invert+0x86>
    1b18:	00 97       	sbiw	r24, 0x00	; 0
    1b1a:	61 05       	cpc	r22, r1
    1b1c:	71 05       	cpc	r23, r1
    1b1e:	08 95       	ret
    1b20:	9b 01       	movw	r18, r22
    1b22:	ac 01       	movw	r20, r24
    1b24:	0a 2e       	mov	r0, r26
    1b26:	06 94       	lsr	r0
    1b28:	57 95       	ror	r21
    1b2a:	47 95       	ror	r20
    1b2c:	37 95       	ror	r19
    1b2e:	27 95       	ror	r18
    1b30:	ba 95       	dec	r27
    1b32:	c9 f7       	brne	.-14     	; 0x1b26 <__ultoa_invert+0xa2>
    1b34:	62 0f       	add	r22, r18
    1b36:	73 1f       	adc	r23, r19
    1b38:	84 1f       	adc	r24, r20
    1b3a:	95 1f       	adc	r25, r21
    1b3c:	a0 1d       	adc	r26, r0
    1b3e:	08 95       	ret

00001b40 <_exit>:
    1b40:	f8 94       	cli

00001b42 <__stop_program>:
    1b42:	ff cf       	rjmp	.-2      	; 0x1b42 <__stop_program>
