// Seed: 3842017083
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3, id_4;
  assign id_3 = id_2;
  wire id_5;
  wire id_6;
  always $display;
  supply0 id_7, id_8 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    output wor id_14,
    output supply0 id_15,
    input supply1 id_16,
    output wand id_17,
    output wire id_18,
    output wire id_19,
    output tri1 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input tri id_23,
    input wand id_24,
    input supply0 id_25,
    input wand id_26,
    input wor id_27,
    input wire id_28,
    output wire id_29,
    input tri0 id_30,
    input supply1 id_31,
    output supply0 id_32,
    output supply1 id_33,
    output tri0 id_34,
    input tri0 id_35,
    output tri1 id_36,
    input tri0 id_37,
    output tri id_38,
    output tri id_39,
    input supply1 id_40,
    input supply0 id_41,
    input supply1 id_42,
    output tri id_43,
    output wor id_44
);
  tri1 id_46 = id_25;
  module_0 modCall_1 ();
  assign id_19 = 1;
endmodule
