{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618179504185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618179504186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 19:18:24 2021 " "Processing started: Sun Apr 11 19:18:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618179504186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618179504186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618179504186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618179504563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618179504563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab04-q1 " "Found design unit 1: Lab04-q1" {  } { { "Lab04.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab04 " "Found entity 1: Lab04" {  } { { "Lab04.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618179513098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab04_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab04_tb-q1 " "Found design unit 1: Lab04_tb-q1" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab04_tb " "Found entity 1: Lab04_tb" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618179513100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comparatorlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparatorLib " "Found design unit 1: ComparatorLib" {  } { { "ComparatorLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/ComparatorLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618179513101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitvectorcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitvectorcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitVectorComparator-BitVectorComparator_arch " "Found design unit 1: BitVectorComparator-BitVectorComparator_arch" {  } { { "BitVectorComparator.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/BitVectorComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513103 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitVectorComparator " "Found entity 1: BitVectorComparator" {  } { { "BitVectorComparator.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/BitVectorComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618179513103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618179513103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab04_tb " "Elaborating entity \"Lab04_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618179513133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output Lab04_tb.vhd(11) " "Verilog HDL or VHDL warning at Lab04_tb.vhd(11): object \"output\" assigned a value but never read" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618179513134 "|Lab04_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab04_tb.vhd(15) " "VHDL warning at Lab04_tb.vhd(15): synthesis ignores all but the first waveform" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 15 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618179513134 "|Lab04_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Lab04_tb.vhd(29) " "VHDL warning at Lab04_tb.vhd(29): synthesis ignores all but the first waveform" {  } { { "Lab04_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 29 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1618179513134 "|Lab04_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitVectorComparator BitVectorComparator:Comparator1 " "Elaborating entity \"BitVectorComparator\" for hierarchy \"BitVectorComparator:Comparator1\"" {  } { { "Lab04_tb.vhd" "Comparator1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB04/q1 - lab4/Projeto/Lab04_tb.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618179513147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618179513222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 11 19:18:33 2021 " "Processing ended: Sun Apr 11 19:18:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618179513222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618179513222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618179513222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618179513222 ""}
