// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="arp_send,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvc1760-2-i,HLS_INPUT_CLOCK=3.103000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.160000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1071,HLS_SYN_LUT=1750,HLS_VERSION=2019_1}" *)

module arp_send (
        ap_clk,
        ap_rst,
        myMac_V,
        myIP_V,
        gateway_V,
        netmask_V,
        arptable_addr_V,
        arptable_data_V,
        call_for_responce_Mac_IP_V,
        call_for_responce_valid_V,
        lookup_req_V,
        lookup_result_V,
        arp_status_V,
        arp_out_data_V,
        arp_out_keep_V,
        arp_out_last_V,
        arp_out_valid_V,
        arp_out_ready_V
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input  [47:0] myMac_V;
input  [31:0] myIP_V;
input  [31:0] gateway_V;
input  [31:0] netmask_V;
output  [7:0] arptable_addr_V;
input  [79:0] arptable_data_V;
input  [79:0] call_for_responce_Mac_IP_V;
input  [0:0] call_for_responce_valid_V;
input  [31:0] lookup_req_V;
output  [47:0] lookup_result_V;
output  [1:0] arp_status_V;
output  [511:0] arp_out_data_V;
output  [63:0] arp_out_keep_V;
output  [0:0] arp_out_last_V;
output  [0:0] arp_out_valid_V;
input  [0:0] arp_out_ready_V;

reg   [7:0] arptable_addr_reg_V;
reg   [47:0] lookup_result_reg_V;
reg   [1:0] arp_status_reg_V;
reg   [47:0] arp_out_reg_dst_mac_s;
reg   [47:0] myMacReg_V;
reg   [33:0] arp_out_reg_fixed_he;
reg   [3:0] arp_out_reg_opcode_V;
reg   [47:0] arp_out_reg_src_mac_s;
reg   [31:0] arp_out_reg_src_ip_V;
reg   [31:0] arp_out_reg_dst_ip_V;
reg   [0:0] arp_out_reg_valid_V;
reg   [1:0] send_req_fifo_rdidx_s;
reg   [1:0] send_req_fifo_wridx_s;
reg   [31:0] myIPReg_V;
reg   [31:0] send_req_fifo_V_0;
reg   [31:0] send_req_fifo_V_1;
reg   [31:0] send_req_fifo_V_2;
reg   [31:0] send_req_fifo_V_3;
reg   [1:0] send_resp_fifo_wridx;
reg   [31:0] send_resp_fifo_ip_V_s;
reg   [31:0] send_resp_fifo_ip_V_1;
reg   [31:0] send_resp_fifo_ip_V_2;
reg   [31:0] send_resp_fifo_ip_V_3;
reg   [1:0] send_resp_fifo_rdidx;
reg   [47:0] send_resp_fifo_mac_V_3;
reg   [47:0] send_resp_fifo_mac_V;
reg   [47:0] send_resp_fifo_mac_V_1;
reg   [47:0] send_resp_fifo_mac_V_2;
reg   [0:0] call_for_responce_re;
reg   [79:0] call_for_responce_re_1;
reg   [31:0] arp_timeout_cnt_V;
reg   [31:0] lookup_req_issued0_V;
reg   [31:0] lookup_req_issued1_V;
reg   [0:0] lookup_req_valid_reg_2;
reg   [0:0] lookup_req_valid_reg;
reg   [0:0] lookup_req_valid_reg_1;
reg   [31:0] netmaskReg_V;
reg   [31:0] gatewayReg_V;
reg   [31:0] lookup_req_reg_V;
reg   [31:0] lookup_req_issued_V;
reg   [0:0] ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln883_fu_725_p2;
wire   [0:0] icmp_ln883_1_fu_832_p2;
reg   [0:0] ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
wire   [0:0] or_ln321_fu_970_p2;
reg   [0:0] ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4;
wire   [0:0] call_for_responce_re_2_load_fu_952_p1;
wire   [31:0] select_ln321_fu_977_p3;
reg   [31:0] ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4;
wire   [0:0] or_ln321_1_fu_992_p2;
reg   [0:0] ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4;
wire   [31:0] select_ln321_2_fu_1007_p3;
reg   [31:0] ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4;
wire   [0:0] or_ln321_2_fu_1022_p2;
reg   [0:0] ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4;
wire   [31:0] select_ln321_4_fu_1043_p3;
reg   [31:0] ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4;
wire   [0:0] or_ln321_4_fu_1082_p2;
reg   [0:0] ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4;
wire   [31:0] select_ln321_6_fu_1097_p3;
reg   [31:0] ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4;
wire   [0:0] grp_fu_536_p2;
reg   [0:0] ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8;
wire   [0:0] and_ln142_fu_1164_p2;
wire   [0:0] icmp_ln883_4_fu_1293_p2;
wire   [0:0] ret_V_fu_1323_p2;
wire   [31:0] select_ln321_7_fu_1210_p3;
reg   [31:0] ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8;
wire   [31:0] select_ln321_14_fu_1329_p3;
wire   [0:0] grp_fu_549_p2;
reg   [0:0] ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8;
wire   [31:0] select_ln321_9_fu_1227_p3;
reg   [31:0] ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8;
wire   [31:0] select_ln321_16_fu_1346_p3;
wire   [0:0] grp_fu_562_p2;
reg   [0:0] ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8;
wire   [31:0] select_ln321_11_fu_1244_p3;
reg   [31:0] ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8;
wire   [31:0] select_ln321_18_fu_1363_p3;
wire   [0:0] or_ln321_9_fu_1265_p2;
reg   [0:0] ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8;
wire   [0:0] or_ln321_14_fu_1384_p2;
wire   [31:0] select_ln321_13_fu_1280_p3;
reg   [31:0] ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8;
wire   [31:0] select_ln321_20_fu_1399_p3;
wire   [7:0] select_ln174_fu_1588_p3;
wire   [0:0] icmp_ln883_7_fu_1552_p2;
wire   [0:0] icmp_ln879_1_fu_1412_p2;
wire   [0:0] p_Result_2_fu_1442_p3;
wire   [0:0] icmp_ln883_5_fu_1454_p2;
wire   [47:0] select_ln9_2_fu_900_p3;
wire   [31:0] tmp_1_fu_796_p6;
wire   [31:0] tmp_2_fu_914_p6;
wire   [1:0] add_ln700_fu_816_p2;
wire   [1:0] grp_fu_591_p2;
wire   [1:0] add_ln700_2_fu_1140_p2;
wire   [1:0] t_V_2_load_fu_760_p1;
wire   [1:0] add_ln700_1_fu_934_p2;
wire   [0:0] icmp_ln9_fu_860_p2;
wire   [0:0] or_ln9_fu_886_p2;
wire   [0:0] icmp_ln9_2_fu_872_p2;
wire   [31:0] add_ln700_5_fu_1494_p2;
wire   [0:0] or_ln161_fu_1478_p2;
wire   [0:0] icmp_ln883_6_fu_1488_p2;
wire   [0:0] icmp_ln178_fu_1606_p2;
wire   [31:0] select_ln181_fu_1624_p3;
wire   [0:0] grp_fu_531_p2;
wire   [0:0] grp_fu_544_p2;
wire   [0:0] grp_fu_557_p2;
wire   [47:0] zext_ln215_fu_646_p1;
wire   [15:0] zext_ln215_1_fu_654_p1;
wire   [0:0] icmp_ln9_1_fu_866_p2;
wire   [47:0] select_ln9_fu_878_p3;
wire   [47:0] select_ln9_1_fu_892_p3;
wire   [0:0] icmp_ln321_fu_964_p2;
wire   [31:0] trunc_ln647_fu_960_p1;
wire   [0:0] icmp_ln321_1_fu_986_p2;
wire   [31:0] select_ln321_1_fu_999_p3;
wire   [0:0] icmp_ln321_2_fu_1016_p2;
wire   [0:0] or_ln321_3_fu_1029_p2;
wire   [31:0] select_ln321_3_fu_1035_p3;
wire   [0:0] icmp_ln321_4_fu_1058_p2;
wire   [0:0] icmp_ln321_5_fu_1064_p2;
wire   [0:0] and_ln321_fu_1070_p2;
wire   [0:0] icmp_ln321_3_fu_1052_p2;
wire   [0:0] and_ln321_1_fu_1076_p2;
wire   [31:0] select_ln321_5_fu_1089_p3;
wire   [0:0] icmp_ln883_2_fu_1152_p2;
wire   [0:0] icmp_ln883_3_fu_1158_p2;
wire   [31:0] select_ln321_8_fu_1219_p3;
wire   [0:0] grp_fu_570_p2;
wire   [31:0] select_ln321_10_fu_1236_p3;
wire   [0:0] grp_fu_581_p2;
wire   [0:0] grp_fu_586_p2;
wire   [0:0] and_ln321_2_fu_1253_p2;
wire   [0:0] grp_fu_576_p2;
wire   [0:0] and_ln321_3_fu_1259_p2;
wire   [31:0] select_ln321_12_fu_1272_p3;
wire   [31:0] trunc_ln647_1_fu_1289_p1;
wire   [28:0] trunc_ln647_2_fu_1299_p1;
wire   [0:0] icmp_ln879_fu_1303_p2;
wire   [0:0] tmp_fu_1309_p3;
wire   [0:0] rhs_V_fu_1317_p2;
wire   [31:0] select_ln321_15_fu_1338_p3;
wire   [31:0] select_ln321_17_fu_1355_p3;
wire   [0:0] and_ln321_4_fu_1372_p2;
wire   [0:0] and_ln321_5_fu_1378_p2;
wire   [31:0] select_ln321_19_fu_1391_p3;
wire   [31:0] trunc_ln357_fu_1408_p1;
wire   [7:0] trunc_ln647_3_fu_1450_p1;
wire   [7:0] trunc_ln647_4_fu_1484_p1;
wire   [7:0] trunc_ln647_5_fu_1548_p1;
wire   [31:0] xor_ln879_fu_1562_p2;
wire   [31:0] and_ln879_fu_1568_p2;
wire   [0:0] icmp_ln879_2_fu_1574_p2;
wire   [7:0] trunc_ln647_6_fu_1584_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_condition_201;

// power-on initialization
initial begin
#0 arptable_addr_reg_V = 8'd0;
#0 lookup_result_reg_V = 48'd0;
#0 arp_status_reg_V = 2'd0;
#0 arp_out_reg_dst_mac_s = 48'd0;
#0 myMacReg_V = 48'd0;
#0 arp_out_reg_fixed_he = 34'd0;
#0 arp_out_reg_opcode_V = 4'd0;
#0 arp_out_reg_src_mac_s = 48'd0;
#0 arp_out_reg_src_ip_V = 32'd0;
#0 arp_out_reg_dst_ip_V = 32'd0;
#0 arp_out_reg_valid_V = 1'd0;
#0 send_req_fifo_rdidx_s = 2'd0;
#0 send_req_fifo_wridx_s = 2'd0;
#0 myIPReg_V = 32'd0;
#0 send_req_fifo_V_0 = 32'd0;
#0 send_req_fifo_V_1 = 32'd0;
#0 send_req_fifo_V_2 = 32'd0;
#0 send_req_fifo_V_3 = 32'd0;
#0 send_resp_fifo_wridx = 2'd0;
#0 send_resp_fifo_ip_V_s = 32'd0;
#0 send_resp_fifo_ip_V_1 = 32'd0;
#0 send_resp_fifo_ip_V_2 = 32'd0;
#0 send_resp_fifo_ip_V_3 = 32'd0;
#0 send_resp_fifo_rdidx = 2'd0;
#0 send_resp_fifo_mac_V_3 = 48'd0;
#0 send_resp_fifo_mac_V = 48'd0;
#0 send_resp_fifo_mac_V_1 = 48'd0;
#0 send_resp_fifo_mac_V_2 = 48'd0;
#0 call_for_responce_re = 1'd0;
#0 call_for_responce_re_1 = 80'd0;
#0 arp_timeout_cnt_V = 32'd0;
#0 lookup_req_issued0_V = 32'd0;
#0 lookup_req_issued1_V = 32'd0;
#0 lookup_req_valid_reg_2 = 1'd0;
#0 lookup_req_valid_reg = 1'd0;
#0 lookup_req_valid_reg_1 = 1'd0;
#0 netmaskReg_V = 32'd0;
#0 gatewayReg_V = 32'd0;
#0 lookup_req_reg_V = 32'd0;
#0 lookup_req_issued_V = 32'd0;
#0 ap_CS_fsm = 1'd1;
end

arp_send_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
arp_send_mux_42_32_1_1_U1(
    .din0(send_req_fifo_V_0),
    .din1(send_req_fifo_V_1),
    .din2(send_req_fifo_V_2),
    .din3(send_req_fifo_V_3),
    .din4(send_req_fifo_rdidx_s),
    .dout(tmp_1_fu_796_p6)
);

arp_send_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
arp_send_mux_42_32_1_1_U2(
    .din0(send_resp_fifo_ip_V_s),
    .din1(send_resp_fifo_ip_V_1),
    .din2(send_resp_fifo_ip_V_2),
    .din3(send_resp_fifo_ip_V_3),
    .din4(send_resp_fifo_rdidx),
    .dout(tmp_2_fu_914_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_out_reg_dst_ip_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0))) begin
                arp_out_reg_dst_ip_V <= tmp_2_fu_914_p6;
            end else if ((icmp_ln883_fu_725_p2 == 1'd0)) begin
                arp_out_reg_dst_ip_V <= tmp_1_fu_796_p6;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_out_reg_dst_mac_s <= 48'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0))) begin
                arp_out_reg_dst_mac_s <= select_ln9_2_fu_900_p3;
            end else if ((icmp_ln883_fu_725_p2 == 1'd0)) begin
                arp_out_reg_dst_mac_s <= 48'd281474976710655;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                arp_out_reg_fixed_he[2] <= 1'b0;
        arp_out_reg_fixed_he[9] <= 1'b0;
        arp_out_reg_fixed_he[10] <= 1'b0;
        arp_out_reg_fixed_he[27] <= 1'b0;
        arp_out_reg_fixed_he[32] <= 1'b0;
    end else begin
        if ((((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
                        arp_out_reg_fixed_he[2] <= 1'b1;
            arp_out_reg_fixed_he[9] <= 1'b1;
            arp_out_reg_fixed_he[10] <= 1'b1;
            arp_out_reg_fixed_he[27] <= 1'b1;
            arp_out_reg_fixed_he[32] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                arp_out_reg_opcode_V[0] <= 1'b0;
        arp_out_reg_opcode_V[1] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if (((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0))) begin
                                arp_out_reg_opcode_V[0] <= 1'b0;
                arp_out_reg_opcode_V[1] <= 1'b1;
            end else if ((icmp_ln883_fu_725_p2 == 1'd0)) begin
                                arp_out_reg_opcode_V[0] <= 1'b1;
                arp_out_reg_opcode_V[1] <= 1'b0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_out_reg_src_ip_V <= 32'd0;
    end else begin
        if ((((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
            arp_out_reg_src_ip_V <= myIPReg_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_out_reg_src_mac_s <= 48'd0;
    end else begin
        if ((((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
            arp_out_reg_src_mac_s <= myMacReg_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_out_reg_valid_V <= 1'd0;
    end else begin
        if (((icmp_ln883_1_fu_832_p2 == 1'd1) & (icmp_ln883_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            arp_out_reg_valid_V <= 1'd0;
        end else if ((((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
            arp_out_reg_valid_V <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_status_reg_V <= 2'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if ((icmp_ln879_1_fu_1412_p2 == 1'd1)) begin
                arp_status_reg_V <= 2'd0;
            end else if (((p_Result_2_fu_1442_p3 == 1'd1) & (icmp_ln879_1_fu_1412_p2 == 1'd0))) begin
                arp_status_reg_V <= 2'd2;
            end else if ((1'b1 == ap_condition_201)) begin
                arp_status_reg_V <= 2'd1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arp_timeout_cnt_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if ((or_ln161_fu_1478_p2 == 1'd1)) begin
                arp_timeout_cnt_V <= 32'd0;
            end else if (((icmp_ln883_6_fu_1488_p2 == 1'd0) & (or_ln161_fu_1478_p2 == 1'd0))) begin
                arp_timeout_cnt_V <= add_ln700_5_fu_1494_p2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        arptable_addr_reg_V <= 8'd0;
    end else begin
        if (((icmp_ln883_7_fu_1552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            arptable_addr_reg_V <= select_ln174_fu_1588_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_for_responce_re <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            call_for_responce_re <= call_for_responce_valid_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_for_responce_re_1 <= 80'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            call_for_responce_re_1 <= call_for_responce_Mac_IP_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        gatewayReg_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            gatewayReg_V <= gateway_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_issued0_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lookup_req_issued0_V <= lookup_req_issued_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_issued1_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lookup_req_issued1_V <= lookup_req_issued0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_issued_V <= 32'd0;
    end else begin
        if (((icmp_ln883_7_fu_1552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            lookup_req_issued_V <= select_ln181_fu_1624_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_reg_V <= 32'd0;
    end else begin
        if (((icmp_ln883_7_fu_1552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            lookup_req_reg_V <= lookup_req_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_valid_reg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lookup_req_valid_reg <= lookup_req_valid_reg_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_valid_reg_1 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            if ((icmp_ln883_7_fu_1552_p2 == 1'd1)) begin
                lookup_req_valid_reg_1 <= 1'd0;
            end else if ((icmp_ln883_7_fu_1552_p2 == 1'd0)) begin
                lookup_req_valid_reg_1 <= icmp_ln178_fu_1606_p2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_req_valid_reg_2 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            lookup_req_valid_reg_2 <= lookup_req_valid_reg_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        lookup_result_reg_V <= 48'd0;
    end else begin
        if ((((icmp_ln883_7_fu_1552_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_7_fu_1552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
            lookup_result_reg_V <= {{arptable_data_V[79:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        myIPReg_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            myIPReg_V <= myIP_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        myMacReg_V <= 48'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            myMacReg_V <= myMac_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        netmaskReg_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state1)) begin
            netmaskReg_V <= netmask_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_V_0 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_req_fifo_V_0 <= ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_V_1 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_req_fifo_V_1 <= ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_V_2 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_req_fifo_V_2 <= ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_V_3 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_req_fifo_V_3 <= ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_rdidx_s <= 2'd0;
    end else begin
        if (((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            send_req_fifo_rdidx_s <= add_ln700_fu_816_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_req_fifo_wridx_s <= 2'd0;
    end else begin
        if ((((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
            send_req_fifo_wridx_s <= grp_fu_591_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_ip_V_1 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_ip_V_1 <= ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_ip_V_2 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_ip_V_2 <= ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_ip_V_3 <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_ip_V_3 <= ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_ip_V_s <= 32'd0;
    end else begin
        if (((ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_ip_V_s <= ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_mac_V <= 48'd0;
    end else begin
        if (((call_for_responce_re_2_load_fu_952_p1 == 1'd1) & (t_V_2_load_fu_760_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_mac_V <= {{call_for_responce_re_1[79:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_mac_V_1 <= 48'd0;
    end else begin
        if (((call_for_responce_re_2_load_fu_952_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (t_V_2_load_fu_760_p1 == 2'd1))) begin
            send_resp_fifo_mac_V_1 <= {{call_for_responce_re_1[79:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_mac_V_2 <= 48'd0;
    end else begin
        if (((call_for_responce_re_2_load_fu_952_p1 == 1'd1) & (t_V_2_load_fu_760_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_mac_V_2 <= {{call_for_responce_re_1[79:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_mac_V_3 <= 48'd0;
    end else begin
        if (((call_for_responce_re_2_load_fu_952_p1 == 1'd1) & (t_V_2_load_fu_760_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_mac_V_3 <= {{call_for_responce_re_1[79:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_rdidx <= 2'd0;
    end else begin
        if (((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_rdidx <= add_ln700_1_fu_934_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        send_resp_fifo_wridx <= 2'd0;
    end else begin
        if (((call_for_responce_re_2_load_fu_952_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            send_resp_fifo_wridx <= add_ln700_2_fu_1140_p2;
        end
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 = ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
    end else if ((((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 = grp_fu_536_p2;
    end else begin
        ap_phi_mux_send_req_fifo_V_0_fl_1_phi_fu_400_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_1_fu_832_p2 == 1'd1) & (icmp_ln883_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 = 1'd0;
    end else if (((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 = 1'd1;
    end else begin
        ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 = select_ln321_14_fu_1329_p3;
    end else if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 = send_req_fifo_V_0;
    end else if (((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 = select_ln321_7_fu_1210_p3;
    end else begin
        ap_phi_mux_send_req_fifo_V_0_ne_phi_fu_415_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 = ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
    end else if ((((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 = grp_fu_549_p2;
    end else begin
        ap_phi_mux_send_req_fifo_V_1_fl_phi_fu_428_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 = select_ln321_16_fu_1346_p3;
    end else if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 = send_req_fifo_V_1;
    end else if (((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 = select_ln321_9_fu_1227_p3;
    end else begin
        ap_phi_mux_send_req_fifo_V_1_ne_phi_fu_443_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 = ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
    end else if ((((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 = grp_fu_562_p2;
    end else begin
        ap_phi_mux_send_req_fifo_V_2_fl_phi_fu_456_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 = select_ln321_18_fu_1363_p3;
    end else if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 = send_req_fifo_V_2;
    end else if (((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 = select_ln321_11_fu_1244_p3;
    end else begin
        ap_phi_mux_send_req_fifo_V_2_ne_phi_fu_471_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 = or_ln321_14_fu_1384_p2;
    end else if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 = ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6;
    end else if (((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 = or_ln321_9_fu_1265_p2;
    end else begin
        ap_phi_mux_send_req_fifo_V_3_fl_phi_fu_484_p8 = 'bx;
    end
end

always @ (*) begin
    if (((ret_V_fu_1323_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 = select_ln321_20_fu_1399_p3;
    end else if ((((1'd1 == and_ln142_fu_1164_p2) & (ret_V_fu_1323_p2 == 1'd0) & (icmp_ln883_4_fu_1293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_4_fu_1293_p2 == 1'd1) & (1'd1 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 = send_req_fifo_V_3;
    end else if (((1'd0 == and_ln142_fu_1164_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 = select_ln321_13_fu_1280_p3;
    end else begin
        ap_phi_mux_send_req_fifo_V_3_ne_phi_fu_499_p8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 = ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 = or_ln321_2_fu_1022_p2;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_10_phi_fu_362_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 = send_resp_fifo_ip_V_2;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 = select_ln321_4_fu_1043_p3;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_11_phi_fu_372_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 = ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 = or_ln321_4_fu_1082_p2;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_12_phi_fu_381_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 = send_resp_fifo_ip_V_3;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 = select_ln321_6_fu_1097_p3;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_13_phi_fu_391_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln883_fu_725_p2 == 1'd1) & (icmp_ln883_1_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 = 1'd1;
    end else if ((((icmp_ln883_1_fu_832_p2 == 1'd1) & (icmp_ln883_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln883_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 = 1'd0;
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 = ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 = or_ln321_fu_970_p2;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_6_phi_fu_324_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 = send_resp_fifo_ip_V_s;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 = select_ln321_fu_977_p3;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_7_phi_fu_334_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 = ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 = or_ln321_1_fu_992_p2;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_8_phi_fu_343_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((call_for_responce_re_2_load_fu_952_p1 == 1'd0)) begin
            ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 = send_resp_fifo_ip_V_1;
        end else if ((call_for_responce_re_2_load_fu_952_p1 == 1'd1)) begin
            ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 = select_ln321_2_fu_1007_p3;
        end else begin
            ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_send_resp_fifo_ip_V_9_phi_fu_353_p4 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_934_p2 = (send_resp_fifo_rdidx + 2'd1);

assign add_ln700_2_fu_1140_p2 = (send_resp_fifo_wridx + 2'd1);

assign add_ln700_5_fu_1494_p2 = (arp_timeout_cnt_V + 32'd1);

assign add_ln700_fu_816_p2 = (send_req_fifo_rdidx_s + 2'd1);

assign and_ln142_fu_1164_p2 = (icmp_ln883_3_fu_1158_p2 & icmp_ln883_2_fu_1152_p2);

assign and_ln321_1_fu_1076_p2 = (icmp_ln321_3_fu_1052_p2 & and_ln321_fu_1070_p2);

assign and_ln321_2_fu_1253_p2 = (grp_fu_586_p2 & grp_fu_581_p2);

assign and_ln321_3_fu_1259_p2 = (grp_fu_576_p2 & and_ln321_2_fu_1253_p2);

assign and_ln321_4_fu_1372_p2 = (grp_fu_586_p2 & grp_fu_581_p2);

assign and_ln321_5_fu_1378_p2 = (grp_fu_576_p2 & and_ln321_4_fu_1372_p2);

assign and_ln321_fu_1070_p2 = (icmp_ln321_5_fu_1064_p2 & icmp_ln321_4_fu_1058_p2);

assign and_ln879_fu_1568_p2 = (xor_ln879_fu_1562_p2 & netmaskReg_V);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_condition_201 = ((icmp_ln883_5_fu_1454_p2 == 1'd0) & (p_Result_2_fu_1442_p3 == 1'd0) & (icmp_ln879_1_fu_1412_p2 == 1'd0));
end

assign arp_out_data_V = {{{{{{{{{{arp_out_reg_dst_mac_s}, {myMacReg_V}}, {16'd2054}}, {zext_ln215_fu_646_p1}}, {zext_ln215_1_fu_654_p1}}, {arp_out_reg_src_mac_s}}, {arp_out_reg_src_ip_V}}, {arp_out_reg_dst_mac_s}}, {arp_out_reg_dst_ip_V}}, {176'd0}};

assign arp_out_keep_V = ((arp_out_reg_valid_V[0:0] === 1'b1) ? 64'd18446744073709551600 : 64'd0);

assign arp_out_last_V = arp_out_reg_valid_V;

assign arp_out_valid_V = arp_out_reg_valid_V;

assign arp_status_V = arp_status_reg_V;

assign arptable_addr_V = arptable_addr_reg_V;

assign call_for_responce_re_2_load_fu_952_p1 = call_for_responce_re;

assign grp_fu_531_p2 = ((send_req_fifo_wridx_s == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_536_p2 = (grp_fu_531_p2 | ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);

assign grp_fu_544_p2 = ((send_req_fifo_wridx_s == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_549_p2 = (grp_fu_544_p2 | ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);

assign grp_fu_557_p2 = ((send_req_fifo_wridx_s == 2'd2) ? 1'b1 : 1'b0);

assign grp_fu_562_p2 = (grp_fu_557_p2 | ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6);

assign grp_fu_570_p2 = (grp_fu_544_p2 | grp_fu_531_p2);

assign grp_fu_576_p2 = ((send_req_fifo_wridx_s != 2'd2) ? 1'b1 : 1'b0);

assign grp_fu_581_p2 = ((send_req_fifo_wridx_s != 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_586_p2 = ((send_req_fifo_wridx_s != 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_591_p2 = (send_req_fifo_wridx_s + 2'd1);

assign icmp_ln178_fu_1606_p2 = ((lookup_req_reg_V != lookup_req_V) ? 1'b1 : 1'b0);

assign icmp_ln321_1_fu_986_p2 = ((send_resp_fifo_wridx == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_1016_p2 = ((send_resp_fifo_wridx == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_1052_p2 = ((send_resp_fifo_wridx != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_4_fu_1058_p2 = ((send_resp_fifo_wridx != 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_5_fu_1064_p2 = ((send_resp_fifo_wridx != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_964_p2 = ((send_resp_fifo_wridx == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1412_p2 = ((lookup_req_issued1_V == trunc_ln357_fu_1408_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1574_p2 = ((and_ln879_fu_1568_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1303_p2 = ((trunc_ln647_2_fu_1299_p1 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_832_p2 = ((send_resp_fifo_rdidx == send_resp_fifo_wridx) ? 1'b1 : 1'b0);

assign icmp_ln883_2_fu_1152_p2 = ((myMacReg_V == myMac_V) ? 1'b1 : 1'b0);

assign icmp_ln883_3_fu_1158_p2 = ((myIPReg_V == myIP_V) ? 1'b1 : 1'b0);

assign icmp_ln883_4_fu_1293_p2 = ((trunc_ln647_1_fu_1289_p1 == lookup_req_issued1_V) ? 1'b1 : 1'b0);

assign icmp_ln883_5_fu_1454_p2 = ((trunc_ln647_3_fu_1450_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_6_fu_1488_p2 = ((trunc_ln647_4_fu_1484_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_7_fu_1552_p2 = ((trunc_ln647_5_fu_1548_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_725_p2 = ((send_req_fifo_rdidx_s == send_req_fifo_wridx_s) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_866_p2 = ((send_resp_fifo_rdidx == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln9_2_fu_872_p2 = ((send_resp_fifo_rdidx == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_860_p2 = ((send_resp_fifo_rdidx == 2'd0) ? 1'b1 : 1'b0);

assign lookup_result_V = lookup_result_reg_V;

assign or_ln161_fu_1478_p2 = (lookup_req_valid_reg | icmp_ln879_1_fu_1412_p2);

assign or_ln321_14_fu_1384_p2 = (ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 | and_ln321_5_fu_1378_p2);

assign or_ln321_1_fu_992_p2 = (icmp_ln321_1_fu_986_p2 | ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);

assign or_ln321_2_fu_1022_p2 = (icmp_ln321_2_fu_1016_p2 | ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);

assign or_ln321_3_fu_1029_p2 = (icmp_ln321_fu_964_p2 | icmp_ln321_1_fu_986_p2);

assign or_ln321_4_fu_1082_p2 = (ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6 | and_ln321_1_fu_1076_p2);

assign or_ln321_9_fu_1265_p2 = (ap_phi_mux_send_req_fifo_V_0_fl_phi_fu_296_p6 | and_ln321_3_fu_1259_p2);

assign or_ln321_fu_970_p2 = (icmp_ln321_fu_964_p2 | ap_phi_mux_send_resp_fifo_ip_V_5_phi_fu_310_p6);

assign or_ln9_fu_886_p2 = (icmp_ln9_2_fu_872_p2 | icmp_ln9_1_fu_866_p2);

assign p_Result_2_fu_1442_p3 = arp_timeout_cnt_V[32'd31];

assign ret_V_fu_1323_p2 = (rhs_V_fu_1317_p2 | lookup_req_valid_reg);

assign rhs_V_fu_1317_p2 = (tmp_fu_1309_p3 & icmp_ln879_fu_1303_p2);

assign select_ln174_fu_1588_p3 = ((icmp_ln879_2_fu_1574_p2[0:0] === 1'b1) ? trunc_ln647_5_fu_1548_p1 : trunc_ln647_6_fu_1584_p1);

assign select_ln181_fu_1624_p3 = ((icmp_ln879_2_fu_1574_p2[0:0] === 1'b1) ? lookup_req_V : gatewayReg_V);

assign select_ln321_10_fu_1236_p3 = ((grp_fu_557_p2[0:0] === 1'b1) ? myIP_V : send_req_fifo_V_2);

assign select_ln321_11_fu_1244_p3 = ((grp_fu_570_p2[0:0] === 1'b1) ? send_req_fifo_V_2 : select_ln321_10_fu_1236_p3);

assign select_ln321_12_fu_1272_p3 = ((grp_fu_557_p2[0:0] === 1'b1) ? send_req_fifo_V_3 : myIP_V);

assign select_ln321_13_fu_1280_p3 = ((grp_fu_570_p2[0:0] === 1'b1) ? send_req_fifo_V_3 : select_ln321_12_fu_1272_p3);

assign select_ln321_14_fu_1329_p3 = ((grp_fu_531_p2[0:0] === 1'b1) ? lookup_req_issued_V : send_req_fifo_V_0);

assign select_ln321_15_fu_1338_p3 = ((grp_fu_544_p2[0:0] === 1'b1) ? lookup_req_issued_V : send_req_fifo_V_1);

assign select_ln321_16_fu_1346_p3 = ((grp_fu_531_p2[0:0] === 1'b1) ? send_req_fifo_V_1 : select_ln321_15_fu_1338_p3);

assign select_ln321_17_fu_1355_p3 = ((grp_fu_557_p2[0:0] === 1'b1) ? lookup_req_issued_V : send_req_fifo_V_2);

assign select_ln321_18_fu_1363_p3 = ((grp_fu_570_p2[0:0] === 1'b1) ? send_req_fifo_V_2 : select_ln321_17_fu_1355_p3);

assign select_ln321_19_fu_1391_p3 = ((grp_fu_557_p2[0:0] === 1'b1) ? send_req_fifo_V_3 : lookup_req_issued_V);

assign select_ln321_1_fu_999_p3 = ((icmp_ln321_1_fu_986_p2[0:0] === 1'b1) ? trunc_ln647_fu_960_p1 : send_resp_fifo_ip_V_1);

assign select_ln321_20_fu_1399_p3 = ((grp_fu_570_p2[0:0] === 1'b1) ? send_req_fifo_V_3 : select_ln321_19_fu_1391_p3);

assign select_ln321_2_fu_1007_p3 = ((icmp_ln321_fu_964_p2[0:0] === 1'b1) ? send_resp_fifo_ip_V_1 : select_ln321_1_fu_999_p3);

assign select_ln321_3_fu_1035_p3 = ((icmp_ln321_2_fu_1016_p2[0:0] === 1'b1) ? trunc_ln647_fu_960_p1 : send_resp_fifo_ip_V_2);

assign select_ln321_4_fu_1043_p3 = ((or_ln321_3_fu_1029_p2[0:0] === 1'b1) ? send_resp_fifo_ip_V_2 : select_ln321_3_fu_1035_p3);

assign select_ln321_5_fu_1089_p3 = ((icmp_ln321_2_fu_1016_p2[0:0] === 1'b1) ? send_resp_fifo_ip_V_3 : trunc_ln647_fu_960_p1);

assign select_ln321_6_fu_1097_p3 = ((or_ln321_3_fu_1029_p2[0:0] === 1'b1) ? send_resp_fifo_ip_V_3 : select_ln321_5_fu_1089_p3);

assign select_ln321_7_fu_1210_p3 = ((grp_fu_531_p2[0:0] === 1'b1) ? myIP_V : send_req_fifo_V_0);

assign select_ln321_8_fu_1219_p3 = ((grp_fu_544_p2[0:0] === 1'b1) ? myIP_V : send_req_fifo_V_1);

assign select_ln321_9_fu_1227_p3 = ((grp_fu_531_p2[0:0] === 1'b1) ? send_req_fifo_V_1 : select_ln321_8_fu_1219_p3);

assign select_ln321_fu_977_p3 = ((icmp_ln321_fu_964_p2[0:0] === 1'b1) ? trunc_ln647_fu_960_p1 : send_resp_fifo_ip_V_s);

assign select_ln9_1_fu_892_p3 = ((icmp_ln9_fu_860_p2[0:0] === 1'b1) ? send_resp_fifo_mac_V : send_resp_fifo_mac_V_3);

assign select_ln9_2_fu_900_p3 = ((or_ln9_fu_886_p2[0:0] === 1'b1) ? select_ln9_fu_878_p3 : select_ln9_1_fu_892_p3);

assign select_ln9_fu_878_p3 = ((icmp_ln9_2_fu_872_p2[0:0] === 1'b1) ? send_resp_fifo_mac_V_2 : send_resp_fifo_mac_V_1);

assign t_V_2_load_fu_760_p1 = send_resp_fifo_wridx;

assign tmp_fu_1309_p3 = arp_timeout_cnt_V[32'd29];

assign trunc_ln357_fu_1408_p1 = arptable_data_V[31:0];

assign trunc_ln647_1_fu_1289_p1 = arptable_data_V[31:0];

assign trunc_ln647_2_fu_1299_p1 = arp_timeout_cnt_V[28:0];

assign trunc_ln647_3_fu_1450_p1 = lookup_req_V[7:0];

assign trunc_ln647_4_fu_1484_p1 = lookup_req_V[7:0];

assign trunc_ln647_5_fu_1548_p1 = lookup_req_V[7:0];

assign trunc_ln647_6_fu_1584_p1 = gatewayReg_V[7:0];

assign trunc_ln647_fu_960_p1 = call_for_responce_re_1[31:0];

assign xor_ln879_fu_1562_p2 = (myIPReg_V ^ lookup_req_V);

assign zext_ln215_1_fu_654_p1 = arp_out_reg_opcode_V;

assign zext_ln215_fu_646_p1 = arp_out_reg_fixed_he;

always @ (posedge ap_clk) begin
    arp_out_reg_fixed_he[1:0] <= 2'b00;
    arp_out_reg_fixed_he[8:3] <= 6'b000000;
    arp_out_reg_fixed_he[26:11] <= 16'b0000000000000000;
    arp_out_reg_fixed_he[31:28] <= 4'b0000;
    arp_out_reg_fixed_he[33] <= 1'b0;
    arp_out_reg_opcode_V[3:2] <= 2'b00;
end

endmodule //arp_send
