Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Fri Jan 15 13:56:30 2016
| Host             : graham-Latitude-E5500 running 64-bit unknown
| Command          : report_power -file PS_PL_wrapper_power_routed.rpt -pb PS_PL_wrapper_power_summary_routed.pb
| Design           : PS_PL_wrapper
| Device           : xc7z010clg225-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.897 |
| Dynamic (W)              | 0.784 |
| Device Static (W)        | 0.112 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 74.7  |
| Junction Temperature (C) | 35.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |     6879 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1771 |     17600 |           10.06 |
|   LUT as Distributed RAM |    <0.001 |      240 |      6000 |            4.00 |
|   CARRY4                 |    <0.001 |      297 |      4400 |            6.75 |
|   Register               |    <0.001 |     2668 |     35200 |            7.57 |
|   F7/F8 Muxes            |    <0.001 |      163 |     17600 |            0.92 |
|   LUT as Shift Register  |    <0.001 |       78 |      6000 |            1.30 |
|   Others                 |     0.000 |     1095 |       --- |             --- |
| Signals                  |     0.005 |     4120 |       --- |             --- |
| Block RAM                |     0.007 |     12.5 |        60 |           20.83 |
| MMCM                     |     0.124 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |        3 |        80 |            3.75 |
| I/O                      |     0.003 |       44 |        54 |           81.48 |
| PS7                      |     0.635 |        1 |       --- |             --- |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.897 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.022 |      0.005 |
| Vccaux    |       1.800 |     0.080 |       0.069 |      0.011 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.630 |       0.608 |      0.022 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+----------------------------------------------------------+-----------------+
| Clock                      | Domain                                                   | Constraint (ns) |
+----------------------------+----------------------------------------------------------+-----------------+
| clk_fpga_0                 | PS_PL_i/processing_system7_0/inst/FCLK_CLK0              |            20.0 |
| clk_fpga_0                 | PS_PL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_PS_PL_clk_wiz_0_0 | PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0        |            30.3 |
| clkfbout_PS_PL_clk_wiz_0_0 | PS_PL_i/clk_wiz_0/inst/clkfbout_PS_PL_clk_wiz_0_0        |            20.0 |
+----------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| PS_PL_wrapper                                                     |     0.784 |
|   PS_PL_i                                                         |     0.781 |
|     JTAG_Monitor_0                                                |    <0.001 |
|       U0                                                          |    <0.001 |
|     clk_wiz_0                                                     |     0.124 |
|       inst                                                        |     0.124 |
|     n3_te0722_0                                                   |     0.022 |
|       U0                                                          |     0.022 |
|         n3_te0722_struct                                          |     0.022 |
|           adcread                                                 |    <0.001 |
|             subsystem1                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay3                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay4                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay5                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               register1                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register2                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register3                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               sckgenerator                                        |    <0.001 |
|                 counter                                           |    <0.001 |
|                   comp0.core_instance0                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_synth                                     |    <0.001 |
|                         i_baseblox.i_baseblox_counter             |    <0.001 |
|                           the_addsub                              |    <0.001 |
|                             no_pipelining.the_addsub              |    <0.001 |
|                               i_lut6.i_lut6_addsub                |    <0.001 |
|                                 i_q.i_simple.qreg                 |    <0.001 |
|                 counter1                                          |    <0.001 |
|                 delay2                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 monostable1_x0                                    |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 monostable2                                       |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 register3                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|                 relational                                        |    <0.001 |
|           adctrigger                                              |    <0.001 |
|             accumulator1                                          |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             relational                                            |    <0.001 |
|           adcvalue1                                               |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           archiveram                                              |     0.002 |
|             comp0.core_instance0                                  |     0.002 |
|               U0                                                  |     0.002 |
|                 inst_blk_mem_gen                                  |     0.002 |
|                   gnativebmg.native_blk_mem_gen                   |     0.002 |
|                     valid.cstr                                    |     0.002 |
|                       ramloop[0].ram.r                            |    <0.001 |
|                         prim_init.ram                             |    <0.001 |
|                       ramloop[1].ram.r                            |    <0.001 |
|                         prim_init.ram                             |    <0.001 |
|           btinterface                                             |     0.003 |
|             black_box2                                            |    <0.001 |
|               data_present_lut                                    |    <0.001 |
|               div01_lut                                           |    <0.001 |
|               div23_lut                                           |    <0.001 |
|               full_lut                                            |    <0.001 |
|               next_lut                                            |    <0.001 |
|               pointer01_lut                                       |    <0.001 |
|               serial_lut                                          |    <0.001 |
|             buffer_x0                                             |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             dual_port_ram                                         |    <0.001 |
|               comp1.core_instance1                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|                         ramloop[1].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             dual_port_ram1                                        |    <0.001 |
|               comp2.core_instance2                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mux                                                   |    <0.001 |
|             outputregister                                        |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               subsystem                                           |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem1                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem12_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem2                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem3                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem4                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem7                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|             picoblaze6                                            |     0.001 |
|               address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|               alu_decode0_lut                                     |    <0.001 |
|               alu_decode1_lut                                     |    <0.001 |
|               alu_decode2_lut                                     |    <0.001 |
|               carry_flag_lut                                      |    <0.001 |
|               data_path_loop[0].arith_logical_lut                 |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[1].arith_logical_lut                 |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].arith_logical_lut                 |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[3].arith_logical_lut                 |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].arith_logical_lut                 |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[5].arith_logical_lut                 |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].arith_logical_lut                 |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[7].arith_logical_lut                 |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                 |    <0.001 |
|               int_enable_type_lut                                 |    <0.001 |
|               lower_reg_banks                                     |    <0.001 |
|               move_type_lut                                       |    <0.001 |
|               pc_mode1_lut                                        |    <0.001 |
|               push_pop_lut                                        |    <0.001 |
|               read_strobe_lut                                     |    <0.001 |
|               register_enable_lut                                 |    <0.001 |
|               register_enable_type_lut                            |    <0.001 |
|               reset_lut                                           |    <0.001 |
|               stack_ram_high                                      |    <0.001 |
|               stack_ram_low                                       |    <0.001 |
|               t_state_lut                                         |    <0.001 |
|               upper_reg_banks                                     |    <0.001 |
|               use_zero_flag_lut                                   |    <0.001 |
|             subsystem1                                            |    <0.001 |
|               logical1                                            |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|             uart_rx                                               |    <0.001 |
|               data01_lut                                          |    <0.001 |
|               data23_lut                                          |    <0.001 |
|               data45_lut                                          |    <0.001 |
|               data67_lut                                          |    <0.001 |
|               data_present_lut                                    |    <0.001 |
|               div01_lut                                           |    <0.001 |
|               div23_lut                                           |    <0.001 |
|               full_lut                                            |    <0.001 |
|               pointer01_lut                                       |    <0.001 |
|               sample_input_lut                                    |    <0.001 |
|               sample_lut                                          |    <0.001 |
|               stop_bit_lut                                        |    <0.001 |
|           constantdetect                                          |    <0.001 |
|             counter                                               |    <0.001 |
|               comp5.core_instance5                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_synth                                         |    <0.001 |
|                     i_baseblox.i_baseblox_counter                 |    <0.001 |
|                       the_addsub                                  |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|             counter1                                              |    <0.001 |
|               comp4.core_instance4                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_synth                                         |    <0.001 |
|                     i_baseblox.i_baseblox_counter                 |    <0.001 |
|                       the_addsub                                  |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|             delay                                                 |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             register_x0                                           |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             relational                                            |    <0.001 |
|             relational1                                           |    <0.001 |
|           counter                                                 |    <0.001 |
|             comp0.core_instance0                                  |    <0.001 |
|               U0                                                  |    <0.001 |
|                 i_synth                                           |    <0.001 |
|                   i_baseblox.i_baseblox_counter                   |    <0.001 |
|                     the_addsub                                    |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|           counter1                                                |    <0.001 |
|             comp1.core_instance1                                  |    <0.001 |
|               U0                                                  |    <0.001 |
|                 i_synth                                           |    <0.001 |
|                   i_baseblox.i_baseblox_counter                   |    <0.001 |
|                     the_addsub                                    |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|           counter2                                                |    <0.001 |
|             comp2.core_instance2                                  |    <0.001 |
|               U0                                                  |    <0.001 |
|                 i_synth                                           |    <0.001 |
|                   i_baseblox.i_baseblox_counter                   |    <0.001 |
|                     the_addsub                                    |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|           counter3                                                |    <0.001 |
|             comp3.core_instance3                                  |    <0.001 |
|               U0                                                  |    <0.001 |
|                 i_synth                                           |    <0.001 |
|                   i_baseblox.i_baseblox_counter                   |    <0.001 |
|                     the_addsub                                    |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|           counter4                                                |    <0.001 |
|             comp4.core_instance4                                  |    <0.001 |
|               U0                                                  |    <0.001 |
|                 i_synth                                           |    <0.001 |
|                   i_baseblox.i_baseblox_counter                   |    <0.001 |
|                     the_addsub                                    |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|           couta1                                                  |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           dac_xapp154                                             |    <0.001 |
|             delta_adder                                           |    <0.001 |
|             r1                                                    |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register1                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             sigma_adder                                           |    <0.001 |
|           delay1                                                  |    <0.001 |
|             srl_delay.synth_reg_srl_inst                          |    <0.001 |
|               partial_one.last_srl17e                             |    <0.001 |
|           demodulationssb1                                        |     0.005 |
|             accumulator                                           |    <0.001 |
|             addsub                                                |    <0.001 |
|               comp1.core_instance1                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             agcandfilter1                                         |     0.001 |
|               filter1                                             |     0.001 |
|                 accumulator                                       |    <0.001 |
|                 addsub                                            |    <0.001 |
|                   comp1.core_instance1                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       xst_addsub                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub              |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                 counter                                           |    <0.001 |
|                   comp2.core_instance2                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_synth                                     |    <0.001 |
|                         i_baseblox.i_baseblox_counter             |    <0.001 |
|                           the_addsub                              |    <0.001 |
|                             no_pipelining.the_addsub              |    <0.001 |
|                               i_lut6.i_lut6_addsub                |    <0.001 |
|                                 i_q.i_simple.qreg                 |    <0.001 |
|                 counter1                                          |    <0.001 |
|                   comp2.core_instance2                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_synth                                     |    <0.001 |
|                         i_baseblox.i_baseblox_counter             |    <0.001 |
|                           the_addsub                              |    <0.001 |
|                             no_pipelining.the_addsub              |    <0.001 |
|                               i_lut6.i_lut6_addsub                |    <0.001 |
|                                 i_q.i_simple.qreg                 |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 delay2                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 delay3                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 dual_port_ram                                     |    <0.001 |
|                   comp5.core_instance5                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       inst_blk_mem_gen                            |    <0.001 |
|                         gnativebmg.native_blk_mem_gen             |    <0.001 |
|                           valid.cstr                              |    <0.001 |
|                             ramloop[0].ram.r                      |    <0.001 |
|                               prim_init.ram                       |    <0.001 |
|                 latch                                             |    <0.001 |
|                   register2                                       |    <0.001 |
|                     synth_reg_inst                                |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp           |    <0.001 |
|                 monostable                                        |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 monostable1_x0                                    |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 mult                                              |    <0.001 |
|                   comp0.core_instance0                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_mult                                      |    <0.001 |
|                         gDSP.gDSP_only.iDSP                       |    <0.001 |
|                 mux                                               |    <0.001 |
|                 register_x0                                       |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               logical                                             |    <0.001 |
|               m3                                                  |    <0.001 |
|             cmult                                                 |    <0.001 |
|               comp0.core_instance0                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_mult                                          |    <0.001 |
|                     gCCM.iCCM                                     |    <0.001 |
|                       use_ccm_core.ccm_core                       |    <0.001 |
|                         b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1 |    <0.001 |
|                         b0g2.b1g4.exg1.exg[0].sa2                 |    <0.001 |
|             ctrlbitsequenceaddress                                |    <0.001 |
|               counter2                                            |    <0.001 |
|                 comp7.core_instance7                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               register3                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               relational                                          |    <0.001 |
|             ctrlsequencer                                         |    <0.001 |
|               ctrlbitsequence                                     |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     synth_options.dist_mem_inst                   |    <0.001 |
|                       gen_rom.rom_inst                            |    <0.001 |
|             delay                                                 |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             filterstreamintegration                               |     0.001 |
|               accumulator1                                        |    <0.001 |
|               accumulator2                                        |    <0.001 |
|               accumulator3                                        |    <0.001 |
|               accumulator4                                        |    <0.001 |
|               accumulator5                                        |    <0.001 |
|               accumulator6                                        |    <0.001 |
|               accumulator7                                        |    <0.001 |
|               accumulator8                                        |    <0.001 |
|               addsub                                              |    <0.001 |
|                 comp2.core_instance2                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               addsub1                                             |    <0.001 |
|                 comp2.core_instance2                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay2                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay3                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay4                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               mux                                                 |    <0.001 |
|               register6                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               trigdistrib                                         |    <0.001 |
|                 x3lineto8way                                      |    <0.001 |
|                   rom                                             |    <0.001 |
|                     comp1.core_instance1                          |    <0.001 |
|                       U0                                          |    <0.001 |
|                         synth_options.dist_mem_inst               |    <0.001 |
|                           gen_rom.rom_inst                        |    <0.001 |
|               trigdistrib1                                        |    <0.001 |
|                 x3lineto8way                                      |    <0.001 |
|                   rom                                             |    <0.001 |
|                     comp1.core_instance1                          |    <0.001 |
|                       U0                                          |    <0.001 |
|                         synth_options.dist_mem_inst               |    <0.001 |
|                           gen_rom.rom_inst                        |    <0.001 |
|             lut                                                   |    <0.001 |
|               comp0.core_instance0                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             m1                                                    |    <0.001 |
|             m2                                                    |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mult                                                  |    <0.001 |
|               comp1.core_instance1                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_mult                                          |    <0.001 |
|                     gDSP.gDSP_only.iDSP                           |    <0.001 |
|             register1                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register2                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register3                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register4                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register_x0                                           |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             streamcontrol1                                        |    <0.001 |
|               addsub                                              |    <0.001 |
|                 comp3.core_instance3                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               counter                                             |    <0.001 |
|                 comp8.core_instance8                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               counter1                                            |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               counter2                                            |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               monostable                                          |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|               relational1                                         |    <0.001 |
|           dsprocessor1                                            |     0.004 |
|             buffer_x0                                             |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             delay                                                 |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 complete_ones.srl17e_array[0].delay_comp          |    <0.001 |
|             dual_port_ram                                         |    <0.001 |
|               comp3.core_instance3                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|                         ramloop[1].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             dual_port_ram1                                        |    <0.001 |
|               comp4.core_instance4                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             inputselect                                           |    <0.001 |
|               mux                                                 |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable2                                           |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mult                                                  |    <0.001 |
|               comp0.core_instance0                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_mult                                          |    <0.001 |
|                     gDSP.gDSP_only.iDSP                           |    <0.001 |
|             outputregister                                        |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               levelmonitor                                        |    <0.001 |
|                 addsub                                            |    <0.001 |
|                   comp0.core_instance0                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       xst_addsub                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub              |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|                 counter                                           |    <0.001 |
|                   comp6.core_instance6                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_synth                                     |    <0.001 |
|                         i_baseblox.i_baseblox_counter             |    <0.001 |
|                           the_addsub                              |    <0.001 |
|                             no_pipelining.the_addsub              |    <0.001 |
|                               i_lut6.i_lut6_addsub                |    <0.001 |
|                                 i_q.i_simple.qreg                 |    <0.001 |
|                 delay                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 monostable                                        |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 monostable2                                       |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|                 register_x0                                       |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               levelmonitor1                                       |    <0.001 |
|                 addsub                                            |    <0.001 |
|                   comp0.core_instance0                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       xst_addsub                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub              |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|                 counter                                           |    <0.001 |
|                   comp6.core_instance6                            |    <0.001 |
|                     U0                                            |    <0.001 |
|                       i_synth                                     |    <0.001 |
|                         i_baseblox.i_baseblox_counter             |    <0.001 |
|                           the_addsub                              |    <0.001 |
|                             no_pipelining.the_addsub              |    <0.001 |
|                               i_lut6.i_lut6_addsub                |    <0.001 |
|                                 i_q.i_simple.qreg                 |    <0.001 |
|                 delay                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|                 monostable                                        |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 monostable2                                       |    <0.001 |
|                   delay1                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                  |    <0.001 |
|                       partial_one.last_srl17e                     |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|                 register_x0                                       |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               register1                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               subsystem                                           |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem1                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem10_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem11_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem12_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem13                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem15                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem16                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem17                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem18_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem2                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem23                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem24                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem25                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem26                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem3                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem4                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem5_x0                                       |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem6                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem7                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem8                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem9_x0                                       |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|             picoblaze6                                            |     0.001 |
|               address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|               alu_decode0_lut                                     |    <0.001 |
|               alu_decode1_lut                                     |    <0.001 |
|               alu_decode2_lut                                     |    <0.001 |
|               carry_flag_lut                                      |    <0.001 |
|               data_path_loop[0].arith_logical_lut                 |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[1].arith_logical_lut                 |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].arith_logical_lut                 |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[3].arith_logical_lut                 |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].arith_logical_lut                 |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[5].arith_logical_lut                 |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].arith_logical_lut                 |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[7].arith_logical_lut                 |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                 |    <0.001 |
|               int_enable_type_lut                                 |    <0.001 |
|               lower_reg_banks                                     |    <0.001 |
|               move_type_lut                                       |    <0.001 |
|               pc_mode1_lut                                        |    <0.001 |
|               push_pop_lut                                        |    <0.001 |
|               register_enable_lut                                 |    <0.001 |
|               register_enable_type_lut                            |    <0.001 |
|               reset_lut                                           |    <0.001 |
|               stack_ram_high                                      |    <0.001 |
|               stack_ram_low                                       |    <0.001 |
|               t_state_lut                                         |    <0.001 |
|               upper_reg_banks                                     |    <0.001 |
|               use_zero_flag_lut                                   |    <0.001 |
|           keypadinterface                                         |     0.003 |
|             addsub                                                |    <0.001 |
|               comp4.core_instance4                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             buffer_x0                                             |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             dual_port_ram                                         |    <0.001 |
|               comp6.core_instance6                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|                         ramloop[1].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             dual_port_ram1                                        |    <0.001 |
|               comp7.core_instance7                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             logical                                               |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable2                                           |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mux                                                   |    <0.001 |
|             outputregister                                        |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               subsystem1                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem10_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem11_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem12_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem13                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem14_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem2                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem3                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem4                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem5_x0                                       |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem6                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem7                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem8                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem9_x0                                       |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|             picoblaze6                                            |    <0.001 |
|               address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|               alu_decode0_lut                                     |     0.000 |
|               alu_decode1_lut                                     |     0.000 |
|               alu_decode2_lut                                     |     0.000 |
|               carry_flag_lut                                      |    <0.001 |
|               data_path_loop[0].arith_logical_lut                 |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[1].arith_logical_lut                 |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].arith_logical_lut                 |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[3].arith_logical_lut                 |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].arith_logical_lut                 |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[5].arith_logical_lut                 |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].arith_logical_lut                 |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[7].arith_logical_lut                 |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                 |    <0.001 |
|               int_enable_type_lut                                 |     0.000 |
|               lower_reg_banks                                     |    <0.001 |
|               move_type_lut                                       |     0.000 |
|               pc_mode1_lut                                        |    <0.001 |
|               push_pop_lut                                        |    <0.001 |
|               read_strobe_lut                                     |    <0.001 |
|               register_enable_lut                                 |    <0.001 |
|               register_enable_type_lut                            |     0.000 |
|               reset_lut                                           |    <0.001 |
|               stack_ram_high                                      |    <0.001 |
|               stack_ram_low                                       |    <0.001 |
|               t_state_lut                                         |    <0.001 |
|               upper_reg_banks                                     |    <0.001 |
|               use_zero_flag_lut                                   |     0.000 |
|           levelmonitor                                            |    <0.001 |
|             addsub                                                |    <0.001 |
|               comp3.core_instance3                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             addsub1                                               |    <0.001 |
|               comp4.core_instance4                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             counter                                               |    <0.001 |
|               comp9.core_instance9                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_synth                                         |    <0.001 |
|                     i_baseblox.i_baseblox_counter                 |    <0.001 |
|                       the_addsub                                  |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|             counter1                                              |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             register1                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register2                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register3                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register_x0                                           |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             relational                                            |    <0.001 |
|           levelmonitor1                                           |    <0.001 |
|             addsub1                                               |    <0.001 |
|               comp4.core_instance4                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             register2                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register3                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             relational                                            |    <0.001 |
|           logical                                                 |    <0.001 |
|           logical1                                                |    <0.001 |
|           logical2                                                |    <0.001 |
|           logical3                                                |    <0.001 |
|           logical4                                                |    <0.001 |
|           loranpulsedetect                                        |     0.001 |
|             fastlevelmonitor                                      |    <0.001 |
|               addsub                                              |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               addsub1                                             |     0.000 |
|                 comp1.core_instance1                              |     0.000 |
|                   U0                                              |     0.000 |
|                     xst_addsub                                    |     0.000 |
|                       i_baseblox.i_baseblox_addsub                |     0.000 |
|                         no_pipelining.the_addsub                  |     0.000 |
|                           i_lut6.i_lut6_addsub                    |     0.000 |
|               counter                                             |    <0.001 |
|                 comp2.core_instance2                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               monostable                                          |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|               register1                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|             lorantrigger                                          |    <0.001 |
|               relational                                          |    <0.001 |
|             lranpass                                              |    <0.001 |
|               addsub                                              |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub1                                             |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub10                                            |    <0.001 |
|                 comp6.core_instance6                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub11                                            |    <0.001 |
|                 comp7.core_instance7                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub12                                            |    <0.001 |
|                 comp6.core_instance6                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub2                                             |    <0.001 |
|                 comp8.core_instance8                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               addsub3                                             |    <0.001 |
|                 comp9.core_instance9                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub4                                             |    <0.001 |
|                 comp9.core_instance9                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub5                                             |    <0.001 |
|                 comp9.core_instance9                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub6                                             |    <0.001 |
|                 comp9.core_instance9                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub7                                             |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub8                                             |    <0.001 |
|                 comp5.core_instance5                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               addsub9                                             |    <0.001 |
|                 comp6.core_instance6                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay10                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay11                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay12                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay13                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay14                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay15                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay16                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay17                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay18                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay19                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay2                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay20                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay21                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay3                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay4                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay5                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay6                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay7                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay8                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay9                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|           monostable                                              |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|           monostable1_x0                                          |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|           monostable2                                             |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|           monostable3                                             |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|           monostable4                                             |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|           mux1                                                    |    <0.001 |
|           mux2                                                    |    <0.001 |
|           mux3                                                    |    <0.001 |
|           notrips                                                 |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           relational1                                             |    <0.001 |
|           ssbmodulator                                            |    <0.001 |
|             accumulator                                           |    <0.001 |
|             addsub                                                |    <0.001 |
|               comp10.core_instance10                              |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|                           i_q.i_simple.qreg                       |    <0.001 |
|             addsub1                                               |    <0.001 |
|               comp11.core_instance11                              |    <0.001 |
|                 U0                                                |    <0.001 |
|                   xst_addsub                                      |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                  |    <0.001 |
|                       no_pipelining.the_addsub                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                      |    <0.001 |
|             counter1                                              |    <0.001 |
|               comp10.core_instance10                              |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_synth                                         |    <0.001 |
|                     i_baseblox.i_baseblox_counter                 |    <0.001 |
|                       the_addsub                                  |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|             delay                                                 |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             delay1                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             delay2                                                |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             latch                                                 |    <0.001 |
|               register2                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|             logical                                               |    <0.001 |
|             logical1                                              |    <0.001 |
|             logical10                                             |    <0.001 |
|             logical2                                              |    <0.001 |
|             logical3                                              |    <0.001 |
|             logical4                                              |    <0.001 |
|             logical6                                              |    <0.001 |
|             logical7                                              |    <0.001 |
|             logical8                                              |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable2                                           |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable3                                           |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             rampgen                                               |    <0.001 |
|               accumulator                                         |    <0.001 |
|             register_x0                                           |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             subsystem                                             |    <0.001 |
|               addsub                                              |    <0.001 |
|                 comp12.core_instance12                            |    <0.001 |
|                   U0                                              |    <0.001 |
|                     xst_addsub                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|               logical                                             |    <0.001 |
|               relational                                          |    <0.001 |
|               relational1                                         |    <0.001 |
|           subsystem1                                              |    <0.001 |
|             monostable2                                           |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             register2                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             subsystem1                                            |    <0.001 |
|               monostable1_x0                                      |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|               monostable2                                         |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|               register1                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|           subsystem2                                              |    <0.001 |
|             adcvalue                                              |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             counter1                                              |    <0.001 |
|               comp10.core_instance10                              |    <0.001 |
|                 U0                                                |    <0.001 |
|                   i_synth                                         |    <0.001 |
|                     i_baseblox.i_baseblox_counter                 |    <0.001 |
|                       the_addsub                                  |    <0.001 |
|                         no_pipelining.the_addsub                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                    |    <0.001 |
|                             i_q.i_simple.qreg                     |    <0.001 |
|             delay                                                 |    <0.001 |
|               srl_delay.synth_reg_srl_inst                        |    <0.001 |
|                 partial_one.last_srl17e                           |    <0.001 |
|             latch                                                 |    <0.001 |
|               register2                                           |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mux                                                   |    <0.001 |
|             relational                                            |    <0.001 |
|             relational1                                           |    <0.001 |
|           subsystem4                                              |    <0.001 |
|             monostable                                            |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             monostable1_x0                                        |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|             mux                                                   |    <0.001 |
|             pcmclock                                              |    <0.001 |
|               counter                                             |    <0.001 |
|                 comp4.core_instance4                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     i_synth                                       |    <0.001 |
|                       i_baseblox.i_baseblox_counter               |    <0.001 |
|                         the_addsub                                |    <0.001 |
|                           no_pipelining.the_addsub                |    <0.001 |
|                             i_lut6.i_lut6_addsub                  |    <0.001 |
|                               i_q.i_simple.qreg                   |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               monostable1_x0                                      |    <0.001 |
|                 delay1                                            |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                    |    <0.001 |
|                     partial_one.last_srl17e                       |    <0.001 |
|               relational                                          |    <0.001 |
|               relational1                                         |    <0.001 |
|             register1                                             |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|             register_x0                                           |    <0.001 |
|               synth_reg_inst                                      |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                 |    <0.001 |
|           touch1                                                  |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           touch2                                                  |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           touch3                                                  |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           touch4                                                  |    <0.001 |
|             synth_reg_inst                                        |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                   |    <0.001 |
|           user_interface                                          |     0.003 |
|             black_box                                             |    <0.001 |
|               data_present_lut                                    |    <0.001 |
|               div01_lut                                           |    <0.001 |
|               div23_lut                                           |    <0.001 |
|               full_lut                                            |    <0.001 |
|               next_lut                                            |    <0.001 |
|               pointer01_lut                                       |    <0.001 |
|               serial_lut                                          |    <0.001 |
|             buffer1                                               |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             buffer2                                               |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             buffer_x0                                             |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               fifo                                                |    <0.001 |
|                 comp0.core_instance0                              |    <0.001 |
|                   U0                                              |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_15_0_5                    |    <0.001 |
|                               RAM_reg_0_15_6_7                    |    <0.001 |
|             dual_port_ram                                         |    <0.001 |
|               comp8.core_instance8                                |    <0.001 |
|                 U0                                                |    <0.001 |
|                   inst_blk_mem_gen                                |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                  |    <0.001 |
|                         ramloop[0].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|                         ramloop[1].ram.r                          |    <0.001 |
|                           prim_init.ram                           |    <0.001 |
|             mux1                                                  |    <0.001 |
|             outputregister                                        |    <0.001 |
|               delay                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay1                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               delay2                                              |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                      |    <0.001 |
|                   partial_one.last_srl17e                         |    <0.001 |
|               relational1                                         |    <0.001 |
|               relational2                                         |    <0.001 |
|               relational3                                         |    <0.001 |
|               relational4                                         |    <0.001 |
|               relational5                                         |    <0.001 |
|               relational6                                         |    <0.001 |
|               relational7                                         |    <0.001 |
|               relational8                                         |    <0.001 |
|               subsystem                                           |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem1                                          |    <0.001 |
|                 pulse2                                            |    <0.001 |
|                   register_x0                                     |    <0.001 |
|                     synth_reg_inst                                |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp           |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|                 register2                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|                 register3                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem13                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem14_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem15                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem16                                         |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem19_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem2                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem20_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem21_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem22_x0                                      |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem3                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem4                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem5_x0                                       |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem6                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem7                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|               subsystem8                                          |    <0.001 |
|                 register1                                         |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|             picoblaze1                                            |     0.001 |
|               address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|               alu_decode0_lut                                     |    <0.001 |
|               alu_decode1_lut                                     |    <0.001 |
|               alu_decode2_lut                                     |    <0.001 |
|               carry_flag_lut                                      |    <0.001 |
|               data_path_loop[0].arith_logical_lut                 |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[1].arith_logical_lut                 |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].arith_logical_lut                 |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[3].arith_logical_lut                 |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].arith_logical_lut                 |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[5].arith_logical_lut                 |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].arith_logical_lut                 |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                 |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|               data_path_loop[7].arith_logical_lut                 |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                 |    <0.001 |
|               int_enable_type_lut                                 |    <0.001 |
|               lower_reg_banks                                     |    <0.001 |
|               move_type_lut                                       |    <0.001 |
|               pc_mode1_lut                                        |    <0.001 |
|               push_pop_lut                                        |    <0.001 |
|               read_strobe_lut                                     |    <0.001 |
|               register_enable_lut                                 |    <0.001 |
|               register_enable_type_lut                            |    <0.001 |
|               reset_lut                                           |    <0.001 |
|               stack_ram_high                                      |    <0.001 |
|               stack_ram_low                                       |    <0.001 |
|               t_state_lut                                         |    <0.001 |
|               upper_reg_banks                                     |    <0.001 |
|               use_zero_flag_lut                                   |    <0.001 |
|             subsystem1                                            |    <0.001 |
|               logical1                                            |    <0.001 |
|               register_x0                                         |    <0.001 |
|                 synth_reg_inst                                    |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp               |    <0.001 |
|             uart_rx                                               |    <0.001 |
|               data01_lut                                          |    <0.001 |
|               data23_lut                                          |    <0.001 |
|               data45_lut                                          |    <0.001 |
|               data67_lut                                          |    <0.001 |
|               data_present_lut                                    |    <0.001 |
|               div01_lut                                           |    <0.001 |
|               div23_lut                                           |    <0.001 |
|               full_lut                                            |    <0.001 |
|               pointer01_lut                                       |    <0.001 |
|               sample_input_lut                                    |    <0.001 |
|               sample_lut                                          |    <0.001 |
|               stop_bit_lut                                        |    <0.001 |
|             x16baudrate                                           |    <0.001 |
|               accumulator1                                        |    <0.001 |
|               pulse1                                              |    <0.001 |
|                 register_x0                                       |    <0.001 |
|                   synth_reg_inst                                  |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp             |    <0.001 |
|     processing_system7_0                                          |     0.635 |
|       inst                                                        |     0.635 |
+-------------------------------------------------------------------+-----------+


