# RTL-Design-and-Synthesis-using-sky130


## Table Of Contents
- [Day - 1](#Day 1: Introduction to Verilog, Simulation, and Synthesis)
- [Day - 2](#Day 2: Timing libs , hierarchical vs flat synthesis and efficient flop coding styles)
- [Day - 3](#Day 3: Combinational and sequential optimizations)
- [Day - 4](#Day 4: GLS , blocking vs non - blocking and Synthesis mismatch)
- [Day - 5](#Day 5: Optimization in synthesis)

---
#Day 1:Introduction to Verilog, Simulation, and Synthesis
## Tools Introduced

### 1. **Icarus Verilog (iverilog)**
- Open-source Verilog simulation and compilation tool.
- Used to compile Verilog design files and generate simulation results.

### 2. **GTKWave**
- Waveform viewer for displaying signal changes over time from simulation output.
- Used to analyze `.vcd` (Value Change Dump) files generated by simulations.

### 3. **Yosys**
- Open-source framework for Verilog synthesis.
- Converts RTL designs into gate-level netlists.

---

##Installation Commands (macOS – using Homebrew)

```bash
brew install iverilog
brew install gtkwave
brew install yosys
```
---
VSD Workflow 

```bash

VLSI
.
├── sky130RTLDesignAndSynthesisWorkshop
   ├── DC_WORKSHOP
   │   ├── lib
   │   ├── README.md
   │   └── verilog_files
   ├── lib
   │   └── sky130_fd_sc_hd__tt_025C_1v80.lib
   ├── my_lib
   │   └── verilog_model
   ├── README.md
   ├── verilog_files
   │   ├── good_mux.v
   │   ├── good_counter.v
   │   ├── bad_counter.v
   │   ├── tb_good_mux.v
   │   ├── tb_good_mux.vcd
   │           .
   │           .
   │           .
   └── yosys_run.sh
```
---



