Analysis & Synthesis report for Newton_method
Wed Sep 16 17:26:33 2015
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Newton_method|Multiplier_four:mul4|computation_control_mul:FSM|stay
 10. State Machine - |Newton_method|Multiplier_stage_two:mul3|computation_control_mul:FSM|stay
 11. State Machine - |Newton_method|Multiplier:mul2|computation_control_mul:FSM|stay
 12. State Machine - |Newton_method|Multiplier:mul1|computation_control_mul:FSM|stay
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated
 21. Source assignments for Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated
 22. Source assignments for Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated
 23. Source assignments for Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated
 24. Source assignments for On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated
 25. Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated
 26. Source assignments for Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated
 27. Source assignments for Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated
 28. Source assignments for Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated
 29. Source assignments for Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated
 30. Source assignments for On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated
 31. Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated
 32. Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 33. Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 34. Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 35. Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 36. Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 37. Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 38. Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 39. Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated
 40. Parameter Settings for User Entity Instance: Multiplier:mul1|computation_control_mul:FSM
 41. Parameter Settings for User Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG
 42. Parameter Settings for User Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1
 43. Parameter Settings for User Entity Instance: Multiplier:mul1|SDVM_mul:selector1
 44. Parameter Settings for User Entity Instance: Multiplier:mul1|SDVM_mul:selector2
 45. Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1
 46. Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1
 47. Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2
 48. Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram
 49. Parameter Settings for User Entity Instance: Multiplier:mul1|Sample_V:Sample
 50. Parameter Settings for User Entity Instance: Multiplier:mul2|computation_control_mul:FSM
 51. Parameter Settings for User Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG
 52. Parameter Settings for User Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1
 53. Parameter Settings for User Entity Instance: Multiplier:mul2|SDVM_mul:selector1
 54. Parameter Settings for User Entity Instance: Multiplier:mul2|SDVM_mul:selector2
 55. Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1
 56. Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1
 57. Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2
 58. Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram
 59. Parameter Settings for User Entity Instance: Multiplier:mul2|Sample_V:Sample
 60. Parameter Settings for User Entity Instance: On_line_divider:divider|computation_control:FSM
 61. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG
 62. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p
 63. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1
 64. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2
 65. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3
 66. Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4
 67. Parameter Settings for User Entity Instance: On_line_divider:divider|SDVM:selector1
 68. Parameter Settings for User Entity Instance: On_line_divider:divider|four_bits_adder:adder1
 69. Parameter Settings for User Entity Instance: On_line_divider:divider|SDVM:selector2
 70. Parameter Settings for User Entity Instance: On_line_divider:divider|four_bits_adder:adder2
 71. Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|SDVM_3bit:selector3
 72. Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder
 73. Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram
 74. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|computation_control_mul:FSM
 75. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG
 76. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1
 77. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|SDVM_mul:selector1
 78. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|SDVM_mul:selector2
 79. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1
 80. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1
 81. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2
 82. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram
 83. Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Sample_V:Sample
 84. Parameter Settings for User Entity Instance: Multiplier_four:mul4|computation_control_mul:FSM
 85. Parameter Settings for User Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG
 86. Parameter Settings for User Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1
 87. Parameter Settings for User Entity Instance: Multiplier_four:mul4|SDVM_mul:selector1
 88. Parameter Settings for User Entity Instance: Multiplier_four:mul4|SDVM_mul:selector2
 89. Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1
 90. Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1
 91. Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2
 92. Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram
 93. Parameter Settings for User Entity Instance: Multiplier_four:mul4|Sample_V:Sample
 94. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|computation_control:FSM
 95. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG
 96. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p
 97. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1
 98. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2
 99. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3
100. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4
101. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|SDVM:selector1
102. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|four_bits_adder:adder1
103. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|SDVM:selector2
104. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|four_bits_adder:adder2
105. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|SDVM_3bit:selector3
106. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder
107. Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram
108. Parameter Settings for Inferred Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0
109. Parameter Settings for Inferred Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0
110. Parameter Settings for Inferred Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0
111. Parameter Settings for Inferred Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0
112. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0
113. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0
114. Parameter Settings for Inferred Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0
115. Parameter Settings for Inferred Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0
116. Parameter Settings for Inferred Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0
117. Parameter Settings for Inferred Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0
118. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0
119. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0
120. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0
121. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0
122. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0
123. Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0
124. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0
125. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0
126. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0
127. Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0
128. altsyncram Parameter Settings by Entity Instance
129. Port Connectivity Checks: "On_line_divider_stage_two:divider2|w_value_logic_fix:W_block"
130. Port Connectivity Checks: "On_line_divider_stage_two:divider2"
131. Port Connectivity Checks: "Multiplier_four:mul4"
132. Port Connectivity Checks: "Multiplier_stage_two:mul3"
133. Port Connectivity Checks: "On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder"
134. Port Connectivity Checks: "On_line_divider:divider|w_value_logic_fix:W_block"
135. Port Connectivity Checks: "On_line_divider:divider"
136. Port Connectivity Checks: "Multiplier:mul2"
137. Port Connectivity Checks: "Multiplier:mul1"
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 16 17:26:33 2015       ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; Newton_method                               ;
; Top-level Entity Name              ; Newton_method                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 2,261                                       ;
;     Total combinational functions  ; 1,689                                       ;
;     Dedicated logic registers      ; 1,075                                       ;
; Total registers                    ; 1075                                        ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 18,432                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Newton_method      ; Newton_method      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../src_newton/multiplier/Multiplier.v                      ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Multiplier.v                                       ;         ;
; ../src_newton/multiplier/Adder_control_logic.v             ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Adder_control_logic.v                              ;         ;
; ../src_newton/multiplier/x_string_delay_control.v          ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/x_string_delay_control.v                           ;         ;
; ../src_newton/multiplier/v_value_ram.v                     ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/v_value_ram.v                                      ;         ;
; ../src_newton/multiplier/Selection.v                       ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Selection.v                                        ;         ;
; ../src_newton/multiplier/Sample_V.v                        ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Sample_V.v                                         ;         ;
; ../src_newton/multiplier/on_line_adder_block.v             ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/on_line_adder_block.v                              ;         ;
; ../src_newton/multiplier/M_block.v                         ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/M_block.v                                          ;         ;
; ../src_newton/multiplier/four_bits_parallel_adder.v        ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/four_bits_parallel_adder.v                         ;         ;
; ../src_newton/multiplier/four_bits_adder.v                 ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/four_bits_adder.v                                  ;         ;
; ../src_newton/multiplier/D_FF_two_bits.v                   ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/D_FF_two_bits.v                                    ;         ;
; ../src_newton/multiplier/D_FF_four_bits.v                  ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/D_FF_four_bits.v                                   ;         ;
; ../src_newton/multiplier/counter.v                         ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/counter.v                                          ;         ;
; ../src_newton/adder/full_adder.v                           ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/full_adder.v                                            ;         ;
; ../src_newton/adder/D_flipflop.v                           ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/D_flipflop.v                                            ;         ;
; Newton_method.v                                            ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/Newton_method/Newton_method.v                                            ;         ;
; ../src_newton/multiplier/computation_control_mul.v         ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/computation_control_mul.v                          ;         ;
; ../src_newton/multiplier/generate_CA_REG_mul.v             ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/generate_CA_REG_mul.v                              ;         ;
; ../src_newton/multiplier/SDVM_mul.v                        ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/SDVM_mul.v                                         ;         ;
; ../src_newton/multiplier/single_clk_ram_mul.v              ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/single_clk_ram_mul.v                               ;         ;
; ../src_newton/divider/w_value_ram.v                        ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/w_value_ram.v                                         ;         ;
; ../src_newton/divider/computation_control.v                ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/computation_control.v                                 ;         ;
; ../src_newton/divider/generate_CA_REG.v                    ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/generate_CA_REG.v                                     ;         ;
; ../src_newton/divider/On_line_divider.v                    ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/On_line_divider.v                                     ;         ;
; ../src_newton/divider/SDVM.v                               ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/SDVM.v                                                ;         ;
; ../src_newton/divider/SDVM_3bit.v                          ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/SDVM_3bit.v                                           ;         ;
; ../src_newton/divider/single_clk_ram.v                     ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/single_clk_ram.v                                      ;         ;
; ../src_newton/divider/single_clk_ram_2bit.v                ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/single_clk_ram_2bit.v                                 ;         ;
; ../src_newton/divider/six_bits_adder.v                     ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/six_bits_adder.v                                      ;         ;
; ../src_newton/divider/V_block.v                            ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/V_block.v                                             ;         ;
; ../src_newton/divider/V_value_logic.v                      ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/V_value_logic.v                                       ;         ;
; ../src_newton/divider/w_value_logic_fix.v                  ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/w_value_logic_fix.v                                   ;         ;
; ../src_newton/adder/On_line_adder.v                        ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/On_line_adder.v                                         ;         ;
; ../src_newton/adder/subtraction.v                          ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/subtraction.v                                           ;         ;
; ../src_newton/adder/subtraction_two.v                      ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/subtraction_two.v                                       ;         ;
; ../src_newton/multiplier/Multiplier_stage_two.v            ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Multiplier_stage_two.v                             ;         ;
; ../src_newton/adder/subtraction_three.v                    ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/subtraction_three.v                                     ;         ;
; ../src_newton/multiplier/Multiplier_four.v                 ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/multiplier/Multiplier_four.v                                  ;         ;
; ../src_newton/divider/On_line_divider_stage_two.v          ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/divider/On_line_divider_stage_two.v                           ;         ;
; ../src_newton/adder/subtraction_four.v                     ; yes             ; User Verilog HDL File                                 ; H:/UROP research/verilog/src_newton/adder/subtraction_four.v                                      ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; aglobal130.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                     ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_lck1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; H:/UROP research/verilog/Newton_method/db/altsyncram_lck1.tdf                                     ;         ;
; db/newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/UROP research/verilog/Newton_method/db/newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ;         ;
; db/altsyncram_98i1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; H:/UROP research/verilog/Newton_method/db/altsyncram_98i1.tdf                                     ;         ;
; db/newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/UROP research/verilog/Newton_method/db/newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ;         ;
; db/altsyncram_inj1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; H:/UROP research/verilog/Newton_method/db/altsyncram_inj1.tdf                                     ;         ;
; db/newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/UROP research/verilog/Newton_method/db/newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif         ;         ;
; db/altsyncram_stj1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; H:/UROP research/verilog/Newton_method/db/altsyncram_stj1.tdf                                     ;         ;
; db/newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/UROP research/verilog/Newton_method/db/newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif      ;         ;
; db/altsyncram_cdk1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; H:/UROP research/verilog/Newton_method/db/altsyncram_cdk1.tdf                                     ;         ;
; db/newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; H:/UROP research/verilog/Newton_method/db/newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;         ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 95               ;
; Total memory bits        ; 18432            ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 1219             ;
; Total fan-out            ; 10268            ;
; Average fan-out          ; 3.31             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Newton_method                                            ; 1689 (0)          ; 1075 (0)     ; 18432       ; 0            ; 0       ; 0         ; 0         ; 95   ; 0            ; |Newton_method                                                                                                                                                                                  ;              ;
;    |Multiplier:mul1|                                      ; 217 (12)          ; 146 (7)      ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1                                                                                                                                                                  ;              ;
;       |Adder_control_logic:adder_control_logic|           ; 83 (34)           ; 44 (9)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic                                                                                                                          ;              ;
;          |D_FF_two_bits:D2|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|D_FF_two_bits:D2                                                                                                         ;              ;
;          |D_FF_two_bits:D3|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|D_FF_two_bits:D3                                                                                                         ;              ;
;          |M_block:M|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|M_block:M                                                                                                                ;              ;
;          |four_bits_parallel_adder:adder1|                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1                                                                                          ;              ;
;             |four_bits_adder:adder1|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1                                                                   ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2           ;              ;
;             |four_bits_adder:adder2|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2                                                                   ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2           ;              ;
;          |v_value_ram:v_ram|                              ; 13 (13)           ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram                                                                                                        ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0                                                                                   ;              ;
;                |altsyncram_98i1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated                                                    ;              ;
;       |SDVM_mul:selector1|                                ; 9 (9)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|SDVM_mul:selector1                                                                                                                                               ;              ;
;          |D_FF_two_bits:D1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|SDVM_mul:selector1|D_FF_two_bits:D1                                                                                                                              ;              ;
;       |SDVM_mul:selector2|                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|SDVM_mul:selector2                                                                                                                                               ;              ;
;       |Sample_V:Sample|                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Sample_V:Sample                                                                                                                                                  ;              ;
;       |Selection:V_block|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|Selection:V_block                                                                                                                                                ;              ;
;       |computation_control_mul:FSM|                       ; 41 (41)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|computation_control_mul:FSM                                                                                                                                      ;              ;
;       |counter:main_counter|                              ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|counter:main_counter                                                                                                                                             ;              ;
;       |generate_CA_REG_mul:CA_REG|                        ; 41 (19)           ; 63 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|generate_CA_REG_mul:CA_REG                                                                                                                                       ;              ;
;          |single_clk_ram_mul:ram1|                        ; 22 (22)           ; 47 (47)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1                                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                                                                                          ;              ;
;                |altsyncram_lck1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated                                                           ;              ;
;       |x_string_delay_control:Delay_block|                ; 1 (1)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|x_string_delay_control:Delay_block                                                                                                                               ;              ;
;          |D_FF_four_bits:D_FF|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|x_string_delay_control:Delay_block|D_FF_four_bits:D_FF                                                                                                           ;              ;
;          |D_FF_two_bits:D_state|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul1|x_string_delay_control:Delay_block|D_FF_two_bits:D_state                                                                                                         ;              ;
;    |Multiplier:mul2|                                      ; 218 (13)          ; 146 (7)      ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2                                                                                                                                                                  ;              ;
;       |Adder_control_logic:adder_control_logic|           ; 83 (34)           ; 44 (9)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic                                                                                                                          ;              ;
;          |D_FF_two_bits:D2|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|D_FF_two_bits:D2                                                                                                         ;              ;
;          |D_FF_two_bits:D3|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|D_FF_two_bits:D3                                                                                                         ;              ;
;          |M_block:M|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|M_block:M                                                                                                                ;              ;
;          |four_bits_parallel_adder:adder1|                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1                                                                                          ;              ;
;             |four_bits_adder:adder1|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1                                                                   ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2           ;              ;
;             |four_bits_adder:adder2|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2                                                                   ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2           ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                          ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1           ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2           ;              ;
;          |v_value_ram:v_ram|                              ; 13 (13)           ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram                                                                                                        ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0                                                                                   ;              ;
;                |altsyncram_98i1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated                                                    ;              ;
;       |SDVM_mul:selector1|                                ; 9 (9)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|SDVM_mul:selector1                                                                                                                                               ;              ;
;          |D_FF_two_bits:D1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|SDVM_mul:selector1|D_FF_two_bits:D1                                                                                                                              ;              ;
;       |SDVM_mul:selector2|                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|SDVM_mul:selector2                                                                                                                                               ;              ;
;       |Sample_V:Sample|                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Sample_V:Sample                                                                                                                                                  ;              ;
;       |Selection:V_block|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|Selection:V_block                                                                                                                                                ;              ;
;       |computation_control_mul:FSM|                       ; 41 (41)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|computation_control_mul:FSM                                                                                                                                      ;              ;
;       |counter:main_counter|                              ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|counter:main_counter                                                                                                                                             ;              ;
;       |generate_CA_REG_mul:CA_REG|                        ; 41 (19)           ; 63 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|generate_CA_REG_mul:CA_REG                                                                                                                                       ;              ;
;          |single_clk_ram_mul:ram1|                        ; 22 (22)           ; 47 (47)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1                                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                                                                                          ;              ;
;                |altsyncram_lck1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated                                                           ;              ;
;       |x_string_delay_control:Delay_block|                ; 1 (1)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|x_string_delay_control:Delay_block                                                                                                                               ;              ;
;          |D_FF_four_bits:D_FF|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|x_string_delay_control:Delay_block|D_FF_four_bits:D_FF                                                                                                           ;              ;
;          |D_FF_two_bits:D_state|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier:mul2|x_string_delay_control:Delay_block|D_FF_two_bits:D_state                                                                                                         ;              ;
;    |Multiplier_four:mul4|                                 ; 216 (13)          ; 149 (8)      ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4                                                                                                                                                             ;              ;
;       |Adder_control_logic:adder_control_logic|           ; 82 (33)           ; 44 (9)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic                                                                                                                     ;              ;
;          |D_FF_two_bits:D2|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|D_FF_two_bits:D2                                                                                                    ;              ;
;          |D_FF_two_bits:D3|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|D_FF_two_bits:D3                                                                                                    ;              ;
;          |M_block:M|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|M_block:M                                                                                                           ;              ;
;          |four_bits_parallel_adder:adder1|                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1                                                                                     ;              ;
;             |four_bits_adder:adder1|                      ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1                                                              ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2      ;              ;
;             |four_bits_adder:adder2|                      ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2                                                              ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                     ;              ;
;                   |full_adder:FA1|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2      ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                     ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1      ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2      ;              ;
;          |v_value_ram:v_ram|                              ; 13 (13)           ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram                                                                                                   ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0                                                                              ;              ;
;                |altsyncram_98i1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated                                               ;              ;
;       |SDVM_mul:selector1|                                ; 9 (9)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector1                                                                                                                                          ;              ;
;          |D_FF_two_bits:D1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector1|D_FF_two_bits:D1                                                                                                                         ;              ;
;       |SDVM_mul:selector2|                                ; 8 (8)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector2                                                                                                                                          ;              ;
;          |D_FF_two_bits:D1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector2|D_FF_two_bits:D1                                                                                                                         ;              ;
;       |Sample_V:Sample|                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Sample_V:Sample                                                                                                                                             ;              ;
;       |Selection:V_block|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|Selection:V_block                                                                                                                                           ;              ;
;       |computation_control_mul:FSM|                       ; 42 (42)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|computation_control_mul:FSM                                                                                                                                 ;              ;
;       |counter:main_counter|                              ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|counter:main_counter                                                                                                                                        ;              ;
;       |generate_CA_REG_mul:CA_REG|                        ; 39 (19)           ; 63 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|generate_CA_REG_mul:CA_REG                                                                                                                                  ;              ;
;          |single_clk_ram_mul:ram1|                        ; 20 (20)           ; 47 (47)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                                                                                     ;              ;
;                |altsyncram_lck1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated                                                      ;              ;
;       |x_string_delay_control:Delay_block|                ; 1 (1)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|x_string_delay_control:Delay_block                                                                                                                          ;              ;
;          |D_FF_four_bits:D_FF|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|x_string_delay_control:Delay_block|D_FF_four_bits:D_FF                                                                                                      ;              ;
;          |D_FF_two_bits:D_state|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_four:mul4|x_string_delay_control:Delay_block|D_FF_two_bits:D_state                                                                                                    ;              ;
;    |Multiplier_stage_two:mul3|                            ; 220 (13)          ; 148 (9)      ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3                                                                                                                                                        ;              ;
;       |Adder_control_logic:adder_control_logic|           ; 80 (31)           ; 44 (9)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic                                                                                                                ;              ;
;          |D_FF_two_bits:D2|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|D_FF_two_bits:D2                                                                                               ;              ;
;          |D_FF_two_bits:D3|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|D_FF_two_bits:D3                                                                                               ;              ;
;          |M_block:M|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|M_block:M                                                                                                      ;              ;
;          |four_bits_parallel_adder:adder1|                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1                                                                                ;              ;
;             |four_bits_adder:adder1|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1                                                         ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2 ;              ;
;             |four_bits_adder:adder2|                      ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2                                                         ;              ;
;                |on_line_adder_block:adder_chain[0].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[1].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[2].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2 ;              ;
;                |on_line_adder_block:adder_chain[3].Block| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                ;              ;
;                   |full_adder:FA1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1 ;              ;
;                   |full_adder:FA2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2 ;              ;
;          |v_value_ram:v_ram|                              ; 13 (13)           ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram                                                                                              ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0                                                                         ;              ;
;                |altsyncram_98i1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated                                          ;              ;
;       |SDVM_mul:selector1|                                ; 9 (9)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|SDVM_mul:selector1                                                                                                                                     ;              ;
;          |D_FF_two_bits:D1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|SDVM_mul:selector1|D_FF_two_bits:D1                                                                                                                    ;              ;
;       |SDVM_mul:selector2|                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|SDVM_mul:selector2                                                                                                                                     ;              ;
;       |Sample_V:Sample|                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Sample_V:Sample                                                                                                                                        ;              ;
;       |Selection:V_block|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|Selection:V_block                                                                                                                                      ;              ;
;       |computation_control_mul:FSM|                       ; 46 (46)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|computation_control_mul:FSM                                                                                                                            ;              ;
;       |counter:main_counter|                              ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|counter:main_counter                                                                                                                                   ;              ;
;       |generate_CA_REG_mul:CA_REG|                        ; 41 (18)           ; 63 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG                                                                                                                             ;              ;
;          |single_clk_ram_mul:ram1|                        ; 23 (23)           ; 47 (47)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1                                                                                                     ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                                                                                ;              ;
;                |altsyncram_lck1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated                                                 ;              ;
;       |x_string_delay_control:Delay_block|                ; 1 (1)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|x_string_delay_control:Delay_block                                                                                                                     ;              ;
;          |D_FF_four_bits:D_FF|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|x_string_delay_control:Delay_block|D_FF_four_bits:D_FF                                                                                                 ;              ;
;          |D_FF_two_bits:D_state|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|Multiplier_stage_two:mul3|x_string_delay_control:Delay_block|D_FF_two_bits:D_state                                                                                               ;              ;
;    |On_line_divider:divider|                              ; 386 (12)          ; 221 (16)     ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider                                                                                                                                                          ;              ;
;       |D_FF_two_bits:D2|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|D_FF_two_bits:D2                                                                                                                                         ;              ;
;       |SDVM:selector1|                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|SDVM:selector1                                                                                                                                           ;              ;
;       |V_block:Sample|                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|V_block:Sample                                                                                                                                           ;              ;
;       |V_value_logic:adder1_logic|                        ; 49 (49)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|V_value_logic:adder1_logic                                                                                                                               ;              ;
;       |computation_control:FSM|                           ; 38 (38)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|computation_control:FSM                                                                                                                                  ;              ;
;       |counter:count|                                     ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|counter:count                                                                                                                                            ;              ;
;       |four_bits_adder:adder1|                            ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1                                                                                                                                   ;              ;
;          |on_line_adder_block:adder_chain[0].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[1].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[2].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[3].Block|       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2                                                                           ;              ;
;       |four_bits_adder:adder2|                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2                                                                                                                                   ;              ;
;          |on_line_adder_block:adder_chain[0].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[1].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[2].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                                                           ;              ;
;          |on_line_adder_block:adder_chain[3].Block|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                                                                                          ;              ;
;             |full_adder:FA1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1                                                                           ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2                                                                           ;              ;
;       |generate_CA_REG:CA_REG|                            ; 92 (52)           ; 128 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG                                                                                                                                   ;              ;
;          |single_clk_ram:ram_p|                           ; 6 (6)             ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p                                                                                                              ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0                                                                                         ;              ;
;                |altsyncram_stj1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated                                                          ;              ;
;          |single_clk_ram_2bit:ram1|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0                                                                                     ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                                      ;              ;
;          |single_clk_ram_2bit:ram2|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0                                                                                     ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                                      ;              ;
;          |single_clk_ram_2bit:ram3|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0                                                                                     ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                                      ;              ;
;          |single_clk_ram_2bit:ram4|                       ; 10 (10)           ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0                                                                                     ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                                      ;              ;
;       |w_value_logic_fix:W_block|                         ; 111 (87)          ; 50 (12)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block                                                                                                                                ;              ;
;          |six_bits_adder:adder|                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder                                                                                                           ;              ;
;             |on_line_adder_block:adder_chain[0].Block|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block                                                                  ;              ;
;                |full_adder:FA1|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                                   ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                                   ;              ;
;             |on_line_adder_block:adder_chain[1].Block|    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block                                                                  ;              ;
;                |full_adder:FA1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                                   ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                                   ;              ;
;             |on_line_adder_block:adder_chain[2].Block|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[2].Block                                                                  ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                                   ;              ;
;          |w_value_ram:w_ram|                              ; 15 (15)           ; 38 (38)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram                                                                                                              ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0                                                                                         ;              ;
;                |altsyncram_inj1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated                                                          ;              ;
;    |On_line_divider_stage_two:divider2|                   ; 390 (15)          ; 219 (14)     ; 3072        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2                                                                                                                                               ;              ;
;       |D_FF_two_bits:D2|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|D_FF_two_bits:D2                                                                                                                              ;              ;
;       |SDVM:selector1|                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|SDVM:selector1                                                                                                                                ;              ;
;       |V_block:Sample|                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|V_block:Sample                                                                                                                                ;              ;
;       |V_value_logic:adder1_logic|                        ; 47 (47)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|V_value_logic:adder1_logic                                                                                                                    ;              ;
;       |computation_control:FSM|                           ; 38 (38)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|computation_control:FSM                                                                                                                       ;              ;
;       |counter:count|                                     ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|counter:count                                                                                                                                 ;              ;
;       |four_bits_adder:adder1|                            ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1                                                                                                                        ;              ;
;          |on_line_adder_block:adder_chain[0].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[1].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[2].Block|       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[3].Block|       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder1|on_line_adder_block:adder_chain[3].Block|full_adder:FA2                                                                ;              ;
;       |four_bits_adder:adder2|                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2                                                                                                                        ;              ;
;          |on_line_adder_block:adder_chain[0].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[1].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[2].Block|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                                                ;              ;
;          |on_line_adder_block:adder_chain[3].Block|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block                                                                               ;              ;
;             |full_adder:FA1|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA1                                                                ;              ;
;             |full_adder:FA2|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|four_bits_adder:adder2|on_line_adder_block:adder_chain[3].Block|full_adder:FA2                                                                ;              ;
;       |generate_CA_REG:CA_REG|                            ; 90 (50)           ; 128 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG                                                                                                                        ;              ;
;          |single_clk_ram:ram_p|                           ; 6 (6)             ; 31 (31)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p                                                                                                   ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0                                                                              ;              ;
;                |altsyncram_stj1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated                                               ;              ;
;          |single_clk_ram_2bit:ram1|                       ; 10 (10)           ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0                                                                          ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                           ;              ;
;          |single_clk_ram_2bit:ram2|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0                                                                          ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                           ;              ;
;          |single_clk_ram_2bit:ram3|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0                                                                          ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                           ;              ;
;          |single_clk_ram_2bit:ram4|                       ; 8 (8)             ; 19 (19)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4                                                                                               ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0                                                                          ;              ;
;                |altsyncram_cdk1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated                                           ;              ;
;       |w_value_logic_fix:W_block|                         ; 111 (87)          ; 50 (12)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block                                                                                                                     ;              ;
;          |six_bits_adder:adder|                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder                                                                                                ;              ;
;             |on_line_adder_block:adder_chain[0].Block|    ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block                                                       ;              ;
;                |full_adder:FA1|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block|full_adder:FA1                                        ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[0].Block|full_adder:FA2                                        ;              ;
;             |on_line_adder_block:adder_chain[1].Block|    ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block                                                       ;              ;
;                |full_adder:FA1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block|full_adder:FA1                                        ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[1].Block|full_adder:FA2                                        ;              ;
;             |on_line_adder_block:adder_chain[2].Block|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[2].Block                                                       ;              ;
;                |full_adder:FA2|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder|on_line_adder_block:adder_chain[2].Block|full_adder:FA2                                        ;              ;
;          |w_value_ram:w_ram|                              ; 15 (15)           ; 38 (38)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram                                                                                                   ;              ;
;             |altsyncram:mem_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0                                                                              ;              ;
;                |altsyncram_inj1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated                                               ;              ;
;    |subtraction:sub_one|                                  ; 10 (5)            ; 11 (6)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one                                                                                                                                                              ;              ;
;       |On_line_adder:adder|                               ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder                                                                                                                                          ;              ;
;          |D_flipflop:D1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|D_flipflop:D1                                                                                                                            ;              ;
;          |D_flipflop:D2|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|D_flipflop:D2                                                                                                                            ;              ;
;          |D_flipflop:D3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|D_flipflop:D3                                                                                                                            ;              ;
;          |D_flipflop:D4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|D_flipflop:D4                                                                                                                            ;              ;
;          |D_flipflop:D5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|D_flipflop:D5                                                                                                                            ;              ;
;          |full_adder:FA1|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|full_adder:FA1                                                                                                                           ;              ;
;          |full_adder:FA2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction:sub_one|On_line_adder:adder|full_adder:FA2                                                                                                                           ;              ;
;    |subtraction_four:sub_four|                            ; 11 (6)            ; 12 (7)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four                                                                                                                                                        ;              ;
;       |On_line_adder:adder|                               ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder                                                                                                                                    ;              ;
;          |D_flipflop:D1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|D_flipflop:D1                                                                                                                      ;              ;
;          |D_flipflop:D2|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|D_flipflop:D2                                                                                                                      ;              ;
;          |D_flipflop:D3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|D_flipflop:D3                                                                                                                      ;              ;
;          |D_flipflop:D4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|D_flipflop:D4                                                                                                                      ;              ;
;          |D_flipflop:D5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|D_flipflop:D5                                                                                                                      ;              ;
;          |full_adder:FA1|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|full_adder:FA1                                                                                                                     ;              ;
;          |full_adder:FA2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_four:sub_four|On_line_adder:adder|full_adder:FA2                                                                                                                     ;              ;
;    |subtraction_three:sub_three|                          ; 11 (6)            ; 12 (7)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three                                                                                                                                                      ;              ;
;       |On_line_adder:adder|                               ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder                                                                                                                                  ;              ;
;          |D_flipflop:D1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|D_flipflop:D1                                                                                                                    ;              ;
;          |D_flipflop:D2|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|D_flipflop:D2                                                                                                                    ;              ;
;          |D_flipflop:D3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|D_flipflop:D3                                                                                                                    ;              ;
;          |D_flipflop:D4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|D_flipflop:D4                                                                                                                    ;              ;
;          |D_flipflop:D5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|D_flipflop:D5                                                                                                                    ;              ;
;          |full_adder:FA1|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|full_adder:FA1                                                                                                                   ;              ;
;          |full_adder:FA2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_three:sub_three|On_line_adder:adder|full_adder:FA2                                                                                                                   ;              ;
;    |subtraction_two:sub_two|                              ; 10 (5)            ; 11 (6)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two                                                                                                                                                          ;              ;
;       |On_line_adder:adder|                               ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder                                                                                                                                      ;              ;
;          |D_flipflop:D1|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|D_flipflop:D1                                                                                                                        ;              ;
;          |D_flipflop:D2|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|D_flipflop:D2                                                                                                                        ;              ;
;          |D_flipflop:D3|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|D_flipflop:D3                                                                                                                        ;              ;
;          |D_flipflop:D4|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|D_flipflop:D4                                                                                                                        ;              ;
;          |D_flipflop:D5|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|D_flipflop:D5                                                                                                                        ;              ;
;          |full_adder:FA1|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|full_adder:FA1                                                                                                                       ;              ;
;          |full_adder:FA2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Newton_method|subtraction_two:sub_two|On_line_adder:adder|full_adder:FA2                                                                                                                       ;              ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif         ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif  ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif      ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif         ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256  ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |Newton_method|Multiplier_four:mul4|computation_control_mul:FSM|stay ;
+---------+----------------------------------------------------------------------------+
; Name    ; stay.01                                                                    ;
+---------+----------------------------------------------------------------------------+
; stay.00 ; 0                                                                          ;
; stay.01 ; 1                                                                          ;
+---------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |Newton_method|Multiplier_stage_two:mul3|computation_control_mul:FSM|stay ;
+---------+---------------------------------------------------------------------------------+
; Name    ; stay.01                                                                         ;
+---------+---------------------------------------------------------------------------------+
; stay.00 ; 0                                                                               ;
; stay.01 ; 1                                                                               ;
+---------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |Newton_method|Multiplier:mul2|computation_control_mul:FSM|stay ;
+---------+-----------------------------------------------------------------------+
; Name    ; stay.01                                                               ;
+---------+-----------------------------------------------------------------------+
; stay.00 ; 0                                                                     ;
; stay.01 ; 1                                                                     ;
+---------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |Newton_method|Multiplier:mul1|computation_control_mul:FSM|stay ;
+---------+-----------------------------------------------------------------------+
; Name    ; stay.01                                                               ;
+---------+-----------------------------------------------------------------------+
; stay.00 ; 0                                                                     ;
; stay.01 ; 1                                                                     ;
+---------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                                         ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_upper_minus_tmp[2..4]           ; Stuck at GND due to stuck port data_in                                                                     ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_upper_minus_tmp[2..4]      ; Stuck at GND due to stuck port data_in                                                                     ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_upper_minus_tmp[2..4]                ; Stuck at GND due to stuck port data_in                                                                     ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_upper_minus_tmp[2..4]                ; Stuck at GND due to stuck port data_in                                                                     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[0]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[0]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[0]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[0]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[1]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[1]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[1]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[1]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[2]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[2]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[2]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[2]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[3]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[3]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[3]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[3]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[4]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[4]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[4]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[4]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[5]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[5]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[5]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[5]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|rd_addr_delayed[6]                   ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[6]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[6]     ; Merged with On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[6]     ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[0] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[0] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[0] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[1] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[1] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[1] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[2] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[2] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[2] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[3] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[3] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[3] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[4] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[4] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[4] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[5] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[5] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[5] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[6] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[6] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6] ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[6] ; Merged with On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6] ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[0]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[0]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[0]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[0]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[1]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[1]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[1]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[1]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[2]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[2]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[2]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[2]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[3]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[3]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[3]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[3]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[4]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[4]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[4]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[4]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[5]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[5]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[5]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[5]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|rd_addr_delayed[6]                              ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[6]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|addr_reg[6]                ; Merged with On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|addr_reg[6]                ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[0]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[0]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[0]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[1]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[1]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[1]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[1]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[2]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[2]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[2]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[2]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[3]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[3]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[3]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[3]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[4]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[4]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[4]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[4]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[5]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[5]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[5]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[5]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|addr_reg[6]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|addr_reg[6]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6]            ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|addr_reg[6]            ; Merged with On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[6]            ;
; Multiplier_stage_two:mul3|SDVM_mul:selector2|D_FF_two_bits:D1|out[0]                           ; Merged with Multiplier_stage_two:mul3|SDVM_mul:selector1|D_FF_two_bits:D1|out[0]                           ;
; Multiplier_stage_two:mul3|SDVM_mul:selector2|D_FF_two_bits:D1|out[1]                           ; Merged with Multiplier_stage_two:mul3|SDVM_mul:selector1|D_FF_two_bits:D1|out[1]                           ;
; Multiplier:mul2|SDVM_mul:selector2|D_FF_two_bits:D1|out[0]                                     ; Merged with Multiplier:mul2|SDVM_mul:selector1|D_FF_two_bits:D1|out[0]                                     ;
; Multiplier:mul2|SDVM_mul:selector2|D_FF_two_bits:D1|out[1]                                     ; Merged with Multiplier:mul2|SDVM_mul:selector1|D_FF_two_bits:D1|out[1]                                     ;
; Multiplier:mul1|SDVM_mul:selector2|D_FF_two_bits:D1|out[0]                                     ; Merged with Multiplier:mul1|SDVM_mul:selector1|D_FF_two_bits:D1|out[0]                                     ;
; Multiplier:mul1|SDVM_mul:selector2|D_FF_two_bits:D1|out[1]                                     ; Merged with Multiplier:mul1|SDVM_mul:selector1|D_FF_two_bits:D1|out[1]                                     ;
; subtraction:sub_one|online_delay_cnt[2]                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; subtraction_two:sub_two|online_delay_cnt[2]                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; subtraction_three:sub_three|online_delay_cnt[2]                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; On_line_divider_stage_two:divider2|online_delay_cnt[1]                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; subtraction_four:sub_four|online_delay_cnt[2]                                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; On_line_divider_stage_two:divider2|online_delay_cnt[0]                                         ; Stuck at GND due to stuck port data_in                                                                     ;
; Multiplier_four:mul4|computation_control_mul:FSM|stay~5                                        ; Lost fanout                                                                                                ;
; Multiplier_stage_two:mul3|computation_control_mul:FSM|stay~5                                   ; Lost fanout                                                                                                ;
; Multiplier:mul2|computation_control_mul:FSM|stay~5                                             ; Lost fanout                                                                                                ;
; Multiplier:mul1|computation_control_mul:FSM|stay~5                                             ; Lost fanout                                                                                                ;
; subtraction:sub_one|online_delay_cnt[1]                                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; subtraction_two:sub_two|online_delay_cnt[1]                                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; Total Number of Removed Registers = 100                                                        ;                                                                                                            ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                 ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+
; subtraction:sub_one|online_delay_cnt[2]                ; Stuck at GND              ; subtraction:sub_one|online_delay_cnt[1]                ;
;                                                        ; due to stuck port data_in ;                                                        ;
; subtraction_two:sub_two|online_delay_cnt[2]            ; Stuck at GND              ; subtraction_two:sub_two|online_delay_cnt[1]            ;
;                                                        ; due to stuck port data_in ;                                                        ;
; On_line_divider_stage_two:divider2|online_delay_cnt[1] ; Stuck at GND              ; On_line_divider_stage_two:divider2|online_delay_cnt[0] ;
;                                                        ; due to stuck port data_in ;                                                        ;
+--------------------------------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1075  ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 92    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 528   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; subtraction:sub_one|In_rdy                                                                               ; 2       ;
; subtraction_two:sub_two|In_rdy                                                                           ; 2       ;
; subtraction_three:sub_three|In_rdy                                                                       ; 2       ;
; subtraction_four:sub_four|In_rdy                                                                         ; 2       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]                  ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30]           ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22]           ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28]           ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]                  ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]                  ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20]           ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26]           ; 1       ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]                  ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18]           ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24]           ; 1       ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16]           ; 1       ;
; Multiplier:mul1|online_delay_cnt[1]                                                                      ; 3       ;
; Multiplier:mul1|online_delay_cnt[0]                                                                      ; 3       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]                  ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30]           ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22]           ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28]           ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]                  ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]                  ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20]           ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26]           ; 1       ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]                  ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18]           ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24]           ; 1       ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16]           ; 1       ;
; Multiplier:mul2|online_delay_cnt[1]                                                                      ; 3       ;
; Multiplier:mul2|online_delay_cnt[0]                                                                      ; 3       ;
; subtraction:sub_one|online_delay_cnt[0]                                                                  ; 3       ;
; On_line_divider:divider|computation_control:FSM|STATE[1]                                                 ; 36      ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[20]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[22]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[20]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[28]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[26]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[24]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[26]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[18]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[30]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[28]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[24]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[16]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[18]                 ; 1       ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[16]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[30]                 ; 1       ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[22]                 ; 1       ;
; On_line_divider:divider|online_delay_cnt[1]                                                              ; 3       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]        ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30] ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22] ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28] ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]        ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]        ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20] ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26] ; 1       ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]        ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18] ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24] ; 1       ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16] ; 1       ;
; Multiplier_stage_two:mul3|online_delay_cnt[3]                                                            ; 4       ;
; Total number of inverted registers = 166*                                                                ;         ;
+----------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register Name                                                                                            ; RAM Name                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[0]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[1]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[2]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[3]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[4]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[5]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[6]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[7]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[8]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[9]                   ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[10]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[11]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[12]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[13]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[14]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[15]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[17]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[19]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[21]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[23]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[25]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[27]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[29]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[31]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[33]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[35]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[37]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[39]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[41]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[43]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[45]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[0]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[1]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[2]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[3]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[4]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[5]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[6]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[7]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[8]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[9]            ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[10]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[11]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[12]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[13]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[14]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[15]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[17]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[19]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[21]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[23]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[25]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[27]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[29]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[0]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[1]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[2]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[3]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[4]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[5]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[6]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[7]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[8]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[9]                   ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[10]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[11]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[12]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[13]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[14]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[15]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[17]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[19]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[21]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[23]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[25]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[27]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[29]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[31]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[33]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[35]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[37]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[39]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[41]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[43]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[45]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[0]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[1]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[2]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[3]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[4]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[5]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[6]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[7]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[8]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[9]            ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[10]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[11]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[12]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[13]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[14]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[15]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[17]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[19]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[21]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[23]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[25]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[27]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[29]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[0]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[1]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[2]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[3]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[4]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[5]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[6]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[7]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[8]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[9]                  ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[10]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[11]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[12]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[13]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[14]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[15]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[16]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[17]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[18]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[19]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[20]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[21]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[22]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[23]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[24]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[25]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[26]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[27]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[28]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[29]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[30]                 ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[0]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[1]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[2]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[3]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[4]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[5]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[6]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[7]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[8]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[9]                  ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[10]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[11]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[12]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[13]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[14]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[15]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[16]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[17]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[18]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[19]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[20]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[21]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[22]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[23]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[24]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[25]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[26]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[27]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[28]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[29]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[30]                 ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0                 ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[0]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[1]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[2]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[3]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[4]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[5]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[6]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[7]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[8]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[9]         ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[10]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[11]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[12]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[13]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[14]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[15]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[17]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[19]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[21]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[23]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[25]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[27]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[29]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[31]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[33]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[35]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[37]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[39]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[41]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[43]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[45]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[0]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[1]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[2]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[3]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[4]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[5]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[6]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[7]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[8]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[9]  ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[10] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[11] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[12] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[13] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[14] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[15] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[17] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[19] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[21] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[23] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[25] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[27] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[29] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[0]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[1]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[2]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[3]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[4]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[5]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[6]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[7]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[8]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[9]              ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[10]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[11]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[12]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[13]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[14]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[15]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[16]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[17]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[18]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[19]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[20]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[21]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[22]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[23]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[24]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[25]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[26]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[27]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[28]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[29]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[30]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[31]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[32]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[33]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[34]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[35]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[36]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[37]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[38]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[39]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[40]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[41]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[42]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[43]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[44]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[45]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0_bypass[46]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[0]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[1]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[2]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[3]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[4]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[5]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[6]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[7]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[8]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[9]       ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[10]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[11]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[12]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[13]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[14]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[15]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[16]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[17]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[18]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[19]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[20]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[21]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[22]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[23]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[24]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[25]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[26]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[27]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[28]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[29]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0_bypass[30]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[0]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[1]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[2]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[3]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[4]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[5]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[6]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[7]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[8]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[9]       ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[10]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[11]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[12]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[13]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[14]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[15]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[16]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[17]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[18]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[19]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[20]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[21]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[22]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[23]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[24]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[25]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[26]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[27]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[28]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[29]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0_bypass[30]      ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[0]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[1]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[2]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[3]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[4]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[5]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[6]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[7]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[8]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[9]       ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[10]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[11]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[12]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[13]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[14]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[15]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[16]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[17]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[18]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[19]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[20]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[21]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[22]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[23]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[24]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[25]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[26]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[27]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[28]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[29]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0_bypass[30]      ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0      ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[0]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[1]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[2]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[3]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[4]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[5]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[6]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[7]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[8]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[9]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[10]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[11]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[12]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[13]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[14]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[15]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[16]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[17]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[18]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[0]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[1]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[2]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[3]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[4]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[5]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[6]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[7]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[8]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[9]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[10]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[11]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[12]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[13]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[14]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[15]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[16]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[17]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[18]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[0]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[1]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[2]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[3]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[4]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[5]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[6]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[7]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[8]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[9]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[10]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[11]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[12]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[13]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[14]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[15]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[16]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[17]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[18]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[0]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[1]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[2]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[3]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[4]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[5]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[6]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[7]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[8]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[9]              ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[10]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[11]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[12]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[13]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[14]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[15]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[16]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[17]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[18]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[0]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[1]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[2]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[3]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[4]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[5]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[6]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[7]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[8]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[9]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[10]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[11]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[12]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[13]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[14]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[15]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[16]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[17]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0_bypass[18]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[0]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[1]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[2]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[3]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[4]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[5]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[6]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[7]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[8]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[9]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[10]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[11]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[12]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[13]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[14]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[15]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[16]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[17]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0_bypass[18]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[0]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[1]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[2]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[3]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[4]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[5]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[6]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[7]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[8]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[9]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[10]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[11]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[12]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[13]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[14]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[15]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[16]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[17]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0_bypass[18]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[0]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[1]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[2]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[3]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[4]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[5]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[6]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[7]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[8]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[9]   ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[10]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[11]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[12]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[13]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[14]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[15]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[16]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[17]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0_bypass[18]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; Register Name                                                                                      ; Megafunction                                                                                  ; Type ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|addr_reg[0..6]                  ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ; RAM  ;
; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|addr_reg[0..6]           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ; RAM  ;
; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|addr_reg[0..6]                  ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0                  ; RAM  ;
; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|addr_reg[0..6]           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0           ; RAM  ;
; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|addr_reg[0..6]        ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0        ; RAM  ;
; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|addr_reg[0..6] ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0 ; RAM  ;
; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|addr_reg[0..6]             ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0             ; RAM  ;
; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|addr_reg[0..6]      ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0      ; RAM  ;
; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0..6]             ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0             ; RAM  ;
; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|addr_reg[0..6]  ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0  ; RAM  ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|res_upper_plus[1]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|tmp_write_data_p[6]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|tmp_write_data_p[5]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|tmp_write_data_p[2]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|tmp_write_data_p[1]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Newton_method|On_line_divider:divider|d_reg_two[1]                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|res_upper_minus[3]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|tmp_write_data_p[6]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|tmp_write_data_p[5]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|tmp_write_data_p[3]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|tmp_write_data_p[0]          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|cnt_p[4]                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|cnt_p[2]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|d_reg_two[0]                                        ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Newton_method|Multiplier_four:mul4|computation_control_mul:FSM|computation_cycle[0]                  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Newton_method|Multiplier_stage_two:mul3|computation_control_mul:FSM|computation_cycle[2]             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Newton_method|Multiplier:mul2|computation_control_mul:FSM|computation_cycle[2]                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |Newton_method|Multiplier:mul1|computation_control_mul:FSM|computation_cycle[3]                       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Newton_method|On_line_divider:divider|computation_control:FSM|computation_cycle[5]                   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Newton_method|On_line_divider_stage_two:divider2|computation_control:FSM|computation_cycle[5]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier:mul1|SDVM_mul:selector2|Mux7                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier:mul2|SDVM_mul:selector2|Mux3                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|rd_addr                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier_stage_two:mul3|SDVM_mul:selector2|Mux5                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector2|Mux1                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|rd_addr                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|tmp_shift_out[0]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|w_plus_shifted[0]                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|w_plus_shifted[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|tmp_shift_out[0]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_minus_shifted[0]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_minus_shifted[2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|Multiplier_four:mul4|computation_control_mul:FSM|stay                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|Multiplier_stage_two:mul3|computation_control_mul:FSM|stay                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|Multiplier:mul2|computation_control_mul:FSM|stay                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Newton_method|Multiplier:mul1|computation_control_mul:FSM|stay                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier:mul1|Adder_control_logic:adder_control_logic|write_addr[4]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier:mul2|Adder_control_logic:adder_control_logic|write_addr[0]                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|Mux21                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|write_addr[4]        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Newton_method|Multiplier_four:mul4|Adder_control_logic:adder_control_logic|write_addr[1]             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|Mux18                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Newton_method|Multiplier:mul1|SDVM_mul:selector1|Mux4                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Newton_method|Multiplier:mul2|SDVM_mul:selector1|Mux6                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Newton_method|Multiplier_stage_two:mul3|SDVM_mul:selector1|Mux0                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Newton_method|Multiplier_four:mul4|SDVM_mul:selector1|Mux2                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Newton_method|On_line_divider:divider|generate_CA_REG:CA_REG|addr_d_read[0]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|addr_d_read[6]               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Newton_method|On_line_divider:divider|w_value_logic_fix:W_block|Mux2                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Newton_method|On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|Mux3                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0|altsyncram_lck1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0|altsyncram_98i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0|altsyncram_inj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0|altsyncram_stj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0|altsyncram_cdk1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|computation_control_mul:FSM ;
+---------------------+-------+------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                       ;
+---------------------+-------+------------------------------------------------------------+
; ZERO_ROW            ; 00    ; Unsigned Binary                                            ;
; READ_PRE_LINES      ; 01    ; Unsigned Binary                                            ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                            ;
; CLEAR               ; 11    ; Unsigned Binary                                            ;
+---------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|SDVM_mul:selector1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|SDVM_mul:selector2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul1|Sample_V:Sample ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                      ;
; on_line_delay  ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|computation_control_mul:FSM ;
+---------------------+-------+------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                       ;
+---------------------+-------+------------------------------------------------------------+
; ZERO_ROW            ; 00    ; Unsigned Binary                                            ;
; READ_PRE_LINES      ; 01    ; Unsigned Binary                                            ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                            ;
; CLEAR               ; 11    ; Unsigned Binary                                            ;
+---------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|SDVM_mul:selector1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|SDVM_mul:selector2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier:mul2|Sample_V:Sample ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                      ;
; on_line_delay  ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|computation_control:FSM ;
+---------------------+-------+----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                           ;
+---------------------+-------+----------------------------------------------------------------+
; READ_ONLY           ; 01    ; Unsigned Binary                                                ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                                ;
; CLEAR               ; 11    ; Unsigned Binary                                                ;
; Error               ; 00    ; Unsigned Binary                                                ;
+---------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|SDVM:selector1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|four_bits_adder:adder1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|SDVM:selector2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|four_bits_adder:adder2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|SDVM_3bit:selector3 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Num_bits       ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|computation_control_mul:FSM ;
+---------------------+-------+----------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                 ;
+---------------------+-------+----------------------------------------------------------------------+
; ZERO_ROW            ; 00    ; Unsigned Binary                                                      ;
; READ_PRE_LINES      ; 01    ; Unsigned Binary                                                      ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                                      ;
; CLEAR               ; 11    ; Unsigned Binary                                                      ;
+---------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|SDVM_mul:selector1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|SDVM_mul:selector2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_stage_two:mul3|Sample_V:Sample ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                ;
; on_line_delay  ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|computation_control_mul:FSM ;
+---------------------+-------+-----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                            ;
+---------------------+-------+-----------------------------------------------------------------+
; ZERO_ROW            ; 00    ; Unsigned Binary                                                 ;
; READ_PRE_LINES      ; 01    ; Unsigned Binary                                                 ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                                 ;
; CLEAR               ; 11    ; Unsigned Binary                                                 ;
+---------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|SDVM_mul:selector1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|SDVM_mul:selector2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplier_four:mul4|Sample_V:Sample ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                           ;
; on_line_delay  ; 3     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|computation_control:FSM ;
+---------------------+-------+---------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------+
; READ_ONLY           ; 01    ; Unsigned Binary                                                           ;
; READ_WRITE_NEW_LINE ; 10    ; Unsigned Binary                                                           ;
; CLEAR               ; 11    ; Unsigned Binary                                                           ;
; Error               ; 00    ; Unsigned Binary                                                           ;
+---------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|SDVM:selector1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|four_bits_adder:adder1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|SDVM:selector2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; Num_bits       ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|four_bits_adder:adder2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|SDVM_3bit:selector3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Num_bits       ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|six_bits_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; bits           ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                    ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                 ;
; WIDTH_A                            ; 16                                                        ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                                         ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                                       ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; WIDTH_B                            ; 16                                                        ; Untyped                                 ;
; WIDTHAD_B                          ; 7                                                         ; Untyped                                 ;
; NUMWORDS_B                         ; 128                                                       ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                 ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lck1                                           ; Untyped                                 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                  ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                               ;
; WIDTH_A                            ; 8                                                  ; Untyped                                               ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                               ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; WIDTH_B                            ; 8                                                  ; Untyped                                               ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                               ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                               ;
; INIT_FILE                          ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_98i1                                    ; Untyped                                               ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                    ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                 ;
; WIDTH_A                            ; 16                                                        ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                                         ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                                       ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                 ;
; WIDTH_B                            ; 16                                                        ; Untyped                                 ;
; WIDTHAD_B                          ; 7                                                         ; Untyped                                 ;
; NUMWORDS_B                         ; 128                                                       ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                 ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lck1                                           ; Untyped                                 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                  ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                               ;
; WIDTH_A                            ; 8                                                  ; Untyped                                               ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                               ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                               ;
; WIDTH_B                            ; 8                                                  ; Untyped                                               ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                               ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                               ;
; INIT_FILE                          ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_98i1                                    ; Untyped                                               ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                            ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                         ;
; WIDTH_A                            ; 8                                                  ; Untyped                                         ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                         ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                         ;
; WIDTH_B                            ; 8                                                  ; Untyped                                         ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                         ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                         ;
; INIT_FILE                          ; db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_inj1                                    ; Untyped                                         ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                         ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                      ;
; WIDTH_A                            ; 8                                                     ; Untyped                                      ;
; WIDTHAD_A                          ; 7                                                     ; Untyped                                      ;
; NUMWORDS_A                         ; 128                                                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                      ;
; WIDTH_B                            ; 8                                                     ; Untyped                                      ;
; WIDTHAD_B                          ; 7                                                     ; Untyped                                      ;
; NUMWORDS_B                         ; 128                                                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                      ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_stj1                                       ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                              ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                           ;
; WIDTH_A                            ; 16                                                        ; Untyped                                           ;
; WIDTHAD_A                          ; 7                                                         ; Untyped                                           ;
; NUMWORDS_A                         ; 128                                                       ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                           ;
; WIDTH_B                            ; 16                                                        ; Untyped                                           ;
; WIDTHAD_B                          ; 7                                                         ; Untyped                                           ;
; NUMWORDS_B                         ; 128                                                       ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                           ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_lck1                                           ; Untyped                                           ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                            ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                                         ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                         ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                                         ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                         ;
; WIDTH_B                            ; 8                                                  ; Untyped                                                         ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                                         ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                         ;
; INIT_FILE                          ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_98i1                                    ; Untyped                                                         ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                         ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 16                                                        ; Untyped                                      ;
; WIDTHAD_A                          ; 7                                                         ; Untyped                                      ;
; NUMWORDS_A                         ; 128                                                       ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                      ;
; WIDTH_B                            ; 16                                                        ; Untyped                                      ;
; WIDTHAD_B                          ; 7                                                         ; Untyped                                      ;
; NUMWORDS_B                         ; 128                                                       ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                      ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_lck1                                           ; Untyped                                      ;
+------------------------------------+-----------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                       ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                                    ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                    ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                                    ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; WIDTH_B                            ; 8                                                  ; Untyped                                                    ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                                    ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                    ;
; INIT_FILE                          ; db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_98i1                                    ; Untyped                                                    ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                       ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                                    ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                    ;
; WIDTHAD_A                          ; 7                                                  ; Untyped                                                    ;
; NUMWORDS_A                         ; 128                                                ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                    ;
; WIDTH_B                            ; 8                                                  ; Untyped                                                    ;
; WIDTHAD_B                          ; 7                                                  ; Untyped                                                    ;
; NUMWORDS_B                         ; 128                                                ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                    ;
; INIT_FILE                          ; db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_inj1                                    ; Untyped                                                    ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                    ;
+------------------------------------+-------------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                 ;
; WIDTH_A                            ; 8                                                     ; Untyped                                                 ;
; WIDTHAD_A                          ; 7                                                     ; Untyped                                                 ;
; NUMWORDS_A                         ; 128                                                   ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                 ;
; WIDTH_B                            ; 8                                                     ; Untyped                                                 ;
; WIDTHAD_B                          ; 7                                                     ; Untyped                                                 ;
; NUMWORDS_B                         ; 128                                                   ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                 ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_stj1                                       ; Untyped                                                 ;
+------------------------------------+-------------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                        ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                     ;
; WIDTH_A                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_B                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                     ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                        ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                     ;
; WIDTH_A                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_B                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                     ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                        ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                     ;
; WIDTH_A                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_B                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                     ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                        ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                     ;
; WIDTH_A                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_B                            ; 2                                                          ; Untyped                                     ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                     ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                     ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                     ;
+------------------------------------+------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                                   ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                                ;
; WIDTH_A                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_B                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                                ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                                   ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                                ;
; WIDTH_A                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_B                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                                ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                                   ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                                ;
; WIDTH_A                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_B                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                                ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                                   ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped                                                ;
; WIDTH_A                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_A                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_A                         ; 128                                                        ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_B                            ; 2                                                          ; Untyped                                                ;
; WIDTHAD_B                          ; 7                                                          ; Untyped                                                ;
; NUMWORDS_B                         ; 128                                                        ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                ;
; INIT_FILE                          ; db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                              ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_cdk1                                            ; Untyped                                                ;
+------------------------------------+------------------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                                       ;
; Entity Instance                           ; Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "On_line_divider_stage_two:divider2|w_value_logic_fix:W_block"                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wr_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "On_line_divider_stage_two:divider2"                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_master        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable_input      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fixing_dis        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier_four:mul4"                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle_mul ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_mul               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier_stage_two:mul3"                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle_mul ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_mul               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder"                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; y_plus[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; y_minus[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; z_plus[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_minus[3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "On_line_divider:divider|w_value_logic_fix:W_block"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wr_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "On_line_divider:divider"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_master        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable_input      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fixing_dis        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier:mul2"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle_mul ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_mul               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplier:mul1"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; STATE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; computation_cycle_mul ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_mul               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Sep 16 17:26:19 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Newton_method -c Newton_method
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/multiplier.v
    Info (12023): Found entity 1: Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/adder_control_logic.v
    Info (12023): Found entity 1: Adder_control_logic
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/x_string_delay_control.v
    Info (12023): Found entity 1: x_string_delay_control
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/v_value_ram.v
    Info (12023): Found entity 1: v_value_ram
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/selection.v
    Info (12023): Found entity 1: Selection
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/sample_v.v
    Info (12023): Found entity 1: Sample_V
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/on_line_adder_block.v
    Info (12023): Found entity 1: on_line_adder_block
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/nine_bits_adder.v
    Info (12023): Found entity 1: nine_bits_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/m_block.v
    Info (12023): Found entity 1: M_block
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/four_to_two_adder.v
    Info (12023): Found entity 1: four_to_two_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/four_bits_parallel_adder.v
    Info (12023): Found entity 1: four_bits_parallel_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/four_bits_adder.v
    Info (12023): Found entity 1: four_bits_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/d_ff_two_bits.v
    Info (12023): Found entity 1: D_FF_two_bits
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/d_ff_four_bits_enable.v
    Info (12023): Found entity 1: D_FF_four_bits_enable
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/d_ff_four_bits.v
    Info (12023): Found entity 1: D_FF_four_bits
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/ca_reg_test.v
    Info (12023): Found entity 1: CA_REG_test
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/d_flipflop.v
    Info (12023): Found entity 1: D_flipflop
Warning (10238): Verilog Module Declaration warning at Newton_method.v(89): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Newton_method"
Info (12021): Found 1 design units, including 1 entities, in source file newton_method.v
    Info (12023): Found entity 1: Newton_method
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/computation_control_mul.v
    Info (12023): Found entity 1: computation_control_mul
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/generate_ca_reg_mul.v
    Info (12023): Found entity 1: generate_CA_REG_mul
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/sdvm_mul.v
    Info (12023): Found entity 1: SDVM_mul
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/single_clk_ram_mul.v
    Info (12023): Found entity 1: single_clk_ram_mul
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/w_value_ram.v
    Info (12023): Found entity 1: w_value_ram
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/computation_control.v
    Info (12023): Found entity 1: computation_control
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/generate_ca_reg.v
    Info (12023): Found entity 1: generate_CA_REG
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/on_line_divider.v
    Info (12023): Found entity 1: On_line_divider
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/q_vec_control.v
    Info (12023): Found entity 1: q_vec_control
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/sdvm.v
    Info (12023): Found entity 1: SDVM
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/sdvm_3bit.v
    Info (12023): Found entity 1: SDVM_3bit
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/single_clk_ram.v
    Info (12023): Found entity 1: single_clk_ram
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/single_clk_ram_2bit.v
    Info (12023): Found entity 1: single_clk_ram_2bit
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/six_bits_adder.v
    Info (12023): Found entity 1: six_bits_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/v_block.v
    Info (12023): Found entity 1: V_block
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/v_value_logic.v
    Info (12023): Found entity 1: V_value_logic
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/w_value_logic_fix.v
    Info (12023): Found entity 1: w_value_logic_fix
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/on_line_adder.v
    Info (12023): Found entity 1: On_line_adder
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/subtraction.v
    Info (12023): Found entity 1: subtraction
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/subtraction_two.v
    Info (12023): Found entity 1: subtraction_two
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/multiplier_stage_two.v
    Info (12023): Found entity 1: Multiplier_stage_two
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/subtraction_three.v
    Info (12023): Found entity 1: subtraction_three
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/multiplier/multiplier_four.v
    Info (12023): Found entity 1: Multiplier_four
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/divider/on_line_divider_stage_two.v
    Info (12023): Found entity 1: On_line_divider_stage_two
Info (12021): Found 1 design units, including 1 entities, in source file /urop research/verilog/src_newton/adder/subtraction_four.v
    Info (12023): Found entity 1: subtraction_four
Info (12127): Elaborating entity "Newton_method" for the top level hierarchy
Info (12128): Elaborating entity "Multiplier" for hierarchy "Multiplier:mul1"
Info (12128): Elaborating entity "counter" for hierarchy "Multiplier:mul1|counter:main_counter"
Info (12128): Elaborating entity "computation_control_mul" for hierarchy "Multiplier:mul1|computation_control_mul:FSM"
Info (12128): Elaborating entity "generate_CA_REG_mul" for hierarchy "Multiplier:mul1|generate_CA_REG_mul:CA_REG"
Info (12128): Elaborating entity "single_clk_ram_mul" for hierarchy "Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1"
Info (12128): Elaborating entity "x_string_delay_control" for hierarchy "Multiplier:mul1|x_string_delay_control:Delay_block"
Info (12128): Elaborating entity "D_FF_four_bits" for hierarchy "Multiplier:mul1|x_string_delay_control:Delay_block|D_FF_four_bits:D_FF"
Info (12128): Elaborating entity "D_FF_two_bits" for hierarchy "Multiplier:mul1|x_string_delay_control:Delay_block|D_FF_two_bits:D_state"
Info (12128): Elaborating entity "SDVM_mul" for hierarchy "Multiplier:mul1|SDVM_mul:selector1"
Info (12128): Elaborating entity "Adder_control_logic" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic"
Info (12128): Elaborating entity "four_bits_parallel_adder" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1"
Info (12128): Elaborating entity "four_bits_adder" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1"
Info (12128): Elaborating entity "on_line_adder_block" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block"
Info (12128): Elaborating entity "full_adder" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|four_bits_parallel_adder:adder1|four_bits_adder:adder1|on_line_adder_block:adder_chain[0].Block|full_adder:FA1"
Info (12128): Elaborating entity "M_block" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|M_block:M"
Info (12128): Elaborating entity "v_value_ram" for hierarchy "Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram"
Info (12128): Elaborating entity "Sample_V" for hierarchy "Multiplier:mul1|Sample_V:Sample"
Info (12128): Elaborating entity "Selection" for hierarchy "Multiplier:mul1|Selection:V_block"
Info (12128): Elaborating entity "subtraction" for hierarchy "subtraction:sub_one"
Info (12128): Elaborating entity "On_line_adder" for hierarchy "subtraction:sub_one|On_line_adder:adder"
Info (12128): Elaborating entity "D_flipflop" for hierarchy "subtraction:sub_one|On_line_adder:adder|D_flipflop:D1"
Info (12128): Elaborating entity "subtraction_two" for hierarchy "subtraction_two:sub_two"
Info (12128): Elaborating entity "On_line_divider" for hierarchy "On_line_divider:divider"
Info (12128): Elaborating entity "computation_control" for hierarchy "On_line_divider:divider|computation_control:FSM"
Info (12128): Elaborating entity "generate_CA_REG" for hierarchy "On_line_divider:divider|generate_CA_REG:CA_REG"
Warning (10036): Verilog HDL or VHDL warning at generate_CA_REG.v(29): object "we_d" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at generate_CA_REG.v(34): object "tmp_write_data_x" assigned a value but never read
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p"
Info (12128): Elaborating entity "single_clk_ram_2bit" for hierarchy "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1"
Info (12128): Elaborating entity "SDVM" for hierarchy "On_line_divider:divider|SDVM:selector1"
Info (12128): Elaborating entity "V_value_logic" for hierarchy "On_line_divider:divider|V_value_logic:adder1_logic"
Info (12128): Elaborating entity "V_block" for hierarchy "On_line_divider:divider|V_block:Sample"
Info (12128): Elaborating entity "w_value_logic_fix" for hierarchy "On_line_divider:divider|w_value_logic_fix:W_block"
Warning (10036): Verilog HDL or VHDL warning at w_value_logic_fix.v(32): object "d_plus_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at w_value_logic_fix.v(32): object "d_minus_delayed" assigned a value but never read
Info (12128): Elaborating entity "SDVM_3bit" for hierarchy "On_line_divider:divider|w_value_logic_fix:W_block|SDVM_3bit:selector3"
Info (12128): Elaborating entity "six_bits_adder" for hierarchy "On_line_divider:divider|w_value_logic_fix:W_block|six_bits_adder:adder"
Info (12128): Elaborating entity "w_value_ram" for hierarchy "On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram"
Info (12128): Elaborating entity "Multiplier_stage_two" for hierarchy "Multiplier_stage_two:mul3"
Info (12128): Elaborating entity "subtraction_three" for hierarchy "subtraction_three:sub_three"
Info (12128): Elaborating entity "Multiplier_four" for hierarchy "Multiplier_four:mul4"
Info (12128): Elaborating entity "On_line_divider_stage_two" for hierarchy "On_line_divider_stage_two:divider2"
Info (12128): Elaborating entity "subtraction_four" for hierarchy "subtraction_four:sub_four"
Warning (276020): Inferred RAM node "Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 20 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier:mul2|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier:mul2|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier_stage_two:mul3|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier_stage_two:mul3|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier_four:mul4|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Multiplier_four:mul4|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|w_value_logic_fix:W_block|w_value_ram:w_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram:ram_p|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "On_line_divider_stage_two:divider2|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif
Info (12130): Elaborated megafunction instantiation "Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Multiplier:mul1|generate_CA_REG_mul:CA_REG|single_clk_ram_mul:ram1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Newton_method.ram0_single_clk_ram_mul_50b14878.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lck1.tdf
    Info (12023): Found entity 1: altsyncram_lck1
Info (12130): Elaborated megafunction instantiation "Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Multiplier:mul1|Adder_control_logic:adder_control_logic|v_value_ram:v_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Newton_method.ram0_v_value_ram_f8aeb381.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_98i1.tdf
    Info (12023): Found entity 1: altsyncram_98i1
Info (12130): Elaborated megafunction instantiation "On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "On_line_divider:divider|w_value_logic_fix:W_block|w_value_ram:w_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Newton_method.ram0_w_value_ram_ba3e6e49.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_inj1.tdf
    Info (12023): Found entity 1: altsyncram_inj1
Info (12130): Elaborated megafunction instantiation "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram:ram_p|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Newton_method.ram0_single_clk_ram_9e5f0453.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_stj1.tdf
    Info (12023): Found entity 1: altsyncram_stj1
Info (12130): Elaborated megafunction instantiation "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "On_line_divider:divider|generate_CA_REG:CA_REG|single_clk_ram_2bit:ram1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Newton_method.ram0_single_clk_ram_2bit_7a4e70a8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cdk1.tdf
    Info (12023): Found entity 1: altsyncram_cdk1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/UROP research/verilog/Newton_method/output_files/Newton_method.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 2521 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Wed Sep 16 17:26:33 2015
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/UROP research/verilog/Newton_method/output_files/Newton_method.map.smsg.


