/*
Developer   - Sriram Venkata Krishna
Date        - 13-08-2025
Platform    - HDL Bits
*/

//019. More Replication

module top_module 
    (
        input a, b, c, d, e,
        output [24:0] out 
    );

    wire [24:0] in_1, in_2;
    
    assign in_1 = {{5{a}}, {5{b}}, {5{c}}, {5{d}}, {5{e}}};
    assign in_2 = {{5{a, b, c, d, e}}};
    
    assign out = ~(in_1[24:0] ^ in_2[24:0]);

endmodule
