// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "05/03/2019 23:20:02"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module apple_2e (
	RESET_N,
	Clock_50Mhz,
	Clock_14Mhz,
	keyboard_data_l,
	peripheral_out,
	PC_DEBUG,
	cpu_addr,
	OPCODE_DEBUG,
	io_select,
	device_select,
	cpu_data_out,
	color_line,
	HBL,
	VBL,
	video_data,
	ld194,
	read_key,
	q3,
	pre_phase0,
	FLASH_CLOCK);
input 	RESET_N;
input 	Clock_50Mhz;
input 	Clock_14Mhz;
input 	[7:0] keyboard_data_l;
input 	[7:0] peripheral_out;
output 	[15:0] PC_DEBUG;
output 	[15:0] cpu_addr;
output 	[7:0] OPCODE_DEBUG;
output 	[7:0] io_select;
output 	[7:0] device_select;
output 	[7:0] cpu_data_out;
output 	color_line;
output 	HBL;
output 	VBL;
output 	video_data;
output 	ld194;
output 	read_key;
output 	q3;
output 	pre_phase0;
output 	FLASH_CLOCK;

// Design Ports Information
// Clock_50Mhz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[8]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[9]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[11]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[13]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_DEBUG[15]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[11]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[12]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[13]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_addr[15]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OPCODE_DEBUG[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[2]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[4]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_select[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_select[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[1]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[6]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_data_out[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// color_line	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HBL	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VBL	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// video_data	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld194	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_key	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q3	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pre_phase0	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_CLOCK	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[0]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[5]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peripheral_out[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// keyboard_data_l[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock_14Mhz	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("apple_2e_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Clock_50Mhz~input_o ;
wire \PC_DEBUG[0]~output_o ;
wire \PC_DEBUG[1]~output_o ;
wire \PC_DEBUG[2]~output_o ;
wire \PC_DEBUG[3]~output_o ;
wire \PC_DEBUG[4]~output_o ;
wire \PC_DEBUG[5]~output_o ;
wire \PC_DEBUG[6]~output_o ;
wire \PC_DEBUG[7]~output_o ;
wire \PC_DEBUG[8]~output_o ;
wire \PC_DEBUG[9]~output_o ;
wire \PC_DEBUG[10]~output_o ;
wire \PC_DEBUG[11]~output_o ;
wire \PC_DEBUG[12]~output_o ;
wire \PC_DEBUG[13]~output_o ;
wire \PC_DEBUG[14]~output_o ;
wire \PC_DEBUG[15]~output_o ;
wire \cpu_addr[0]~output_o ;
wire \cpu_addr[1]~output_o ;
wire \cpu_addr[2]~output_o ;
wire \cpu_addr[3]~output_o ;
wire \cpu_addr[4]~output_o ;
wire \cpu_addr[5]~output_o ;
wire \cpu_addr[6]~output_o ;
wire \cpu_addr[7]~output_o ;
wire \cpu_addr[8]~output_o ;
wire \cpu_addr[9]~output_o ;
wire \cpu_addr[10]~output_o ;
wire \cpu_addr[11]~output_o ;
wire \cpu_addr[12]~output_o ;
wire \cpu_addr[13]~output_o ;
wire \cpu_addr[14]~output_o ;
wire \cpu_addr[15]~output_o ;
wire \OPCODE_DEBUG[0]~output_o ;
wire \OPCODE_DEBUG[1]~output_o ;
wire \OPCODE_DEBUG[2]~output_o ;
wire \OPCODE_DEBUG[3]~output_o ;
wire \OPCODE_DEBUG[4]~output_o ;
wire \OPCODE_DEBUG[5]~output_o ;
wire \OPCODE_DEBUG[6]~output_o ;
wire \OPCODE_DEBUG[7]~output_o ;
wire \io_select[0]~output_o ;
wire \io_select[1]~output_o ;
wire \io_select[2]~output_o ;
wire \io_select[3]~output_o ;
wire \io_select[4]~output_o ;
wire \io_select[5]~output_o ;
wire \io_select[6]~output_o ;
wire \io_select[7]~output_o ;
wire \device_select[0]~output_o ;
wire \device_select[1]~output_o ;
wire \device_select[2]~output_o ;
wire \device_select[3]~output_o ;
wire \device_select[4]~output_o ;
wire \device_select[5]~output_o ;
wire \device_select[6]~output_o ;
wire \device_select[7]~output_o ;
wire \cpu_data_out[0]~output_o ;
wire \cpu_data_out[1]~output_o ;
wire \cpu_data_out[2]~output_o ;
wire \cpu_data_out[3]~output_o ;
wire \cpu_data_out[4]~output_o ;
wire \cpu_data_out[5]~output_o ;
wire \cpu_data_out[6]~output_o ;
wire \cpu_data_out[7]~output_o ;
wire \color_line~output_o ;
wire \HBL~output_o ;
wire \VBL~output_o ;
wire \video_data~output_o ;
wire \ld194~output_o ;
wire \read_key~output_o ;
wire \q3~output_o ;
wire \pre_phase0~output_o ;
wire \FLASH_CLOCK~output_o ;
wire \Clock_14Mhz~input_o ;
wire \Clock_14Mhz~inputclkctrl_outclk ;
wire \RESET_N~input_o ;
wire \c_g0|casn_q2~0_combout ;
wire \c_g0|casn_q2~q ;
wire \c_g0|clock_7Mhz~0_combout ;
wire \c_g0|clock_7Mhz~q ;
wire \c_g0|color_ref~0_combout ;
wire \c_g0|color_ref~q ;
wire \c_g0|pre_phase0~2_combout ;
wire \c_g0|pre_phase0~3_combout ;
wire \c_g0|phase0~feeder_combout ;
wire \c_g0|phase0~q ;
wire \c_g0|ldps_n~0_combout ;
wire \c_g0|Add0~0_combout ;
wire \c_g0|H~7_combout ;
wire \c_g0|V~0_combout ;
wire \c_g0|H[0]~1_combout ;
wire \c_g0|Add0~1 ;
wire \c_g0|Add0~2_combout ;
wire \c_g0|H~6_combout ;
wire \c_g0|Add0~3 ;
wire \c_g0|Add0~4_combout ;
wire \c_g0|H~5_combout ;
wire \c_g0|Add0~5 ;
wire \c_g0|Add0~6_combout ;
wire \c_g0|H~2_combout ;
wire \c_g0|Add0~7 ;
wire \c_g0|Add0~8_combout ;
wire \c_g0|H~3_combout ;
wire \c_g0|Add0~9 ;
wire \c_g0|Add0~10_combout ;
wire \c_g0|H~0_combout ;
wire \c_g0|Add0~11 ;
wire \c_g0|Add0~12_combout ;
wire \c_g0|H[6]~4_combout ;
wire \c_g0|always3~0_combout ;
wire \c_g0|ax_q1~0_combout ;
wire \c_g0|ax_q1~q ;
wire \c_g0|rasn_q0~0_combout ;
wire \c_g0|rasn_q0~q ;
wire \c_g0|q3~0_combout ;
wire \c_g0|q3~feeder_combout ;
wire \c_g0|q3~q ;
wire \c_g0|q3~clkctrl_outclk ;
wire \peripheral_out[2]~input_o ;
wire \peripheral_out[3]~input_o ;
wire \keyboard_data_l[7]~input_o ;
wire \peripheral_out[7]~input_o ;
wire \cpu_data_in[7]~19_combout ;
wire \peripheral_out[0]~input_o ;
wire \cpu|Add25~9 ;
wire \cpu|Add25~10_combout ;
wire \cpu_data_in[7]~27_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[7]~0_combout ;
wire \cpu|Mux61~0_combout ;
wire \cpu|Add25~11 ;
wire \cpu|Add25~12_combout ;
wire \cpu_data_in[1]~22_combout ;
wire \cpu|Selector66~2_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[5]~0_combout ;
wire \peripheral_out[4]~input_o ;
wire \keyboard_data_l[4]~input_o ;
wire \cpu|Mux48~0_combout ;
wire \peripheral_out[6]~input_o ;
wire \keyboard_data_l[6]~input_o ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ;
wire \cpu|Add25~3 ;
wire \cpu|Add25~4_combout ;
wire \cpu|Mux44~0_combout ;
wire \cpu|Mux44~1_combout ;
wire \cpu|theCpuCycle~37_combout ;
wire \cpu|theCpuCycle.cycle2~q ;
wire \cpu|Selector1~0_combout ;
wire \cpu|nextCpuCycle.cyclePreIndirect~0_combout ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Mux52~1_combout ;
wire \cpu|nextCpuCycle.cyclePreIndirect~1_combout ;
wire \cpu|theCpuCycle.cycleStack4~0_combout ;
wire \cpu|theCpuCycle.cyclePreIndirect~q ;
wire \cpu|Selector2~0_combout ;
wire \cpu|theCpuCycle.cycleIndirect~q ;
wire \cpu|Selector1~1_combout ;
wire \cpu|theCpuCycle.cycle3~q ;
wire \cpu|PC[12]~0_combout ;
wire \cpu|myAddrIncr[6]~13 ;
wire \cpu|myAddrIncr[7]~14_combout ;
wire \cpu|Selector36~0_combout ;
wire \cpu|PC[0]~1_combout ;
wire \cpu|PC[0]~2_combout ;
wire \cpu|Selector60~2_combout ;
wire \cpu|Mux60~7_combout ;
wire \cpu|Mux73~0_combout ;
wire \cpu|Mux73~1_combout ;
wire \cpu|Mux17~0_combout ;
wire \cpu|Mux17~1_combout ;
wire \cpu|Mux17~4_combout ;
wire \cpu|Mux34~4_combout ;
wire \cpu|Mux70~11_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Mux34~2_combout ;
wire \cpu|Mux34~3_combout ;
wire \cpu|Mux34~5_combout ;
wire \cpu|Mux69~0_combout ;
wire \cpu|Selector3~3_combout ;
wire \cpu|Selector3~1_combout ;
wire \cpu|Mux55~2_combout ;
wire \cpu|Mux55~3_combout ;
wire \cpu|Selector3~2_combout ;
wire \cpu|Selector3~4_combout ;
wire \cpu|theCpuCycle.cycleRead~q ;
wire \cpu|updateRegisters~1_combout ;
wire \cpu|A[0]~0_combout ;
wire \cpu|Mux11~0_combout ;
wire \cpu|Mux63~0_combout ;
wire \cpu|Mux63~1_combout ;
wire \cpu|Mux63~2_combout ;
wire \cpu|Mux64~0_combout ;
wire \cpu|Mux64~2_combout ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mux36~1_combout ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Y[0]~0_combout ;
wire \cpu|S[0]~8_combout ;
wire \cpu|S[0]~feeder_combout ;
wire \cpu|Mux69~1_combout ;
wire \cpu|Mux70~9_combout ;
wire \cpu|Mux70~10_combout ;
wire \cpu|Mux69~2_combout ;
wire \cpu|Mux72~0_combout ;
wire \cpu|Mux69~3_combout ;
wire \cpu|Mux69~4_combout ;
wire \cpu|Mux69~5_combout ;
wire \cpu|Mux59~0_combout ;
wire \cpu|Mux62~2_combout ;
wire \cpu|Mux62~0_combout ;
wire \cpu|Mux62~1_combout ;
wire \cpu|Mux62~3_combout ;
wire \cpu|Mux35~1_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux35~2_combout ;
wire \cpu|X[0]~0_combout ;
wire \cpu|processAluInput:temp[0]~0_combout ;
wire \cpu|Mux67~0_combout ;
wire \cpu|Mux67~1_combout ;
wire \cpu|Mux38~2_combout ;
wire \cpu|Mux61~1_combout ;
wire \cpu|Mux65~8_combout ;
wire \cpu|Mux65~4_combout ;
wire \cpu|Mux65~5_combout ;
wire \cpu|Mux65~6_combout ;
wire \cpu|Mux65~2_combout ;
wire \cpu|Mux65~3_combout ;
wire \cpu|Mux65~7_combout ;
wire \cpu|Mux65~0_combout ;
wire \cpu|Mux65~1_combout ;
wire \cpu|Mux65~9_combout ;
wire \cpu_data_in[0]~21_combout ;
wire \cpu|A[0]~feeder_combout ;
wire \cpu|processAluInput:temp[0]~2_combout ;
wire \cpu|Mux60~3_combout ;
wire \cpu|Mux60~2_combout ;
wire \cpu|Mux60~4_combout ;
wire \cpu|Mux60~5_combout ;
wire \cpu|Mux60~0_combout ;
wire \cpu|Mux60~1_combout ;
wire \cpu|Mux60~6_combout ;
wire \cpu|processAluInput:temp[0]~1_combout ;
wire \cpu|processAluInput:temp[0]~3_combout ;
wire \cpu|processAluInput:temp[1]~1_combout ;
wire \cpu|processAluInput:temp[1]~2_combout ;
wire \cpu|processAluInput:temp[1]~0_combout ;
wire \cpu|processAluInput:temp[1]~3_combout ;
wire \cpu|Mux71~6_combout ;
wire \cpu|Mux71~7_combout ;
wire \cpu|Mux71~3_combout ;
wire \cpu|Mux71~4_combout ;
wire \cpu|Mux71~5_combout ;
wire \cpu_data_in[5]~25_combout ;
wire \cpu|Mux71~0_combout ;
wire \cpu|Mux71~1_combout ;
wire \cpu|Mux71~2_combout ;
wire \cpu|Mux71~8_combout ;
wire \cpu|updateRegisters~2_combout ;
wire \cpu|Mux68~0_combout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Mux43~1_combout ;
wire \cpu|Mux43~2_combout ;
wire \cpu|Mux43~3_combout ;
wire \cpu|Mux43~4_combout ;
wire \cpu|Mux43~5_combout ;
wire \cpu|Mux43~6_combout ;
wire \cpu|Mux43~7_combout ;
wire \cpu|C~0_combout ;
wire \cpu|processAluInput:temp[7]~1_combout ;
wire \cpu|processAluInput:temp[7]~2_combout ;
wire \cpu|S[6]~26 ;
wire \cpu|S[7]~27_combout ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|S~10_combout ;
wire \cpu|S[3]~12_combout ;
wire \cpu|Mux46~0_combout ;
wire \cpu|Selector7~2_combout ;
wire \cpu|Selector7~3_combout ;
wire \cpu|Selector6~2_combout ;
wire \cpu|Selector6~3_combout ;
wire \cpu|theCpuCycle.cyclePreWrite~q ;
wire \cpu|Selector7~0_combout ;
wire \cpu_data_in[6]~26_combout ;
wire \cpu|Mux56~0_combout ;
wire \cpu|Mux56~1_combout ;
wire \cpu|Mux56~2_combout ;
wire \cpu|Mux56~3_combout ;
wire \cpu|Mux56~4_combout ;
wire \cpu|Mux56~5_combout ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Mux50~1_combout ;
wire \cpu|nextAddr.nextAddrIncrH~0_combout ;
wire \cpu|Selector5~3_combout ;
wire \cpu|Selector5~2_combout ;
wire \cpu|theCpuCycle.cycleRmw~q ;
wire \cpu|Selector7~1_combout ;
wire \cpu|Selector7~4_combout ;
wire \cpu|S[3]~11_combout ;
wire \cpu|S[3]~13_combout ;
wire \cpu|S[3]~14_combout ;
wire \cpu|processAluInput:temp[7]~0_combout ;
wire \cpu|processAluInput:temp[7]~3_combout ;
wire \cpu|Mux70~2_combout ;
wire \cpu|Mux70~6_combout ;
wire \cpu|Mux70~3_combout ;
wire \cpu|Mux70~4_combout ;
wire \cpu|Mux70~5_combout ;
wire \cpu|Mux70~7_combout ;
wire \cpu|Mux70~8_combout ;
wire \cpu|Mux5~0_combout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Mux40~0_combout ;
wire \cpu|Mux40~1_combout ;
wire \cpu|Mux40~2_combout ;
wire \cpu|Mux40~3_combout ;
wire \cpu|D~0_combout ;
wire \cpu|D~q ;
wire \cpu|Mux28~0_combout ;
wire \cpu|processAluInput:temp[0]~4_combout ;
wire \cpu|Add0~1 ;
wire \cpu|Add0~4_combout ;
wire \cpu|Mux7~3_combout ;
wire \cpu|Add2~2_combout ;
wire \cpu|Add2~3_combout ;
wire \cpu|Mux0~3_combout ;
wire \cpu|Mux0~1_combout ;
wire \cpu|Mux0~0_combout ;
wire \cpu|Mux0~2_combout ;
wire \cpu|Mux0~4_combout ;
wire \cpu|Add2~5_cout ;
wire \cpu|Add2~7_cout ;
wire \cpu|Add2~8_combout ;
wire \cpu|Mux41~0_combout ;
wire \cpu|Mux41~1_combout ;
wire \cpu|I~0_combout ;
wire \cpu|I~q ;
wire \cpu|Mux6~0_combout ;
wire \cpu|Add0~5 ;
wire \cpu|Add0~6_combout ;
wire \cpu|Mux6~3_combout ;
wire \cpu|Add2~1_combout ;
wire \cpu|Add2~9 ;
wire \cpu|Add2~10_combout ;
wire \cpu|Add2~11 ;
wire \cpu|Add2~12_combout ;
wire \cpu|LessThan0~0_combout ;
wire \cpu|Mux19~0_combout ;
wire \cpu|Mux15~2_combout ;
wire \cpu|Mux24~0_combout ;
wire \cpu|RESULT~1_combout ;
wire \cpu|Mux16~0_combout ;
wire \cpu|Add3~39_combout ;
wire \cpu|Mux76~0_combout ;
wire \cpu|Add3~1_combout ;
wire \cpu|Mux75~2_combout ;
wire \cpu|Mux75~3_combout ;
wire \cpu|Add3~36_combout ;
wire \cpu|Add3~37_combout ;
wire \cpu|Add3~38_combout ;
wire \cpu|Add3~5_combout ;
wire \cpu|Add3~2_combout ;
wire \cpu|Add3~3_combout ;
wire \cpu|Add3~0_combout ;
wire \cpu|Add3~4_combout ;
wire \cpu|Add3~6_combout ;
wire \cpu|Add3~7_combout ;
wire \cpu|Add3~9_cout ;
wire \cpu|Add3~11 ;
wire \cpu|Add3~40_combout ;
wire \cpu|Mux16~1_combout ;
wire \cpu|Mux25~0_combout ;
wire \cpu|Add15~1_cout ;
wire \cpu|Add15~2_combout ;
wire \cpu|Add15~7_combout ;
wire \cpu|processAluInput:temp[2]~2_combout ;
wire \cpu_data_in[2]~10_combout ;
wire \cpu|processAluInput:temp[2]~1_combout ;
wire \cpu|processAluInput:temp[2]~0_combout ;
wire \cpu|processAluInput:temp[2]~3_combout ;
wire \cpu|Mux6~1_combout ;
wire \cpu|Mux6~2_combout ;
wire \cpu|Add3~35_combout ;
wire \cpu|Add3~32_combout ;
wire \cpu|Add3~33_combout ;
wire \cpu|Add3~34_combout ;
wire \cpu|Add3~41 ;
wire \cpu|Add3~42_combout ;
wire \cpu|RESULT~2_combout ;
wire \cpu|Mux15~0_combout ;
wire \cpu|Mux15~1_combout ;
wire \cpu|processAlu:varZ~0_combout ;
wire \cpu|Mux5~1_combout ;
wire \cpu|Add0~7 ;
wire \cpu|Add0~8_combout ;
wire \cpu|Mux5~2_combout ;
wire \cpu|Mux5~3_combout ;
wire \cpu|Mux5~4_combout ;
wire \cpu|RESULT~3_combout ;
wire \cpu|Add3~28_combout ;
wire \cpu|Add3~29_combout ;
wire \cpu|Add3~30_combout ;
wire \cpu|Add3~31_combout ;
wire \cpu|Add3~43 ;
wire \cpu|Add3~44_combout ;
wire \cpu|Mux14~0_combout ;
wire \cpu|Mux14~1_combout ;
wire \cpu|Mux14~2_combout ;
wire \cpu|Mux13~6_combout ;
wire \cpu|Mux3~0_combout ;
wire \cpu|Mux3~2_combout ;
wire \cpu|Mux3~1_combout ;
wire \cpu|Mux9~0_combout ;
wire \cpu|Mux10~0_combout ;
wire \cpu|Mux10~1_combout ;
wire \cpu|Mux10~2_combout ;
wire \cpu|Add3~12_combout ;
wire \cpu|Add3~13_combout ;
wire \cpu|Add3~14_combout ;
wire \cpu|Add3~19_combout ;
wire \cpu|Add3~16_combout ;
wire \cpu|Add3~17_combout ;
wire \cpu|Add3~18_combout ;
wire \cpu|Add3~20_combout ;
wire \cpu|Add3~21_combout ;
wire \cpu|Mux3~3_combout ;
wire \cpu|Add0~9 ;
wire \cpu|Add0~11 ;
wire \cpu|Add0~12_combout ;
wire \cpu|Mux3~4_combout ;
wire \cpu|Add3~22_combout ;
wire \cpu|Add3~23_combout ;
wire \cpu|Add3~27_combout ;
wire \cpu|Y[4]~feeder_combout ;
wire \cpu|X[4]~feeder_combout ;
wire \cpu|Add3~24_combout ;
wire \cpu|Add3~25_combout ;
wire \cpu|Add3~26_combout ;
wire \cpu|Add3~45 ;
wire \cpu|Add3~47 ;
wire \cpu|Add3~49 ;
wire \cpu|Add3~51 ;
wire \cpu|Add3~52_combout ;
wire \cpu|Mux10~3_combout ;
wire \cpu|Mux10~4_combout ;
wire \cpu|Mux12~6_combout ;
wire \cpu|Add3~48_combout ;
wire \cpu|Mux12~4_combout ;
wire \cpu|Mux12~5_combout ;
wire \cpu|Add11~1 ;
wire \cpu|Add11~3 ;
wire \cpu|Add11~5 ;
wire \cpu|Add11~6_combout ;
wire \cpu|processAlu:varN~0_combout ;
wire \cpu|Mux38~12_combout ;
wire \cpu|Mux38~4_combout ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Mux38~5_combout ;
wire \cpu|Mux38~6_combout ;
wire \cpu|Mux38~7_combout ;
wire \cpu|Mux38~14_combout ;
wire \cpu|Mux38~8_combout ;
wire \cpu|Mux38~9_combout ;
wire \cpu|Mux38~10_combout ;
wire \cpu|Mux38~11_combout ;
wire \cpu|Mux38~13_combout ;
wire \cpu|Z~0_combout ;
wire \cpu|N~q ;
wire \cpu|Mux1~0_combout ;
wire \cpu|Add0~13 ;
wire \cpu|Add0~15 ;
wire \cpu|Add0~16_combout ;
wire \cpu|Mux1~1_combout ;
wire \cpu|Mux1~2_combout ;
wire \cpu|Add3~15_combout ;
wire \cpu|Add3~53 ;
wire \cpu|Add3~54_combout ;
wire \cpu|Mux9~1_combout ;
wire \cpu|Add11~7 ;
wire \cpu|Add11~8_combout ;
wire \cpu|Add11~2_combout ;
wire \cpu|Mux29~0_combout ;
wire \cpu|Mux29~2_combout ;
wire \cpu|Mux29~3_combout ;
wire \cpu|Mux29~1_combout ;
wire \cpu|processAluInput:temp[5]~1_combout ;
wire \cpu|processAluInput:temp[5]~2_combout ;
wire \cpu|processAluInput:temp[5]~0_combout ;
wire \cpu|processAluInput:temp[5]~3_combout ;
wire \cpu|Mux4~0_combout ;
wire \cpu|Add0~10_combout ;
wire \cpu|Mux4~1_combout ;
wire \cpu|Add3~46_combout ;
wire \cpu|Mux13~4_combout ;
wire \cpu|Mux13~5_combout ;
wire \cpu|processAlu:varZ~1_combout ;
wire \cpu|processAlu:varZ~2_combout ;
wire \cpu|processAlu:varZ~3_combout ;
wire \cpu|Z~q ;
wire \cpu|Mux7~0_combout ;
wire \cpu|Mux7~1_combout ;
wire \cpu|Mux7~2_combout ;
wire \cpu|Mux16~2_combout ;
wire \cpu|Mux23~0_combout ;
wire \cpu|Add15~3 ;
wire \cpu|Add15~4_combout ;
wire \cpu|Add15~6_combout ;
wire \cpu|processAluInput:temp[3]~2_combout ;
wire \cpu|processAluInput:temp[3]~0_combout ;
wire \cpu_data_in[3]~23_combout ;
wire \cpu|T[3]~feeder_combout ;
wire \cpu|processAluInput:temp[3]~1_combout ;
wire \cpu|processAluInput:temp[3]~3_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|Add2~13 ;
wire \cpu|Add2~14_combout ;
wire \cpu|Mux19~1_combout ;
wire \cpu|Add11~0_combout ;
wire \cpu_data_in[4]~24_combout ;
wire \cpu|processAluInput:temp[4]~2_combout ;
wire \cpu|processAluInput:temp[4]~0_combout ;
wire \cpu|processAluInput:temp[4]~1_combout ;
wire \cpu|processAluInput:temp[4]~3_combout ;
wire \cpu|Add16~0_combout ;
wire \cpu|LessThan3~0_combout ;
wire \cpu|LessThan3~1_combout ;
wire \cpu|C~1_combout ;
wire \cpu|C~3_combout ;
wire \cpu|Equal3~0_combout ;
wire \cpu|C~2_combout ;
wire \cpu|LessThan1~0_combout ;
wire \cpu|C~4_combout ;
wire \cpu|C~5_combout ;
wire \cpu|C~q ;
wire \cpu|Add0~3_combout ;
wire \cpu|Add0~2_combout ;
wire \cpu|Add0~0_combout ;
wire \cpu|Mux8~0_combout ;
wire \cpu|Mux8~1_combout ;
wire \cpu|Mux8~2_combout ;
wire \cpu|Add3~10_combout ;
wire \cpu|RESULT~0_combout ;
wire \cpu|Mux17~2_combout ;
wire \cpu|Mux17~3_combout ;
wire \cpu|Mux17~5_combout ;
wire \cpu|S[0]~9 ;
wire \cpu|S[1]~15_combout ;
wire \cpu|S[1]~16 ;
wire \cpu|S[2]~17_combout ;
wire \cpu|S[2]~18 ;
wire \cpu|S[3]~19_combout ;
wire \cpu|S[3]~20 ;
wire \cpu|S[4]~21_combout ;
wire \cpu|S[4]~22 ;
wire \cpu|S[5]~23_combout ;
wire \cpu|S[5]~24 ;
wire \cpu|S[6]~25_combout ;
wire \cpu|processAluInput:temp[6]~0_combout ;
wire \cpu|processAluInput:temp[6]~2_combout ;
wire \cpu|processAluInput:temp[6]~1_combout ;
wire \cpu|processAluInput:temp[6]~3_combout ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Mux39~1_combout ;
wire \cpu|Mux39~2_combout ;
wire \cpu|V~0_combout ;
wire \cpu|V~1_combout ;
wire \cpu|Mux26~0_combout ;
wire \cpu|V~2_combout ;
wire \cpu|V~3_combout ;
wire \cpu|V~q ;
wire \cpu|Mux2~0_combout ;
wire \cpu|Add0~14_combout ;
wire \cpu|Mux2~1_combout ;
wire \cpu|Mux2~2_combout ;
wire \cpu|Mux2~3_combout ;
wire \cpu|Mux11~1_combout ;
wire \cpu|Mux11~2_combout ;
wire \cpu|Mux11~3_combout ;
wire \cpu|Add3~50_combout ;
wire \cpu|Mux11~4_combout ;
wire \cpu|Add11~4_combout ;
wire \cpu|Mux28~4_combout ;
wire \cpu|Mux28~3_combout ;
wire \cpu|Mux28~2_combout ;
wire \cpu|Mux28~5_combout ;
wire \cpu|X[6]~feeder_combout ;
wire \cpu|Add20~6_combout ;
wire \cpu|Add20~7_combout ;
wire \cpu|Add20~8_combout ;
wire \cpu|Add20~9_combout ;
wire \cpu|myAddr[0]~10_combout ;
wire \cpu|Selector63~6_combout ;
wire \cpu|myAddrIncr[0]~1 ;
wire \cpu|myAddrIncr[1]~3 ;
wire \cpu|myAddrIncr[2]~5 ;
wire \cpu|myAddrIncr[3]~6_combout ;
wire \cpu|Selector40~0_combout ;
wire \cpu|Selector64~6_combout ;
wire \cpu|Add20~14_combout ;
wire \cpu|Add20~15_combout ;
wire \cpu|Add20~0_combout ;
wire \cpu|Add20~1_combout ;
wire \cpu|Add20~3 ;
wire \cpu|Add20~19 ;
wire \cpu|Add20~21 ;
wire \cpu|Add20~22_combout ;
wire \cpu|Selector64~4_combout ;
wire \cpu|nextAddr~0_combout ;
wire \cpu|nextAddr.nextAddrZeroPage~0_combout ;
wire \cpu|Selector45~0_combout ;
wire \cpu|Selector45~1_combout ;
wire \cpu|myAddr~2_combout ;
wire \cpu|myAddr~3_combout ;
wire \cpu|Selector64~2_combout ;
wire \cpu|Selector64~3_combout ;
wire \cpu|Selector64~5_combout ;
wire \cpu|nextAddr.nextAddrPc~0_combout ;
wire \cpu|nextAddr.nextAddrHold~0_combout ;
wire \cpu|nextAddr.nextAddrHold~1_combout ;
wire \cpu|indexOut[8]~3_combout ;
wire \cpu|nextAddr.nextAddrHold~2_combout ;
wire \cpu|nextAddr.nextAddrHold~3_combout ;
wire \cpu|theOpcode[0]~0_combout ;
wire \cpu|calcNextCpuCycle~0_combout ;
wire \cpu|calcNextCpuCycle~1_combout ;
wire \cpu|nextCpuCycle.cycleBranchTaken~0_combout ;
wire \cpu|nextCpuCycle.cycleBranchTaken~1_combout ;
wire \cpu|theCpuCycle.cycleBranchTaken~q ;
wire \cpu|nextCpuCycle.cycleBranchPage~0_combout ;
wire \cpu|theCpuCycle.cycleBranchPage~q ;
wire \cpu|nextAddr.nextAddrIncrH~1_combout ;
wire \cpu|nextAddr.nextAddrIncrH~2_combout ;
wire \cpu|myAddr[0]~7_combout ;
wire \cpu|Add20~12_combout ;
wire \cpu|Add20~13_combout ;
wire \cpu|Add20~23 ;
wire \cpu|Add20~24_combout ;
wire \cpu|Selector63~4_combout ;
wire \cpu|myAddrIncr[3]~7 ;
wire \cpu|myAddrIncr[4]~8_combout ;
wire \cpu|Selector39~0_combout ;
wire \cpu|Selector63~2_combout ;
wire \cpu|Selector63~3_combout ;
wire \cpu|Selector63~5_combout ;
wire \cpu|Add20~10_combout ;
wire \cpu|Add20~11_combout ;
wire \cpu|Add20~25 ;
wire \cpu|Add20~27 ;
wire \cpu|Add20~29 ;
wire \cpu|Add20~30_combout ;
wire \cpu|Selector60~3_combout ;
wire \cpu|Selector60~0_combout ;
wire \cpu|Selector60~1_combout ;
wire \cpu|Selector60~4_combout ;
wire \cpu|myAddrIncr[7]~15 ;
wire \cpu|myAddrIncr[8]~17 ;
wire \cpu|myAddrIncr[9]~19 ;
wire \cpu|myAddrIncr[10]~20_combout ;
wire \cpu|Selector33~0_combout ;
wire \cpu|myAddrIncrH[0]~1 ;
wire \cpu|myAddrIncrH[1]~3 ;
wire \cpu|myAddrIncrH[2]~4_combout ;
wire \cpu|nextAddr.nextAddrIncr~0_combout ;
wire \cpu|Selector57~1_combout ;
wire \cpu|Selector9~1_combout ;
wire \cpu|Selector9~0_combout ;
wire \cpu|Selector9~2_combout ;
wire \cpu|theCpuCycle.cycleJump~q ;
wire \cpu|Selector57~0_combout ;
wire \cpu|Selector57~2_combout ;
wire \cpu|Selector57~3_combout ;
wire \cpu|WideOr22~0_combout ;
wire \cpu|myAddr[9]~9_combout ;
wire \cpu|myAddrIncrH[2]~5 ;
wire \cpu|myAddrIncrH[3]~7 ;
wire \cpu|myAddrIncrH[4]~9 ;
wire \cpu|myAddrIncrH[5]~11 ;
wire \cpu|myAddrIncrH[6]~12_combout ;
wire \cpu|Mux66~0_combout ;
wire \cpu|Mux66~1_combout ;
wire \cpu|Selector20~2_combout ;
wire \cpu|WideNor2~combout ;
wire \cpu|doReg[1]~0_combout ;
wire \cpu|myAddrIncr[10]~21 ;
wire \cpu|myAddrIncr[11]~23 ;
wire \cpu|myAddrIncr[12]~25 ;
wire \cpu|myAddrIncr[13]~27 ;
wire \cpu|myAddrIncr[14]~28_combout ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Mux59~1_combout ;
wire \cpu|doReg[1]~1_combout ;
wire \cpu|Selector20~0_combout ;
wire \cpu|Selector20~1_combout ;
wire \cpu|Selector20~3_combout ;
wire \ram_addr[0]~3_combout ;
wire \ram_addr[1]~4_combout ;
wire \ram_addr[2]~5_combout ;
wire \c_g0|Add1~0_combout ;
wire \c_g0|Equal1~0_combout ;
wire \c_g0|V~5_combout ;
wire \c_g0|V~2_combout ;
wire \c_g0|V~3_combout ;
wire \c_g0|V[2]~4_combout ;
wire \c_g0|Add1~13 ;
wire \c_g0|Add1~14_combout ;
wire \c_g0|Equal1~1_combout ;
wire \c_g0|V~13_combout ;
wire \c_g0|Add1~15 ;
wire \c_g0|Add1~16_combout ;
wire \c_g0|V[2]~9_combout ;
wire \c_g0|V~12_combout ;
wire \c_g0|Add1~1 ;
wire \c_g0|Add1~2_combout ;
wire \c_g0|V~11_combout ;
wire \c_g0|Add1~3 ;
wire \c_g0|Add1~4_combout ;
wire \c_g0|V~10_combout ;
wire \c_g0|Add1~5 ;
wire \c_g0|Add1~6_combout ;
wire \c_g0|V~8_combout ;
wire \c_g0|Add1~7 ;
wire \c_g0|Add1~8_combout ;
wire \c_g0|V~7_combout ;
wire \c_g0|Add1~9 ;
wire \c_g0|Add1~10_combout ;
wire \c_g0|V~6_combout ;
wire \c_g0|Add1~11 ;
wire \c_g0|Add1~12_combout ;
wire \c_g0|V~1_combout ;
wire \c_g0|Add2~0_combout ;
wire \c_g0|Add2~2_combout ;
wire \c_g0|Add2~1 ;
wire \c_g0|Add2~3_combout ;
wire \c_g0|Add2~5_combout ;
wire \c_g0|Add2~4 ;
wire \c_g0|Add2~6_combout ;
wire \c_g0|Add2~8_combout ;
wire \c_g0|Add2~7 ;
wire \c_g0|Add2~9_combout ;
wire \c_g0|Add2~11_combout ;
wire \ram_addr[7]~6_combout ;
wire \ram_addr[8]~7_combout ;
wire \ram_addr[9]~8_combout ;
wire \c_g0|rasn_q0~clkctrl_outclk ;
wire \soft_switches[0]~0_combout ;
wire \io_select~2_combout ;
wire \Decoder13~0_combout ;
wire \read_key~0_combout ;
wire \soft_switches[0]~1_combout ;
wire \soft_switches[1]~4_combout ;
wire \soft_switches[1]~6_combout ;
wire \soft_switches[0]~2_combout ;
wire \soft_switches[0]~3_combout ;
wire \vid_gen|comb~0_combout ;
wire \vid_gen|b8_1|q~0_combout ;
wire \vid_gen|b8_2|q~0_combout ;
wire \ram_addr[10]~9_combout ;
wire \ram_addr[10]~10_combout ;
wire \ram_addr[11]~11_combout ;
wire \ram_addr[11]~12_combout ;
wire \vid_gen|HBL~0_combout ;
wire \ram_addr[12]~13_combout ;
wire \ram_addr[12]~14_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ;
wire \ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ;
wire \always1~0_combout ;
wire \cpu_data_in[6]~17_combout ;
wire \cpu|myAddr[12]~_wirecell_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout ;
wire \cpu_data_in[6]~18_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[6]~0_combout ;
wire \cpu|Mux57~0_combout ;
wire \cpu|nextCpuCycle.cycleEnd~0_combout ;
wire \cpu|theCpuCycle.cycleEnd~q ;
wire \cpu|nextCpuCycle.cyclePreRead~2_combout ;
wire \cpu|nextCpuCycle.cyclePreRead~3_combout ;
wire \cpu|theCpuCycle.cyclePreRead~q ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Selector0~1_combout ;
wire \cpu|Selector0~2_combout ;
wire \cpu|Selector0~3_combout ;
wire \cpu|theCpuCycle.cycleWrite~q ;
wire \cpu|nextAddr.nextAddrPc~1_combout ;
wire \cpu|Selector0~4_combout ;
wire \cpu|theCpuCycle.opcodeFetch~q ;
wire \cpu|opcInfo[16]~0_combout ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Selector27~1_combout ;
wire \cpu|theWe~q ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ;
wire \cpu|myAddrIncrH[4]~8_combout ;
wire \cpu|Selector22~2_combout ;
wire \cpu|myAddrIncr[12]~24_combout ;
wire \cpu|Selector31~0_combout ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Selector22~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ;
wire \cpu_data_in[4]~13_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout ;
wire \cpu_data_in[4]~14_combout ;
wire \cpu|Mux70~1_combout ;
wire \cpu|Mux72~2_combout ;
wire \cpu|Mux72~1_combout ;
wire \cpu|Mux72~3_combout ;
wire \cpu|Mux30~0_combout ;
wire \cpu|Add14~1_combout ;
wire \cpu|Add14~0_combout ;
wire \cpu|Mux30~1_combout ;
wire \cpu|Mux30~2_combout ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Add20~16_combout ;
wire \cpu|Add20~17_combout ;
wire \cpu|Add20~18_combout ;
wire \cpu|Selector66~3_combout ;
wire \cpu|myAddrIncr[1]~2_combout ;
wire \cpu|Selector42~0_combout ;
wire \cpu|Selector66~0_combout ;
wire \cpu|Selector66~1_combout ;
wire \cpu|Selector66~4_combout ;
wire \soft_switches[1]~5_combout ;
wire \soft_switches[3]~7_combout ;
wire \vid_gen|HIRES~combout ;
wire \ram_addr[13]~0_combout ;
wire \cpu|myAddrIncrH[1]~2_combout ;
wire \cpu|Selector25~2_combout ;
wire \cpu|myAddrIncr[9]~18_combout ;
wire \cpu|Selector34~0_combout ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Selector25~1_combout ;
wire \cpu|Selector25~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ;
wire \keyboard_data_l[1]~input_o ;
wire \peripheral_out[1]~input_o ;
wire \cpu_data_in[1]~6_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout ;
wire \cpu_data_in[1]~7_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[1]~0_combout ;
wire \cpu|Mux54~0_combout ;
wire \cpu|Mux54~1_combout ;
wire \cpu|nextCpuCycle.cycleStack3~0_combout ;
wire \cpu|theCpuCycle.cycleStack3~feeder_combout ;
wire \cpu|theCpuCycle.cycleStack3~q ;
wire \cpu|nextAddr.nextAddrPc~2_combout ;
wire \cpu|Selector53~1_combout ;
wire \cpu|Selector53~0_combout ;
wire \cpu|Selector53~2_combout ;
wire \cpu|Selector53~3_combout ;
wire \cpu|Add25~13 ;
wire \cpu|Add25~14_combout ;
wire \cpu|myAddrIncr[14]~29 ;
wire \cpu|myAddrIncr[15]~30_combout ;
wire \cpu|Selector28~0_combout ;
wire \cpu|myAddrIncrH[6]~13 ;
wire \cpu|myAddrIncrH[7]~14_combout ;
wire \cpu|Selector52~1_combout ;
wire \cpu|Selector52~0_combout ;
wire \cpu|Selector52~2_combout ;
wire \cpu|Selector52~3_combout ;
wire \ram_addr[15]~1_combout ;
wire \cpu|myAddrIncrH[5]~10_combout ;
wire \cpu|Selector21~2_combout ;
wire \cpu|myAddrIncr[4]~9 ;
wire \cpu|myAddrIncr[5]~10_combout ;
wire \cpu|Selector38~0_combout ;
wire \cpu|myAddrIncr[13]~26_combout ;
wire \cpu|Selector30~0_combout ;
wire \cpu|Selector21~0_combout ;
wire \cpu|Selector21~1_combout ;
wire \cpu|Selector21~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ;
wire \keyboard_data_l[5]~input_o ;
wire \peripheral_out[5]~input_o ;
wire \cpu_data_in[5]~15_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout ;
wire \cpu_data_in[5]~16_combout ;
wire \cpu|Mux64~1_combout ;
wire \cpu|Mux74~1_combout ;
wire \cpu|Mux74~2_combout ;
wire \cpu|Mux74~3_combout ;
wire \cpu|Mux74~0_combout ;
wire \cpu|Mux74~4_combout ;
wire \cpu|Mux28~1_combout ;
wire \cpu|Mux27~0_combout ;
wire \cpu|Mux27~1_combout ;
wire \cpu|Add20~4_combout ;
wire \cpu|Add20~5_combout ;
wire \cpu|Add20~31 ;
wire \cpu|Add20~32_combout ;
wire \cpu|indexOut[0]~2_combout ;
wire \cpu|Selector4~2_combout ;
wire \cpu|Selector4~1_combout ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Selector4~3_combout ;
wire \cpu|theCpuCycle.cycleRead2~q ;
wire \cpu|WideNor0~0_combout ;
wire \cpu|T[7]~0_combout ;
wire \cpu|T[7]~1_combout ;
wire \cpu|nextAddr.nextAddrDecrH~0_combout ;
wire \cpu|Selector54~0_combout ;
wire \cpu|Selector54~1_combout ;
wire \cpu|Selector54~2_combout ;
wire \cpu|Selector54~3_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \keyboard_data_l[0]~input_o ;
wire \cpu|myAddrIncrH[0]~0_combout ;
wire \cpu|Selector26~2_combout ;
wire \cpu|myAddrIncr[8]~16_combout ;
wire \cpu|Selector35~0_combout ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Selector26~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \cpu_data_in[0]~3_combout ;
wire \cpu_data_in[0]~4_combout ;
wire \cpu|nextOpcInfo[41]~0_combout ;
wire \cpu|Mux45~1_combout ;
wire \cpu|Mux45~0_combout ;
wire \cpu|Mux45~2_combout ;
wire \cpu|nextAddr.nextAddrZeroPage~1_combout ;
wire \cpu|Add20~20_combout ;
wire \cpu|Selector65~2_combout ;
wire \cpu|myAddrIncr[2]~4_combout ;
wire \cpu|Selector65~1_combout ;
wire \cpu|Selector65~3_combout ;
wire \cpu|Selector41~0_combout ;
wire \cpu|Selector65~0_combout ;
wire \cpu|Selector65~4_combout ;
wire \soft_switches[2]~8_combout ;
wire \soft_switches[2]~9_combout ;
wire \ram_addr[14]~2_combout ;
wire \cpu|Selector19~2_combout ;
wire \cpu|Selector19~0_combout ;
wire \cpu|Selector19~1_combout ;
wire \cpu|Selector19~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout ;
wire \cpu_data_in[7]~20_combout ;
wire \cpu|Mux70~0_combout ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Mux49~1_combout ;
wire \cpu|nextCpuCycle.cycleStack4~0_combout ;
wire \cpu|theCpuCycle.cycleStack4~q ;
wire \cpu|myAddr~8_combout ;
wire \cpu|Add25~5 ;
wire \cpu|Add25~6_combout ;
wire \cpu|myAddrIncr[11]~22_combout ;
wire \cpu|Selector32~0_combout ;
wire \cpu|myAddrIncrH[3]~6_combout ;
wire \cpu|Selector56~1_combout ;
wire \cpu|Selector56~0_combout ;
wire \cpu|Selector56~2_combout ;
wire \cpu|Selector56~3_combout ;
wire \cpu|Add25~7 ;
wire \cpu|Add25~8_combout ;
wire \cpu|Selector55~1_combout ;
wire \cpu|Selector55~0_combout ;
wire \cpu|Selector55~2_combout ;
wire \cpu|Selector55~3_combout ;
wire \cpu_data_in[2]~2_combout ;
wire \keyboard_data_l[3]~input_o ;
wire \cpu_data_in[3]~11_combout ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Selector23~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout ;
wire \cpu_data_in[3]~12_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[3]~0_combout ;
wire \cpu|Mux51~0_combout ;
wire \cpu|nextCpuCycle.cycleStack1~0_combout ;
wire \cpu|nextCpuCycle.cycleStack1~1_combout ;
wire \cpu|theCpuCycle.cycleStack1~feeder_combout ;
wire \cpu|theCpuCycle.cycleStack1~q ;
wire \cpu|Selector8~0_combout ;
wire \cpu|Selector8~1_combout ;
wire \cpu|theCpuCycle.cycleStack2~feeder_combout ;
wire \cpu|theCpuCycle.cycleStack2~q ;
wire \cpu|nextAddr.nextAddrStack~0_combout ;
wire \cpu|nextAddr.nextAddrStack~1_combout ;
wire \cpu|Add25~0_combout ;
wire \cpu|Selector59~2_combout ;
wire \cpu|Selector59~1_combout ;
wire \cpu|Selector59~3_combout ;
wire \cpu|Selector59~0_combout ;
wire \cpu|Selector59~4_combout ;
wire \cpu|Add25~1 ;
wire \cpu|Add25~2_combout ;
wire \cpu|Selector58~1_combout ;
wire \cpu|Selector58~0_combout ;
wire \cpu|Selector58~2_combout ;
wire \cpu|Selector58~3_combout ;
wire \io_select~3_combout ;
wire \cpu_data_in[2]~0_combout ;
wire \cpu_data_in[2]~1_combout ;
wire \keyboard_data_l[2]~input_o ;
wire \cpu|Selector24~2_combout ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Selector24~3_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ;
wire \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ;
wire \cpu_data_in[2]~8_combout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout ;
wire \cpu_data_in[2]~9_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[2]~0_combout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|WideOr26~0_combout ;
wire \cpu|WideOr26~1_combout ;
wire \cpu|Add20~26_combout ;
wire \cpu|Selector62~6_combout ;
wire \cpu|Selector62~4_combout ;
wire \cpu|Selector62~2_combout ;
wire \cpu|Selector62~3_combout ;
wire \cpu|Selector62~5_combout ;
wire \cpu|myAddrIncr[5]~11 ;
wire \cpu|myAddrIncr[6]~12_combout ;
wire \cpu|Selector37~0_combout ;
wire \cpu|Selector61~6_combout ;
wire \cpu|Add20~28_combout ;
wire \cpu|Selector61~4_combout ;
wire \cpu|Selector61~2_combout ;
wire \cpu|Selector61~3_combout ;
wire \cpu|Selector61~5_combout ;
wire \cpu_data_in[0]~5_combout ;
wire \cpu|calcNextOpcode:myNextOpcode[4]~0_combout ;
wire \cpu|Mux53~1_combout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Mux53~2_combout ;
wire \cpu|myAddr[0]~4_combout ;
wire \cpu|myAddr[0]~5_combout ;
wire \cpu|myAddr[0]~6_combout ;
wire \cpu|Add20~2_combout ;
wire \cpu|Selector67~2_combout ;
wire \cpu|myAddrIncr[0]~0_combout ;
wire \cpu|Selector67~0_combout ;
wire \cpu|Selector67~1_combout ;
wire \cpu|Selector67~3_combout ;
wire \cpu|Selector43~0_combout ;
wire \cpu|theOpcode[0]~feeder_combout ;
wire \io_select~11_combout ;
wire \io_select~4_combout ;
wire \io_select~5_combout ;
wire \io_select~6_combout ;
wire \io_select~7_combout ;
wire \io_select~8_combout ;
wire \io_select~9_combout ;
wire \io_select~10_combout ;
wire \device_select~0_combout ;
wire \device_select~1_combout ;
wire \device_select~2_combout ;
wire \device_select~3_combout ;
wire \device_select~4_combout ;
wire \device_select~5_combout ;
wire \device_select~6_combout ;
wire \device_select~7_combout ;
wire \device_select~8_combout ;
wire \vid_gen|VBL~combout ;
wire \vid_gen|blanking~combout ;
wire \c_g0|ld194~combout ;
wire \flash_clk[0]~66_combout ;
wire \flash_clk[1]~22_combout ;
wire \flash_clk[1]~23 ;
wire \flash_clk[2]~24_combout ;
wire \flash_clk[2]~25 ;
wire \flash_clk[3]~26_combout ;
wire \flash_clk[3]~27 ;
wire \flash_clk[4]~28_combout ;
wire \flash_clk[4]~29 ;
wire \flash_clk[5]~30_combout ;
wire \flash_clk[5]~31 ;
wire \flash_clk[6]~32_combout ;
wire \flash_clk[6]~33 ;
wire \flash_clk[7]~34_combout ;
wire \flash_clk[7]~35 ;
wire \flash_clk[8]~36_combout ;
wire \flash_clk[8]~37 ;
wire \flash_clk[9]~38_combout ;
wire \flash_clk[9]~39 ;
wire \flash_clk[10]~40_combout ;
wire \flash_clk[10]~41 ;
wire \flash_clk[11]~42_combout ;
wire \flash_clk[11]~43 ;
wire \flash_clk[12]~44_combout ;
wire \flash_clk[12]~45 ;
wire \flash_clk[13]~46_combout ;
wire \flash_clk[13]~47 ;
wire \flash_clk[14]~48_combout ;
wire \flash_clk[14]~49 ;
wire \flash_clk[15]~50_combout ;
wire \flash_clk[15]~51 ;
wire \flash_clk[16]~52_combout ;
wire \flash_clk[16]~53 ;
wire \flash_clk[17]~54_combout ;
wire \flash_clk[17]~55 ;
wire \flash_clk[18]~56_combout ;
wire \flash_clk[18]~57 ;
wire \flash_clk[19]~58_combout ;
wire \flash_clk[19]~59 ;
wire \flash_clk[20]~60_combout ;
wire \flash_clk[20]~61 ;
wire \flash_clk[21]~62_combout ;
wire \flash_clk[21]~63 ;
wire \flash_clk[22]~64_combout ;
wire \vid_gen|invert_character~0_combout ;
wire \vid_gen|q_a8[1]~0_combout ;
wire \vid_gen|a10|q[0]~feeder_combout ;
wire \vid_gen|out_A12~0_combout ;
wire \vid_gen|b9|q_buffer[3]~3_combout ;
wire \vid_gen|b9|q[0]~0_combout ;
wire \vid_gen|b9|q_buffer[2]~1_combout ;
wire \vid_gen|b9|q_buffer[1]~2_combout ;
wire \vid_gen|b9|q_buffer[0]~0_combout ;
wire \vid_gen|b4|q[3]~0_combout ;
wire \vid_gen|b4|q[3]~1_combout ;
wire \vid_gen|b4|q[3]~2_combout ;
wire \vid_gen|b4|q_buffer[2]~1_combout ;
wire \vid_gen|b4|q_buffer[1]~2_combout ;
wire \vid_gen|b4|q_buffer[0]~0_combout ;
wire \vid_gen|q_a11_1~q ;
wire \vid_gen|q_a8[3]~1_combout ;
wire \vid_gen|q_a9~0_combout ;
wire \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a4 ;
wire \vid_gen|a3_q~5_combout ;
wire \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \vid_gen|a3_q~4_combout ;
wire \vid_gen|a3_q~3_combout ;
wire \vid_gen|a3_q~2_combout ;
wire \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vid_gen|a3_q~1_combout ;
wire \vid_gen|a3_q~0_combout ;
wire \vid_gen|q_a9~1_combout ;
wire \vid_gen|Mux0~0_combout ;
wire \vid_gen|Mux0~1_combout ;
wire \vid_gen|q_a9~2_combout ;
wire \vid_gen|video_data~q ;
wire \read_key~1_combout ;
wire [8:0] \c_g0|V ;
wire [0:0] \vid_gen|b5|q ;
wire [22:0] flash_clk;
wire [6:0] \c_g0|H ;
wire [7:0] \cpu|S ;
wire [15:0] \cpu|PC ;
wire [0:0] \vid_gen|b8_1|q ;
wire [15:0] \cpu|myAddr ;
wire [7:0] \cpu|theOpcode ;
wire [0:0] \vid_gen|b8_2|q ;
wire [7:0] \cpu|doReg ;
wire [2:0] \ram|ram_rtl_0|auto_generated|address_reg_a ;
wire [0:43] \cpu|opcInfo ;
wire [3:0] \vid_gen|a10|q ;
wire [7:0] ram_data_out_l;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|address_reg_a ;
wire [7:0] \cpu|T ;
wire [7:0] \cpu|Y ;
wire [7:0] \cpu|X ;
wire [7:0] \cpu|A ;
wire [7:0] soft_switches;
wire [5:0] \vid_gen|a3_q ;
wire [3:0] \vid_gen|b4|q ;
wire [3:0] \vid_gen|b9|q ;
wire [13:0] rom_addr;
wire [3:0] \ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w ;

wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \main_rom|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [17:0] \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \main_rom|rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \main_rom|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a1  = \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a2  = \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a3  = \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a4  = \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \PC_DEBUG[0]~output (
	.i(\cpu|PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[0]~output .bus_hold = "false";
defparam \PC_DEBUG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \PC_DEBUG[1]~output (
	.i(\cpu|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[1]~output .bus_hold = "false";
defparam \PC_DEBUG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \PC_DEBUG[2]~output (
	.i(\cpu|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[2]~output .bus_hold = "false";
defparam \PC_DEBUG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \PC_DEBUG[3]~output (
	.i(\cpu|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[3]~output .bus_hold = "false";
defparam \PC_DEBUG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \PC_DEBUG[4]~output (
	.i(\cpu|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[4]~output .bus_hold = "false";
defparam \PC_DEBUG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \PC_DEBUG[5]~output (
	.i(\cpu|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[5]~output .bus_hold = "false";
defparam \PC_DEBUG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \PC_DEBUG[6]~output (
	.i(\cpu|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[6]~output .bus_hold = "false";
defparam \PC_DEBUG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \PC_DEBUG[7]~output (
	.i(\cpu|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[7]~output .bus_hold = "false";
defparam \PC_DEBUG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \PC_DEBUG[8]~output (
	.i(\cpu|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[8]~output .bus_hold = "false";
defparam \PC_DEBUG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \PC_DEBUG[9]~output (
	.i(\cpu|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[9]~output .bus_hold = "false";
defparam \PC_DEBUG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \PC_DEBUG[10]~output (
	.i(\cpu|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[10]~output .bus_hold = "false";
defparam \PC_DEBUG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \PC_DEBUG[11]~output (
	.i(\cpu|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[11]~output .bus_hold = "false";
defparam \PC_DEBUG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \PC_DEBUG[12]~output (
	.i(\cpu|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[12]~output .bus_hold = "false";
defparam \PC_DEBUG[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \PC_DEBUG[13]~output (
	.i(\cpu|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[13]~output .bus_hold = "false";
defparam \PC_DEBUG[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \PC_DEBUG[14]~output (
	.i(\cpu|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[14]~output .bus_hold = "false";
defparam \PC_DEBUG[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \PC_DEBUG[15]~output (
	.i(\cpu|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_DEBUG[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_DEBUG[15]~output .bus_hold = "false";
defparam \PC_DEBUG[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \cpu_addr[0]~output (
	.i(\cpu|myAddr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[0]~output .bus_hold = "false";
defparam \cpu_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \cpu_addr[1]~output (
	.i(\cpu|myAddr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[1]~output .bus_hold = "false";
defparam \cpu_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \cpu_addr[2]~output (
	.i(\cpu|myAddr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[2]~output .bus_hold = "false";
defparam \cpu_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \cpu_addr[3]~output (
	.i(\cpu|myAddr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[3]~output .bus_hold = "false";
defparam \cpu_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \cpu_addr[4]~output (
	.i(\cpu|myAddr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[4]~output .bus_hold = "false";
defparam \cpu_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \cpu_addr[5]~output (
	.i(\cpu|myAddr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[5]~output .bus_hold = "false";
defparam \cpu_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \cpu_addr[6]~output (
	.i(\cpu|myAddr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[6]~output .bus_hold = "false";
defparam \cpu_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \cpu_addr[7]~output (
	.i(\cpu|myAddr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[7]~output .bus_hold = "false";
defparam \cpu_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \cpu_addr[8]~output (
	.i(\cpu|myAddr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[8]~output .bus_hold = "false";
defparam \cpu_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \cpu_addr[9]~output (
	.i(\cpu|myAddr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[9]~output .bus_hold = "false";
defparam \cpu_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \cpu_addr[10]~output (
	.i(\cpu|myAddr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[10]~output .bus_hold = "false";
defparam \cpu_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \cpu_addr[11]~output (
	.i(\cpu|myAddr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[11]~output .bus_hold = "false";
defparam \cpu_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \cpu_addr[12]~output (
	.i(\cpu|myAddr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[12]~output .bus_hold = "false";
defparam \cpu_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \cpu_addr[13]~output (
	.i(\cpu|myAddr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[13]~output .bus_hold = "false";
defparam \cpu_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \cpu_addr[14]~output (
	.i(\cpu|myAddr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[14]~output .bus_hold = "false";
defparam \cpu_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \cpu_addr[15]~output (
	.i(\cpu|myAddr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_addr[15]~output .bus_hold = "false";
defparam \cpu_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \OPCODE_DEBUG[0]~output (
	.i(\cpu|theOpcode [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[0]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \OPCODE_DEBUG[1]~output (
	.i(\cpu|theOpcode [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[1]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \OPCODE_DEBUG[2]~output (
	.i(\cpu|theOpcode [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[2]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \OPCODE_DEBUG[3]~output (
	.i(\cpu|theOpcode [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[3]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \OPCODE_DEBUG[4]~output (
	.i(\cpu|theOpcode [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[4]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \OPCODE_DEBUG[5]~output (
	.i(\cpu|theOpcode [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[5]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \OPCODE_DEBUG[6]~output (
	.i(\cpu|theOpcode [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[6]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \OPCODE_DEBUG[7]~output (
	.i(\cpu|theOpcode [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPCODE_DEBUG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OPCODE_DEBUG[7]~output .bus_hold = "false";
defparam \OPCODE_DEBUG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \io_select[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[0]~output .bus_hold = "false";
defparam \io_select[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \io_select[1]~output (
	.i(\io_select~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[1]~output .bus_hold = "false";
defparam \io_select[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \io_select[2]~output (
	.i(\io_select~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[2]~output .bus_hold = "false";
defparam \io_select[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \io_select[3]~output (
	.i(\io_select~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[3]~output .bus_hold = "false";
defparam \io_select[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \io_select[4]~output (
	.i(\io_select~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[4]~output .bus_hold = "false";
defparam \io_select[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \io_select[5]~output (
	.i(\io_select~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[5]~output .bus_hold = "false";
defparam \io_select[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \io_select[6]~output (
	.i(\io_select~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[6]~output .bus_hold = "false";
defparam \io_select[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \io_select[7]~output (
	.i(\io_select~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_select[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_select[7]~output .bus_hold = "false";
defparam \io_select[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \device_select[0]~output (
	.i(\device_select~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[0]~output .bus_hold = "false";
defparam \device_select[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \device_select[1]~output (
	.i(\device_select~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[1]~output .bus_hold = "false";
defparam \device_select[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \device_select[2]~output (
	.i(\device_select~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[2]~output .bus_hold = "false";
defparam \device_select[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \device_select[3]~output (
	.i(\device_select~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[3]~output .bus_hold = "false";
defparam \device_select[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \device_select[4]~output (
	.i(\device_select~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[4]~output .bus_hold = "false";
defparam \device_select[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \device_select[5]~output (
	.i(\device_select~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[5]~output .bus_hold = "false";
defparam \device_select[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \device_select[6]~output (
	.i(\device_select~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[6]~output .bus_hold = "false";
defparam \device_select[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \device_select[7]~output (
	.i(\device_select~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\device_select[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \device_select[7]~output .bus_hold = "false";
defparam \device_select[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \cpu_data_out[0]~output (
	.i(\cpu|doReg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[0]~output .bus_hold = "false";
defparam \cpu_data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \cpu_data_out[1]~output (
	.i(\cpu|doReg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[1]~output .bus_hold = "false";
defparam \cpu_data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \cpu_data_out[2]~output (
	.i(\cpu|doReg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[2]~output .bus_hold = "false";
defparam \cpu_data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \cpu_data_out[3]~output (
	.i(\cpu|doReg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[3]~output .bus_hold = "false";
defparam \cpu_data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \cpu_data_out[4]~output (
	.i(\cpu|doReg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[4]~output .bus_hold = "false";
defparam \cpu_data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \cpu_data_out[5]~output (
	.i(\cpu|doReg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[5]~output .bus_hold = "false";
defparam \cpu_data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \cpu_data_out[6]~output (
	.i(\cpu|doReg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[6]~output .bus_hold = "false";
defparam \cpu_data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \cpu_data_out[7]~output (
	.i(\cpu|doReg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cpu_data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cpu_data_out[7]~output .bus_hold = "false";
defparam \cpu_data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \color_line~output (
	.i(\vid_gen|b5|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\color_line~output_o ),
	.obar());
// synopsys translate_off
defparam \color_line~output .bus_hold = "false";
defparam \color_line~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HBL~output (
	.i(!\vid_gen|HBL~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HBL~output_o ),
	.obar());
// synopsys translate_off
defparam \HBL~output .bus_hold = "false";
defparam \HBL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \VBL~output (
	.i(\vid_gen|VBL~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VBL~output_o ),
	.obar());
// synopsys translate_off
defparam \VBL~output .bus_hold = "false";
defparam \VBL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \video_data~output (
	.i(\vid_gen|video_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\video_data~output_o ),
	.obar());
// synopsys translate_off
defparam \video_data~output .bus_hold = "false";
defparam \video_data~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \ld194~output (
	.i(\c_g0|ld194~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ld194~output_o ),
	.obar());
// synopsys translate_off
defparam \ld194~output .bus_hold = "false";
defparam \ld194~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \read_key~output (
	.i(\read_key~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_key~output_o ),
	.obar());
// synopsys translate_off
defparam \read_key~output .bus_hold = "false";
defparam \read_key~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \q3~output (
	.i(\c_g0|q3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q3~output_o ),
	.obar());
// synopsys translate_off
defparam \q3~output .bus_hold = "false";
defparam \q3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \pre_phase0~output (
	.i(\c_g0|phase0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pre_phase0~output_o ),
	.obar());
// synopsys translate_off
defparam \pre_phase0~output .bus_hold = "false";
defparam \pre_phase0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \FLASH_CLOCK~output (
	.i(flash_clk[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FLASH_CLOCK~output_o ),
	.obar());
// synopsys translate_off
defparam \FLASH_CLOCK~output .bus_hold = "false";
defparam \FLASH_CLOCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \Clock_14Mhz~input (
	.i(Clock_14Mhz),
	.ibar(gnd),
	.o(\Clock_14Mhz~input_o ));
// synopsys translate_off
defparam \Clock_14Mhz~input .bus_hold = "false";
defparam \Clock_14Mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Clock_14Mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock_14Mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock_14Mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock_14Mhz~inputclkctrl .clock_type = "global clock";
defparam \Clock_14Mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \c_g0|casn_q2~0 (
// Equation(s):
// \c_g0|casn_q2~0_combout  = (\c_g0|ax_q1~q  & \RESET_N~input_o )

	.dataa(gnd),
	.datab(\c_g0|ax_q1~q ),
	.datac(gnd),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\c_g0|casn_q2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|casn_q2~0 .lut_mask = 16'hCC00;
defparam \c_g0|casn_q2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \c_g0|casn_q2 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|casn_q2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|casn_q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|casn_q2 .is_wysiwyg = "true";
defparam \c_g0|casn_q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \c_g0|clock_7Mhz~0 (
// Equation(s):
// \c_g0|clock_7Mhz~0_combout  = (!\c_g0|clock_7Mhz~q  & \RESET_N~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|clock_7Mhz~q ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\c_g0|clock_7Mhz~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|clock_7Mhz~0 .lut_mask = 16'h0F00;
defparam \c_g0|clock_7Mhz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \c_g0|clock_7Mhz (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|clock_7Mhz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|clock_7Mhz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|clock_7Mhz .is_wysiwyg = "true";
defparam \c_g0|clock_7Mhz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \c_g0|color_ref~0 (
// Equation(s):
// \c_g0|color_ref~0_combout  = \c_g0|clock_7Mhz~q  $ (\c_g0|color_ref~q )

	.dataa(\c_g0|clock_7Mhz~q ),
	.datab(gnd),
	.datac(\c_g0|color_ref~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c_g0|color_ref~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|color_ref~0 .lut_mask = 16'h5A5A;
defparam \c_g0|color_ref~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \c_g0|color_ref (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|color_ref~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|color_ref~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|color_ref .is_wysiwyg = "true";
defparam \c_g0|color_ref .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \c_g0|pre_phase0~2 (
// Equation(s):
// \c_g0|pre_phase0~2_combout  = \c_g0|phase0~q  $ (((\c_g0|q3~q  & (\c_g0|casn_q2~q )) # (!\c_g0|q3~q  & ((\c_g0|rasn_q0~q )))))

	.dataa(\c_g0|casn_q2~q ),
	.datab(\c_g0|rasn_q0~q ),
	.datac(\c_g0|q3~q ),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\c_g0|pre_phase0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|pre_phase0~2 .lut_mask = 16'h53AC;
defparam \c_g0|pre_phase0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \c_g0|pre_phase0~3 (
// Equation(s):
// \c_g0|pre_phase0~3_combout  = (\c_g0|ax_q1~q  & (!\c_g0|pre_phase0~2_combout )) # (!\c_g0|ax_q1~q  & ((\c_g0|phase0~q )))

	.dataa(\c_g0|pre_phase0~2_combout ),
	.datab(gnd),
	.datac(\c_g0|phase0~q ),
	.datad(\c_g0|ax_q1~q ),
	.cin(gnd),
	.combout(\c_g0|pre_phase0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|pre_phase0~3 .lut_mask = 16'h55F0;
defparam \c_g0|pre_phase0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \c_g0|phase0~feeder (
// Equation(s):
// \c_g0|phase0~feeder_combout  = \c_g0|pre_phase0~3_combout 

	.dataa(\c_g0|pre_phase0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\c_g0|phase0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|phase0~feeder .lut_mask = 16'hAAAA;
defparam \c_g0|phase0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \c_g0|phase0 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|phase0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RESET_N~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|phase0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|phase0 .is_wysiwyg = "true";
defparam \c_g0|phase0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \c_g0|ldps_n~0 (
// Equation(s):
// \c_g0|ldps_n~0_combout  = (\c_g0|phase0~q  & !\c_g0|ax_q1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|phase0~q ),
	.datad(\c_g0|ax_q1~q ),
	.cin(gnd),
	.combout(\c_g0|ldps_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|ldps_n~0 .lut_mask = 16'h00F0;
defparam \c_g0|ldps_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \c_g0|Add0~0 (
// Equation(s):
// \c_g0|Add0~0_combout  = \c_g0|H [0] $ (VCC)
// \c_g0|Add0~1  = CARRY(\c_g0|H [0])

	.dataa(\c_g0|H [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\c_g0|Add0~0_combout ),
	.cout(\c_g0|Add0~1 ));
// synopsys translate_off
defparam \c_g0|Add0~0 .lut_mask = 16'h55AA;
defparam \c_g0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \c_g0|H~7 (
// Equation(s):
// \c_g0|H~7_combout  = (\RESET_N~input_o  & (\c_g0|Add0~0_combout  & \c_g0|H [6]))

	.dataa(\RESET_N~input_o ),
	.datab(gnd),
	.datac(\c_g0|Add0~0_combout ),
	.datad(\c_g0|H [6]),
	.cin(gnd),
	.combout(\c_g0|H~7_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~7 .lut_mask = 16'hA000;
defparam \c_g0|H~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \c_g0|V~0 (
// Equation(s):
// \c_g0|V~0_combout  = (\c_g0|ldps_n~0_combout  & ((\c_g0|q3~q  & ((\c_g0|rasn_q0~q ))) # (!\c_g0|q3~q  & (\c_g0|always3~0_combout ))))

	.dataa(\c_g0|always3~0_combout ),
	.datab(\c_g0|ldps_n~0_combout ),
	.datac(\c_g0|q3~q ),
	.datad(\c_g0|rasn_q0~q ),
	.cin(gnd),
	.combout(\c_g0|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~0 .lut_mask = 16'hC808;
defparam \c_g0|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \c_g0|H[0]~1 (
// Equation(s):
// \c_g0|H[0]~1_combout  = (\c_g0|V~0_combout ) # (!\RESET_N~input_o )

	.dataa(\c_g0|V~0_combout ),
	.datab(\RESET_N~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\c_g0|H[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H[0]~1 .lut_mask = 16'hBBBB;
defparam \c_g0|H[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N27
dffeas \c_g0|H[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[0] .is_wysiwyg = "true";
defparam \c_g0|H[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \c_g0|Add0~2 (
// Equation(s):
// \c_g0|Add0~2_combout  = (\c_g0|H [1] & (!\c_g0|Add0~1 )) # (!\c_g0|H [1] & ((\c_g0|Add0~1 ) # (GND)))
// \c_g0|Add0~3  = CARRY((!\c_g0|Add0~1 ) # (!\c_g0|H [1]))

	.dataa(\c_g0|H [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add0~1 ),
	.combout(\c_g0|Add0~2_combout ),
	.cout(\c_g0|Add0~3 ));
// synopsys translate_off
defparam \c_g0|Add0~2 .lut_mask = 16'h5A5F;
defparam \c_g0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \c_g0|H~6 (
// Equation(s):
// \c_g0|H~6_combout  = (\RESET_N~input_o  & (\c_g0|Add0~2_combout  & \c_g0|H [6]))

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|Add0~2_combout ),
	.datad(\c_g0|H [6]),
	.cin(gnd),
	.combout(\c_g0|H~6_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~6 .lut_mask = 16'hC000;
defparam \c_g0|H~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \c_g0|H[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[1] .is_wysiwyg = "true";
defparam \c_g0|H[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \c_g0|Add0~4 (
// Equation(s):
// \c_g0|Add0~4_combout  = (\c_g0|H [2] & (\c_g0|Add0~3  $ (GND))) # (!\c_g0|H [2] & (!\c_g0|Add0~3  & VCC))
// \c_g0|Add0~5  = CARRY((\c_g0|H [2] & !\c_g0|Add0~3 ))

	.dataa(gnd),
	.datab(\c_g0|H [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add0~3 ),
	.combout(\c_g0|Add0~4_combout ),
	.cout(\c_g0|Add0~5 ));
// synopsys translate_off
defparam \c_g0|Add0~4 .lut_mask = 16'hC30C;
defparam \c_g0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \c_g0|H~5 (
// Equation(s):
// \c_g0|H~5_combout  = (\RESET_N~input_o  & (\c_g0|Add0~4_combout  & \c_g0|H [6]))

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|Add0~4_combout ),
	.datad(\c_g0|H [6]),
	.cin(gnd),
	.combout(\c_g0|H~5_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~5 .lut_mask = 16'hC000;
defparam \c_g0|H~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \c_g0|H[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[2] .is_wysiwyg = "true";
defparam \c_g0|H[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \c_g0|Add0~6 (
// Equation(s):
// \c_g0|Add0~6_combout  = (\c_g0|H [3] & (!\c_g0|Add0~5 )) # (!\c_g0|H [3] & ((\c_g0|Add0~5 ) # (GND)))
// \c_g0|Add0~7  = CARRY((!\c_g0|Add0~5 ) # (!\c_g0|H [3]))

	.dataa(\c_g0|H [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add0~5 ),
	.combout(\c_g0|Add0~6_combout ),
	.cout(\c_g0|Add0~7 ));
// synopsys translate_off
defparam \c_g0|Add0~6 .lut_mask = 16'h5A5F;
defparam \c_g0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \c_g0|H~2 (
// Equation(s):
// \c_g0|H~2_combout  = (\RESET_N~input_o  & (\c_g0|Add0~6_combout  & \c_g0|H [6]))

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|Add0~6_combout ),
	.datad(\c_g0|H [6]),
	.cin(gnd),
	.combout(\c_g0|H~2_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~2 .lut_mask = 16'hC000;
defparam \c_g0|H~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \c_g0|H[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[3] .is_wysiwyg = "true";
defparam \c_g0|H[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \c_g0|Add0~8 (
// Equation(s):
// \c_g0|Add0~8_combout  = (\c_g0|H [4] & (\c_g0|Add0~7  $ (GND))) # (!\c_g0|H [4] & (!\c_g0|Add0~7  & VCC))
// \c_g0|Add0~9  = CARRY((\c_g0|H [4] & !\c_g0|Add0~7 ))

	.dataa(\c_g0|H [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add0~7 ),
	.combout(\c_g0|Add0~8_combout ),
	.cout(\c_g0|Add0~9 ));
// synopsys translate_off
defparam \c_g0|Add0~8 .lut_mask = 16'hA50A;
defparam \c_g0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \c_g0|H~3 (
// Equation(s):
// \c_g0|H~3_combout  = (\RESET_N~input_o  & (\c_g0|H [6] & \c_g0|Add0~8_combout ))

	.dataa(\RESET_N~input_o ),
	.datab(\c_g0|H [6]),
	.datac(gnd),
	.datad(\c_g0|Add0~8_combout ),
	.cin(gnd),
	.combout(\c_g0|H~3_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~3 .lut_mask = 16'h8800;
defparam \c_g0|H~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \c_g0|H[4] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[4] .is_wysiwyg = "true";
defparam \c_g0|H[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \c_g0|Add0~10 (
// Equation(s):
// \c_g0|Add0~10_combout  = (\c_g0|H [5] & (!\c_g0|Add0~9 )) # (!\c_g0|H [5] & ((\c_g0|Add0~9 ) # (GND)))
// \c_g0|Add0~11  = CARRY((!\c_g0|Add0~9 ) # (!\c_g0|H [5]))

	.dataa(gnd),
	.datab(\c_g0|H [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add0~9 ),
	.combout(\c_g0|Add0~10_combout ),
	.cout(\c_g0|Add0~11 ));
// synopsys translate_off
defparam \c_g0|Add0~10 .lut_mask = 16'h3C3F;
defparam \c_g0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \c_g0|H~0 (
// Equation(s):
// \c_g0|H~0_combout  = (\RESET_N~input_o  & (\c_g0|H [6] & \c_g0|Add0~10_combout ))

	.dataa(\RESET_N~input_o ),
	.datab(\c_g0|H [6]),
	.datac(gnd),
	.datad(\c_g0|Add0~10_combout ),
	.cin(gnd),
	.combout(\c_g0|H~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H~0 .lut_mask = 16'h8800;
defparam \c_g0|H~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \c_g0|H[5] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|H[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[5] .is_wysiwyg = "true";
defparam \c_g0|H[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \c_g0|Add0~12 (
// Equation(s):
// \c_g0|Add0~12_combout  = \c_g0|Add0~11  $ (!\c_g0|H [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|H [6]),
	.cin(\c_g0|Add0~11 ),
	.combout(\c_g0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add0~12 .lut_mask = 16'hF00F;
defparam \c_g0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \c_g0|H[6]~4 (
// Equation(s):
// \c_g0|H[6]~4_combout  = ((\c_g0|H [6] & ((\c_g0|Add0~12_combout ) # (!\c_g0|V~0_combout ))) # (!\c_g0|H [6] & ((\c_g0|V~0_combout )))) # (!\RESET_N~input_o )

	.dataa(\c_g0|Add0~12_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|H [6]),
	.datad(\c_g0|V~0_combout ),
	.cin(gnd),
	.combout(\c_g0|H[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|H[6]~4 .lut_mask = 16'hBFF3;
defparam \c_g0|H[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \c_g0|H[6] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|H[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|H [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|H[6] .is_wysiwyg = "true";
defparam \c_g0|H[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \c_g0|always3~0 (
// Equation(s):
// \c_g0|always3~0_combout  = (\c_g0|casn_q2~q ) # ((\c_g0|color_ref~q ) # ((\c_g0|H [6]) # (!\c_g0|ldps_n~0_combout )))

	.dataa(\c_g0|casn_q2~q ),
	.datab(\c_g0|color_ref~q ),
	.datac(\c_g0|ldps_n~0_combout ),
	.datad(\c_g0|H [6]),
	.cin(gnd),
	.combout(\c_g0|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|always3~0 .lut_mask = 16'hFFEF;
defparam \c_g0|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \c_g0|ax_q1~0 (
// Equation(s):
// \c_g0|ax_q1~0_combout  = (\RESET_N~input_o  & ((\c_g0|q3~q  & ((\c_g0|rasn_q0~q ))) # (!\c_g0|q3~q  & (\c_g0|always3~0_combout ))))

	.dataa(\c_g0|always3~0_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|rasn_q0~q ),
	.datad(\c_g0|q3~q ),
	.cin(gnd),
	.combout(\c_g0|ax_q1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|ax_q1~0 .lut_mask = 16'hC088;
defparam \c_g0|ax_q1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \c_g0|ax_q1 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|ax_q1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|ax_q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|ax_q1 .is_wysiwyg = "true";
defparam \c_g0|ax_q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \c_g0|rasn_q0~0 (
// Equation(s):
// \c_g0|rasn_q0~0_combout  = (\c_g0|ax_q1~q  & !\c_g0|q3~q )

	.dataa(gnd),
	.datab(\c_g0|ax_q1~q ),
	.datac(gnd),
	.datad(\c_g0|q3~q ),
	.cin(gnd),
	.combout(\c_g0|rasn_q0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|rasn_q0~0 .lut_mask = 16'h00CC;
defparam \c_g0|rasn_q0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \c_g0|rasn_q0 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c_g0|rasn_q0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|rasn_q0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|rasn_q0 .is_wysiwyg = "true";
defparam \c_g0|rasn_q0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \c_g0|q3~0 (
// Equation(s):
// \c_g0|q3~0_combout  = (\RESET_N~input_o  & ((\c_g0|q3~q  & ((\c_g0|casn_q2~q ))) # (!\c_g0|q3~q  & (\c_g0|rasn_q0~q ))))

	.dataa(\c_g0|rasn_q0~q ),
	.datab(\c_g0|q3~q ),
	.datac(\RESET_N~input_o ),
	.datad(\c_g0|casn_q2~q ),
	.cin(gnd),
	.combout(\c_g0|q3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|q3~0 .lut_mask = 16'hE020;
defparam \c_g0|q3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \c_g0|q3~feeder (
// Equation(s):
// \c_g0|q3~feeder_combout  = \c_g0|q3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|q3~0_combout ),
	.cin(gnd),
	.combout(\c_g0|q3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|q3~feeder .lut_mask = 16'hFF00;
defparam \c_g0|q3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \c_g0|q3 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|q3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|q3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|q3 .is_wysiwyg = "true";
defparam \c_g0|q3 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \c_g0|q3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c_g0|q3~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c_g0|q3~clkctrl_outclk ));
// synopsys translate_off
defparam \c_g0|q3~clkctrl .clock_type = "global clock";
defparam \c_g0|q3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \peripheral_out[2]~input (
	.i(peripheral_out[2]),
	.ibar(gnd),
	.o(\peripheral_out[2]~input_o ));
// synopsys translate_off
defparam \peripheral_out[2]~input .bus_hold = "false";
defparam \peripheral_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \peripheral_out[3]~input (
	.i(peripheral_out[3]),
	.ibar(gnd),
	.o(\peripheral_out[3]~input_o ));
// synopsys translate_off
defparam \peripheral_out[3]~input .bus_hold = "false";
defparam \peripheral_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \keyboard_data_l[7]~input (
	.i(keyboard_data_l[7]),
	.ibar(gnd),
	.o(\keyboard_data_l[7]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[7]~input .bus_hold = "false";
defparam \keyboard_data_l[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \peripheral_out[7]~input (
	.i(peripheral_out[7]),
	.ibar(gnd),
	.o(\peripheral_out[7]~input_o ));
// synopsys translate_off
defparam \peripheral_out[7]~input .bus_hold = "false";
defparam \peripheral_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \cpu_data_in[7]~19 (
// Equation(s):
// \cpu_data_in[7]~19_combout  = (\cpu_data_in[2]~2_combout  & (((\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & ((\cpu_data_in[2]~1_combout  & ((\peripheral_out[7]~input_o ))) # (!\cpu_data_in[2]~1_combout  & (\keyboard_data_l[7]~input_o 
// ))))

	.dataa(\keyboard_data_l[7]~input_o ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(\peripheral_out[7]~input_o ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[7]~19 .lut_mask = 16'hFC22;
defparam \cpu_data_in[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \peripheral_out[0]~input (
	.i(peripheral_out[0]),
	.ibar(gnd),
	.o(\peripheral_out[0]~input_o ));
// synopsys translate_off
defparam \peripheral_out[0]~input .bus_hold = "false";
defparam \peripheral_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \cpu|Add25~8 (
// Equation(s):
// \cpu|Add25~8_combout  = (\cpu|myAddr [12] & ((GND) # (!\cpu|Add25~7 ))) # (!\cpu|myAddr [12] & (\cpu|Add25~7  $ (GND)))
// \cpu|Add25~9  = CARRY((\cpu|myAddr [12]) # (!\cpu|Add25~7 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~7 ),
	.combout(\cpu|Add25~8_combout ),
	.cout(\cpu|Add25~9 ));
// synopsys translate_off
defparam \cpu|Add25~8 .lut_mask = 16'h3CCF;
defparam \cpu|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \cpu|Add25~10 (
// Equation(s):
// \cpu|Add25~10_combout  = (\cpu|myAddr [13] & (\cpu|Add25~9  & VCC)) # (!\cpu|myAddr [13] & (!\cpu|Add25~9 ))
// \cpu|Add25~11  = CARRY((!\cpu|myAddr [13] & !\cpu|Add25~9 ))

	.dataa(\cpu|myAddr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~9 ),
	.combout(\cpu|Add25~10_combout ),
	.cout(\cpu|Add25~11 ));
// synopsys translate_off
defparam \cpu|Add25~10 .lut_mask = 16'hA505;
defparam \cpu|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \cpu_data_in[7]~27 (
// Equation(s):
// \cpu_data_in[7]~27_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[7]~20_combout )

	.dataa(gnd),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(gnd),
	.datad(\cpu_data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[7]~27 .lut_mask = 16'hCC00;
defparam \cpu_data_in[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[7]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[7]~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[0]~5_combout  & \cpu_data_in[7]~20_combout ))

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[7]~0 .lut_mask = 16'hC000;
defparam \cpu|calcNextOpcode:myNextOpcode[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~0 .lut_mask = 16'h0030;
defparam \cpu|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \cpu|Add25~12 (
// Equation(s):
// \cpu|Add25~12_combout  = (\cpu|myAddr [14] & ((GND) # (!\cpu|Add25~11 ))) # (!\cpu|myAddr [14] & (\cpu|Add25~11  $ (GND)))
// \cpu|Add25~13  = CARRY((\cpu|myAddr [14]) # (!\cpu|Add25~11 ))

	.dataa(\cpu|myAddr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~11 ),
	.combout(\cpu|Add25~12_combout ),
	.cout(\cpu|Add25~13 ));
// synopsys translate_off
defparam \cpu|Add25~12 .lut_mask = 16'h5AAF;
defparam \cpu|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \cpu_data_in[1]~22 (
// Equation(s):
// \cpu_data_in[1]~22_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[1]~7_combout )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_data_in[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[1]~22 .lut_mask = 16'hAA00;
defparam \cpu_data_in[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \cpu|T[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[1]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[1] .is_wysiwyg = "true";
defparam \cpu|T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \cpu|Selector66~2 (
// Equation(s):
// \cpu|Selector66~2_combout  = (\cpu|myAddr[0]~6_combout  & ((\cpu|T [1]) # ((\cpu|theCpuCycle.cycleStack4~q  & \RESET_N~input_o )))) # (!\cpu|myAddr[0]~6_combout  & (\cpu|theCpuCycle.cycleStack4~q  & ((\RESET_N~input_o ))))

	.dataa(\cpu|myAddr[0]~6_combout ),
	.datab(\cpu|theCpuCycle.cycleStack4~q ),
	.datac(\cpu|T [1]),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector66~2 .lut_mask = 16'hECA0;
defparam \cpu|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[5]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[5]~0_combout  = (\cpu_data_in[0]~5_combout  & (\RESET_N~input_o  & \cpu_data_in[5]~16_combout ))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(gnd),
	.datad(\cpu_data_in[5]~16_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[5]~0 .lut_mask = 16'h8800;
defparam \cpu|calcNextOpcode:myNextOpcode[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \peripheral_out[4]~input (
	.i(peripheral_out[4]),
	.ibar(gnd),
	.o(\peripheral_out[4]~input_o ));
// synopsys translate_off
defparam \peripheral_out[4]~input .bus_hold = "false";
defparam \peripheral_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \keyboard_data_l[4]~input (
	.i(keyboard_data_l[4]),
	.ibar(gnd),
	.o(\keyboard_data_l[4]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[4]~input .bus_hold = "false";
defparam \keyboard_data_l[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|Mux70~0_combout  & !\cpu|nextOpcInfo[41]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux70~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~0 .lut_mask = 16'h0010;
defparam \cpu|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \peripheral_out[6]~input (
	.i(peripheral_out[6]),
	.ibar(gnd),
	.o(\peripheral_out[6]~input_o ));
// synopsys translate_off
defparam \peripheral_out[6]~input .bus_hold = "false";
defparam \peripheral_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \keyboard_data_l[6]~input (
	.i(keyboard_data_l[6]),
	.ibar(gnd),
	.o(\keyboard_data_l[6]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[6]~input .bus_hold = "false";
defparam \keyboard_data_l[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout  = (\cpu|myAddr [15] & (\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  & \cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\cpu|myAddr [15]),
	.datac(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2 .lut_mask = 16'hC000;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout  = (\cpu|myAddr [15] & (\c_g0|phase0~q  & (\ram_addr[14]~2_combout  & !\ram_addr[13]~0_combout )))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2 .lut_mask = 16'h0080;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \cpu|Add25~2 (
// Equation(s):
// \cpu|Add25~2_combout  = (\cpu|myAddr [9] & (\cpu|Add25~1  & VCC)) # (!\cpu|myAddr [9] & (!\cpu|Add25~1 ))
// \cpu|Add25~3  = CARRY((!\cpu|myAddr [9] & !\cpu|Add25~1 ))

	.dataa(\cpu|myAddr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~1 ),
	.combout(\cpu|Add25~2_combout ),
	.cout(\cpu|Add25~3 ));
// synopsys translate_off
defparam \cpu|Add25~2 .lut_mask = 16'hA505;
defparam \cpu|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneive_lcell_comb \cpu|Add25~4 (
// Equation(s):
// \cpu|Add25~4_combout  = (\cpu|myAddr [10] & ((GND) # (!\cpu|Add25~3 ))) # (!\cpu|myAddr [10] & (\cpu|Add25~3  $ (GND)))
// \cpu|Add25~5  = CARRY((\cpu|myAddr [10]) # (!\cpu|Add25~3 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~3 ),
	.combout(\cpu|Add25~4_combout ),
	.cout(\cpu|Add25~5 ));
// synopsys translate_off
defparam \cpu|Add25~4 .lut_mask = 16'h3CCF;
defparam \cpu|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \cpu|Mux44~0 (
// Equation(s):
// \cpu|Mux44~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~0 .lut_mask = 16'hFF04;
defparam \cpu|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \cpu|Mux44~1 (
// Equation(s):
// \cpu|Mux44~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # ((\cpu|nextOpcInfo[41]~0_combout ) # (!\cpu|Mux44~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(gnd),
	.datad(\cpu|Mux44~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~1 .lut_mask = 16'hEEFF;
defparam \cpu|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \cpu|opcInfo[10] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux44~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[10] .is_wysiwyg = "true";
defparam \cpu|opcInfo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \cpu|theCpuCycle~37 (
// Equation(s):
// \cpu|theCpuCycle~37_combout  = (\RESET_N~input_o  & ((\c_g0|phase0~q  & (\cpu|theCpuCycle.cycle2~q )) # (!\c_g0|phase0~q  & ((!\cpu|theCpuCycle.opcodeFetch~q )))))

	.dataa(\c_g0|phase0~q ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu|theCpuCycle.cycle2~q ),
	.datad(\cpu|theCpuCycle.opcodeFetch~q ),
	.cin(gnd),
	.combout(\cpu|theCpuCycle~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theCpuCycle~37 .lut_mask = 16'h80C4;
defparam \cpu|theCpuCycle~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \cpu|theCpuCycle.cycle2 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|theCpuCycle~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycle2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycle2 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycle2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = (!\cpu|opcInfo [20] & (!\cpu|opcInfo [17] & (!\cpu|opcInfo [14] & !\cpu|theCpuCycle.cycle2~q )))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|opcInfo [17]),
	.datac(\cpu|opcInfo [14]),
	.datad(\cpu|theCpuCycle.cycle2~q ),
	.cin(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector1~0 .lut_mask = 16'h0001;
defparam \cpu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \cpu|nextCpuCycle.cyclePreIndirect~0 (
// Equation(s):
// \cpu|nextCpuCycle.cyclePreIndirect~0_combout  = (!\cpu|opcInfo [11] & (!\cpu|opcInfo [15] & \cpu|Selector1~0_combout ))

	.dataa(\cpu|opcInfo [11]),
	.datab(\cpu|opcInfo [15]),
	.datac(\cpu|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cyclePreIndirect~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cyclePreIndirect~0 .lut_mask = 16'h1010;
defparam \cpu|nextCpuCycle.cyclePreIndirect~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~0 .lut_mask = 16'h8AAA;
defparam \cpu|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \cpu|Mux52~1 (
// Equation(s):
// \cpu|Mux52~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|Mux52~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|Mux47~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux47~0_combout ),
	.datad(\cpu|Mux52~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~1 .lut_mask = 16'hFA50;
defparam \cpu|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \cpu|opcInfo[18] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux52~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[18] .is_wysiwyg = "true";
defparam \cpu|opcInfo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \cpu|nextCpuCycle.cyclePreIndirect~1 (
// Equation(s):
// \cpu|nextCpuCycle.cyclePreIndirect~1_combout  = (\cpu|opcInfo [18] & (\cpu|opcInfo [13] & \cpu|nextCpuCycle.cyclePreIndirect~0_combout ))

	.dataa(gnd),
	.datab(\cpu|opcInfo [18]),
	.datac(\cpu|opcInfo [13]),
	.datad(\cpu|nextCpuCycle.cyclePreIndirect~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cyclePreIndirect~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cyclePreIndirect~1 .lut_mask = 16'hC000;
defparam \cpu|nextCpuCycle.cyclePreIndirect~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \cpu|theCpuCycle.cycleStack4~0 (
// Equation(s):
// \cpu|theCpuCycle.cycleStack4~0_combout  = (!\c_g0|phase0~q ) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|phase0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack4~0 .lut_mask = 16'h3F3F;
defparam \cpu|theCpuCycle.cycleStack4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \cpu|theCpuCycle.cyclePreIndirect (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cyclePreIndirect~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cyclePreIndirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cyclePreIndirect .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cyclePreIndirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = (\cpu|theCpuCycle.cyclePreIndirect~q ) # ((\cpu|opcInfo [13] & (\cpu|nextCpuCycle.cyclePreIndirect~0_combout  & !\cpu|opcInfo [18])))

	.dataa(\cpu|opcInfo [13]),
	.datab(\cpu|nextCpuCycle.cyclePreIndirect~0_combout ),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|theCpuCycle.cyclePreIndirect~q ),
	.cin(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector2~0 .lut_mask = 16'hFF08;
defparam \cpu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \cpu|theCpuCycle.cycleIndirect (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleIndirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleIndirect .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleIndirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \cpu|Selector1~1 (
// Equation(s):
// \cpu|Selector1~1_combout  = (\cpu|theCpuCycle.cycleIndirect~q ) # ((\cpu|opcInfo [11] & (\cpu|Selector1~0_combout  & !\cpu|opcInfo [15])))

	.dataa(\cpu|opcInfo [11]),
	.datab(\cpu|theCpuCycle.cycleIndirect~q ),
	.datac(\cpu|Selector1~0_combout ),
	.datad(\cpu|opcInfo [15]),
	.cin(gnd),
	.combout(\cpu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector1~1 .lut_mask = 16'hCCEC;
defparam \cpu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \cpu|theCpuCycle.cycle3 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycle3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycle3 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycle3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \cpu|PC[12]~0 (
// Equation(s):
// \cpu|PC[12]~0_combout  = (\cpu|theCpuCycle.cycle3~q ) # ((\cpu|opcInfo [10] & !\cpu|theCpuCycle.cycle2~q ))

	.dataa(\cpu|opcInfo [10]),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(gnd),
	.datad(\cpu|theCpuCycle.cycle3~q ),
	.cin(gnd),
	.combout(\cpu|PC[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[12]~0 .lut_mask = 16'hFF22;
defparam \cpu|PC[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \cpu|myAddrIncr[6]~12 (
// Equation(s):
// \cpu|myAddrIncr[6]~12_combout  = (\cpu|myAddr [6] & (\cpu|myAddrIncr[5]~11  $ (GND))) # (!\cpu|myAddr [6] & (!\cpu|myAddrIncr[5]~11  & VCC))
// \cpu|myAddrIncr[6]~13  = CARRY((\cpu|myAddr [6] & !\cpu|myAddrIncr[5]~11 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[5]~11 ),
	.combout(\cpu|myAddrIncr[6]~12_combout ),
	.cout(\cpu|myAddrIncr[6]~13 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[6]~12 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \cpu|myAddrIncr[7]~14 (
// Equation(s):
// \cpu|myAddrIncr[7]~14_combout  = (\cpu|myAddr [7] & (!\cpu|myAddrIncr[6]~13 )) # (!\cpu|myAddr [7] & ((\cpu|myAddrIncr[6]~13 ) # (GND)))
// \cpu|myAddrIncr[7]~15  = CARRY((!\cpu|myAddrIncr[6]~13 ) # (!\cpu|myAddr [7]))

	.dataa(gnd),
	.datab(\cpu|myAddr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[6]~13 ),
	.combout(\cpu|myAddrIncr[7]~14_combout ),
	.cout(\cpu|myAddrIncr[7]~15 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \cpu|Selector36~0 (
// Equation(s):
// \cpu|Selector36~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[7]~14_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [7])))

	.dataa(\cpu|PC[12]~0_combout ),
	.datab(gnd),
	.datac(\cpu|myAddrIncr[7]~14_combout ),
	.datad(\cpu|myAddr [7]),
	.cin(gnd),
	.combout(\cpu|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector36~0 .lut_mask = 16'hF5A0;
defparam \cpu|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \cpu|PC[0]~1 (
// Equation(s):
// \cpu|PC[0]~1_combout  = (\c_g0|phase0~q ) # ((!\cpu|theCpuCycle.cycle3~q  & (\cpu|theCpuCycle.cycle2~q  & !\cpu|theCpuCycle.opcodeFetch~q )))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(\cpu|theCpuCycle.opcodeFetch~q ),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\cpu|PC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[0]~1 .lut_mask = 16'hFF04;
defparam \cpu|PC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \cpu|PC[0]~2 (
// Equation(s):
// \cpu|PC[0]~2_combout  = (!\cpu|PC[0]~1_combout  & ((\cpu|opcInfo [11]) # (!\cpu|theCpuCycle.cycle3~q )))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(gnd),
	.datac(\cpu|opcInfo [11]),
	.datad(\cpu|PC[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|PC[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[0]~2 .lut_mask = 16'h00F5;
defparam \cpu|PC[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \cpu|PC[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[7] .is_wysiwyg = "true";
defparam \cpu|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \cpu|Selector60~2 (
// Equation(s):
// \cpu|Selector60~2_combout  = (\cpu|myAddr[0]~6_combout  & \cpu|T [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddr[0]~6_combout ),
	.datad(\cpu|T [7]),
	.cin(gnd),
	.combout(\cpu|Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~2 .lut_mask = 16'hF000;
defparam \cpu|Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \cpu|Mux60~7 (
// Equation(s):
// \cpu|Mux60~7_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[4]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~7 .lut_mask = 16'h0008;
defparam \cpu|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \cpu|Mux73~0 (
// Equation(s):
// \cpu|Mux73~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[0]~5_combout  & (\cpu_data_in[0]~4_combout  & \cpu_data_in[6]~18_combout )))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[0]~4_combout ),
	.datad(\cpu_data_in[6]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~0 .lut_mask = 16'h8000;
defparam \cpu|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \cpu|Mux73~1 (
// Equation(s):
// \cpu|Mux73~1_combout  = (\cpu|Mux73~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # ((!\cpu|Mux60~7_combout  & !\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))

	.dataa(\cpu|Mux60~7_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|Mux73~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux73~1 .lut_mask = 16'hF100;
defparam \cpu|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N25
dffeas \cpu|opcInfo[39] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux73~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[39] .is_wysiwyg = "true";
defparam \cpu|opcInfo[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \cpu|Mux17~0 (
// Equation(s):
// \cpu|Mux17~0_combout  = (\cpu|opcInfo [38] & ((\cpu|opcInfo [39]) # (\cpu|opcInfo [40])))

	.dataa(\cpu|opcInfo [38]),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|opcInfo [40]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~0 .lut_mask = 16'hA8A8;
defparam \cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \cpu|Mux17~1 (
// Equation(s):
// \cpu|Mux17~1_combout  = (\cpu|opcInfo [39]) # (!\cpu|opcInfo [38])

	.dataa(\cpu|opcInfo [38]),
	.datab(gnd),
	.datac(\cpu|opcInfo [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~1 .lut_mask = 16'hF5F5;
defparam \cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \cpu|Mux17~4 (
// Equation(s):
// \cpu|Mux17~4_combout  = (\cpu|opcInfo [39] & ((!\cpu|opcInfo [38]) # (!\cpu|opcInfo [40]))) # (!\cpu|opcInfo [39] & ((\cpu|opcInfo [40]) # (\cpu|opcInfo [38])))

	.dataa(\cpu|opcInfo [39]),
	.datab(gnd),
	.datac(\cpu|opcInfo [40]),
	.datad(\cpu|opcInfo [38]),
	.cin(gnd),
	.combout(\cpu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~4 .lut_mask = 16'h5FFA;
defparam \cpu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \cpu|Mux34~4 (
// Equation(s):
// \cpu|Mux34~4_combout  = (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & \cpu|Mux60~7_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|Mux60~7_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~4 .lut_mask = 16'hFF30;
defparam \cpu|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \cpu|Mux70~11 (
// Equation(s):
// \cpu|Mux70~11_combout  = (\RESET_N~input_o  & (\cpu_data_in[0]~5_combout  & (!\cpu_data_in[5]~16_combout  & \cpu_data_in[7]~20_combout )))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[5]~16_combout ),
	.datad(\cpu_data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~11 .lut_mask = 16'h0800;
defparam \cpu|Mux70~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  $ (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~0 .lut_mask = 16'h0110;
defparam \cpu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~1 .lut_mask = 16'h5450;
defparam \cpu|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \cpu|Mux34~2 (
// Equation(s):
// \cpu|Mux34~2_combout  = (\cpu|Mux70~0_combout  & ((\cpu|Mux34~1_combout ) # ((\cpu|Mux70~11_combout  & \cpu|Mux34~0_combout )))) # (!\cpu|Mux70~0_combout  & (\cpu|Mux70~11_combout  & (\cpu|Mux34~0_combout )))

	.dataa(\cpu|Mux70~0_combout ),
	.datab(\cpu|Mux70~11_combout ),
	.datac(\cpu|Mux34~0_combout ),
	.datad(\cpu|Mux34~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~2 .lut_mask = 16'hEAC0;
defparam \cpu|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \cpu|Mux34~3 (
// Equation(s):
// \cpu|Mux34~3_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )) # (!\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & \cpu|Mux34~2_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|Mux34~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~3 .lut_mask = 16'h5C50;
defparam \cpu|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \cpu|Mux34~5 (
// Equation(s):
// \cpu|Mux34~5_combout  = (\cpu|Mux34~3_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|nextOpcInfo[41]~0_combout  & \cpu|Mux34~4_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux34~4_combout ),
	.datad(\cpu|Mux34~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~5 .lut_mask = 16'hFF80;
defparam \cpu|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \cpu|opcInfo[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux34~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[0] .is_wysiwyg = "true";
defparam \cpu|opcInfo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \cpu|Mux69~0 (
// Equation(s):
// \cpu|Mux69~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & \cpu|Mux48~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~0 .lut_mask = 16'h1000;
defparam \cpu|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \cpu|opcInfo[24] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[24] .is_wysiwyg = "true";
defparam \cpu|opcInfo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \cpu|Selector3~3 (
// Equation(s):
// \cpu|Selector3~3_combout  = (\cpu|theCpuCycle.cycleStack1~q ) # ((!\cpu|opcInfo [20] & (\cpu|opcInfo [15] & \cpu|theCpuCycle.cycleStack3~q )))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|opcInfo [15]),
	.datac(\cpu|theCpuCycle.cycleStack1~q ),
	.datad(\cpu|theCpuCycle.cycleStack3~q ),
	.cin(gnd),
	.combout(\cpu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~3 .lut_mask = 16'hF4F0;
defparam \cpu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \cpu|Selector3~1 (
// Equation(s):
// \cpu|Selector3~1_combout  = (\cpu|opcInfo [24] & (\cpu|theCpuCycle.cycleStack2~q  & ((\cpu|opcInfo [15]) # (!\cpu|opcInfo [20]))))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|opcInfo [24]),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|theCpuCycle.cycleStack2~q ),
	.cin(gnd),
	.combout(\cpu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~1 .lut_mask = 16'hC400;
defparam \cpu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \cpu|Mux55~2 (
// Equation(s):
// \cpu|Mux55~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # ((\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~2 .lut_mask = 16'hFCF4;
defparam \cpu|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \cpu|Mux55~3 (
// Equation(s):
// \cpu|Mux55~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|Mux55~2_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|Mux55~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~3 .lut_mask = 16'h0200;
defparam \cpu|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \cpu|opcInfo[21] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux55~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[21] .is_wysiwyg = "true";
defparam \cpu|opcInfo[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \cpu|Selector3~2 (
// Equation(s):
// \cpu|Selector3~2_combout  = (\cpu|Selector3~1_combout ) # ((!\cpu|opcInfo [21] & \cpu|Selector3~0_combout ))

	.dataa(\cpu|Selector3~1_combout ),
	.datab(gnd),
	.datac(\cpu|opcInfo [21]),
	.datad(\cpu|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~2 .lut_mask = 16'hAFAA;
defparam \cpu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \cpu|Selector3~4 (
// Equation(s):
// \cpu|Selector3~4_combout  = (\cpu|theCpuCycle.cycleStack4~q ) # ((\cpu|Selector3~2_combout ) # ((!\cpu|opcInfo [14] & \cpu|Selector3~3_combout )))

	.dataa(\cpu|theCpuCycle.cycleStack4~q ),
	.datab(\cpu|opcInfo [14]),
	.datac(\cpu|Selector3~3_combout ),
	.datad(\cpu|Selector3~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~4 .lut_mask = 16'hFFBA;
defparam \cpu|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \cpu|theCpuCycle.cycleRead (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleRead .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleRead .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \cpu|updateRegisters~1 (
// Equation(s):
// \cpu|updateRegisters~1_combout  = (!\c_g0|phase0~q  & ((\cpu|opcInfo [24] & ((\cpu|theCpuCycle.cycleRead~q ))) # (!\cpu|opcInfo [24] & (\cpu|theCpuCycle.opcodeFetch~q ))))

	.dataa(\cpu|opcInfo [24]),
	.datab(\cpu|theCpuCycle.opcodeFetch~q ),
	.datac(\cpu|theCpuCycle.cycleRead~q ),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\cpu|updateRegisters~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|updateRegisters~1 .lut_mask = 16'h00E4;
defparam \cpu|updateRegisters~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \cpu|A[0]~0 (
// Equation(s):
// \cpu|A[0]~0_combout  = (\cpu|opcInfo [0] & \cpu|updateRegisters~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [0]),
	.datad(\cpu|updateRegisters~1_combout ),
	.cin(gnd),
	.combout(\cpu|A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|A[0]~0 .lut_mask = 16'hF000;
defparam \cpu|A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \cpu|A[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux28~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[6] .is_wysiwyg = "true";
defparam \cpu|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \cpu|Mux11~0 (
// Equation(s):
// \cpu|Mux11~0_combout  = ((!\cpu|Mux17~1_combout  & ((\cpu|Mux17~0_combout ) # (\cpu|A [6])))) # (!\cpu|Mux17~4_combout )

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|Mux17~4_combout ),
	.datad(\cpu|A [6]),
	.cin(gnd),
	.combout(\cpu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~0 .lut_mask = 16'h5F4F;
defparam \cpu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = (((!\cpu_data_in[1]~7_combout  & !\cpu_data_in[0]~4_combout )) # (!\cpu_data_in[0]~5_combout )) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[1]~7_combout ),
	.datad(\cpu_data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~0 .lut_mask = 16'h777F;
defparam \cpu|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \cpu|Mux63~1 (
// Equation(s):
// \cpu|Mux63~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (((!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & 
// ((!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~1 .lut_mask = 16'h1F0C;
defparam \cpu|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \cpu|Mux63~2 (
// Equation(s):
// \cpu|Mux63~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|Mux63~0_combout  & \cpu|Mux63~1_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux63~0_combout ),
	.datad(\cpu|Mux63~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~2 .lut_mask = 16'h2000;
defparam \cpu|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \cpu|opcInfo[29] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux63~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[29] .is_wysiwyg = "true";
defparam \cpu|opcInfo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \cpu|Mux64~0 (
// Equation(s):
// \cpu|Mux64~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux64~0 .lut_mask = 16'h0020;
defparam \cpu|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \cpu|Mux64~2 (
// Equation(s):
// \cpu|Mux64~2_combout  = (\cpu|Mux64~1_combout  & (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & \cpu|Mux64~0_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux64~1_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datad(\cpu|Mux64~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux64~2 .lut_mask = 16'hC000;
defparam \cpu|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N5
dffeas \cpu|opcInfo[30] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux64~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[30] .is_wysiwyg = "true";
defparam \cpu|opcInfo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~0 .lut_mask = 16'hD1D0;
defparam \cpu|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \cpu|Mux36~1 (
// Equation(s):
// \cpu|Mux36~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|Mux61~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (((\cpu|Mux36~0_combout ))))

	.dataa(\cpu|Mux61~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|Mux36~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~1 .lut_mask = 16'h3B08;
defparam \cpu|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|Mux63~0_combout  & \cpu|Mux36~1_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux63~0_combout ),
	.datad(\cpu|Mux36~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~2 .lut_mask = 16'hA000;
defparam \cpu|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \cpu|opcInfo[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[2] .is_wysiwyg = "true";
defparam \cpu|opcInfo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \cpu|Y[0]~0 (
// Equation(s):
// \cpu|Y[0]~0_combout  = (\cpu|updateRegisters~1_combout  & \cpu|opcInfo [2])

	.dataa(\cpu|updateRegisters~1_combout ),
	.datab(\cpu|opcInfo [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Y[0]~0 .lut_mask = 16'h8888;
defparam \cpu|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \cpu|Y[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux28~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[6] .is_wysiwyg = "true";
defparam \cpu|Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \cpu|S[0]~8 (
// Equation(s):
// \cpu|S[0]~8_combout  = \cpu|S [0] $ (VCC)
// \cpu|S[0]~9  = CARRY(\cpu|S [0])

	.dataa(\cpu|S [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|S[0]~8_combout ),
	.cout(\cpu|S[0]~9 ));
// synopsys translate_off
defparam \cpu|S[0]~8 .lut_mask = 16'h55AA;
defparam \cpu|S[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \cpu|S[0]~feeder (
// Equation(s):
// \cpu|S[0]~feeder_combout  = \cpu|S[0]~8_combout 

	.dataa(gnd),
	.datab(\cpu|S[0]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|S[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[0]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|S[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \cpu|Mux69~1 (
// Equation(s):
// \cpu|Mux69~1_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout )))) # (!\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & 
// !\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~1 .lut_mask = 16'h4430;
defparam \cpu|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \cpu|Mux70~9 (
// Equation(s):
// \cpu|Mux70~9_combout  = (\cpu_data_in[0]~5_combout  & !\cpu_data_in[7]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~9 .lut_mask = 16'h00F0;
defparam \cpu|Mux70~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \cpu|Mux70~10 (
// Equation(s):
// \cpu|Mux70~10_combout  = ((\cpu_data_in[3]~12_combout  & (\cpu|Mux70~9_combout  & !\cpu_data_in[4]~14_combout ))) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[3]~12_combout ),
	.datac(\cpu|Mux70~9_combout ),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~10 .lut_mask = 16'h55D5;
defparam \cpu|Mux70~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \cpu|Mux69~2 (
// Equation(s):
// \cpu|Mux69~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~2 .lut_mask = 16'h00A2;
defparam \cpu|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \cpu|Mux72~0 (
// Equation(s):
// \cpu|Mux72~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux72~0 .lut_mask = 16'h0C00;
defparam \cpu|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \cpu|Mux69~3 (
// Equation(s):
// \cpu|Mux69~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (((\cpu|Mux69~2_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|Mux72~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|Mux69~2_combout ),
	.datad(\cpu|Mux72~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~3 .lut_mask = 16'hD1C0;
defparam \cpu|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \cpu|Mux69~4 (
// Equation(s):
// \cpu|Mux69~4_combout  = (\cpu|Mux69~1_combout  & ((\cpu|Mux70~10_combout ) # ((\cpu|Mux63~0_combout  & \cpu|Mux69~3_combout )))) # (!\cpu|Mux69~1_combout  & (((\cpu|Mux63~0_combout  & \cpu|Mux69~3_combout ))))

	.dataa(\cpu|Mux69~1_combout ),
	.datab(\cpu|Mux70~10_combout ),
	.datac(\cpu|Mux63~0_combout ),
	.datad(\cpu|Mux69~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~4 .lut_mask = 16'hF888;
defparam \cpu|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \cpu|Mux69~5 (
// Equation(s):
// \cpu|Mux69~5_combout  = (\cpu|Mux69~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & \cpu|Mux69~4_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|Mux69~4_combout ),
	.datad(\cpu|Mux69~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux69~5 .lut_mask = 16'hFF30;
defparam \cpu|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \cpu|opcInfo[35] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux69~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[35] .is_wysiwyg = "true";
defparam \cpu|opcInfo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = (\RESET_N~input_o  & (((!\cpu_data_in[5]~16_combout  & !\cpu_data_in[6]~18_combout )) # (!\cpu_data_in[0]~5_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[5]~16_combout ),
	.datad(\cpu_data_in[6]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~0 .lut_mask = 16'h444C;
defparam \cpu|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \cpu|Mux62~2 (
// Equation(s):
// \cpu|Mux62~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|nextOpcInfo[41]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ) # (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~2 .lut_mask = 16'hF0E0;
defparam \cpu|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (!\cpu|nextOpcInfo[41]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[2]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~0 .lut_mask = 16'h0004;
defparam \cpu|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \cpu|Mux62~1 (
// Equation(s):
// \cpu|Mux62~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|Mux62~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  $ (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|Mux62~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~1 .lut_mask = 16'h2800;
defparam \cpu|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \cpu|Mux62~3 (
// Equation(s):
// \cpu|Mux62~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|Mux62~1_combout ) # ((\cpu|Mux59~0_combout  & \cpu|Mux62~2_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|Mux59~0_combout ),
	.datac(\cpu|Mux62~2_combout ),
	.datad(\cpu|Mux62~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~3 .lut_mask = 16'hAA80;
defparam \cpu|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \cpu|opcInfo[28] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux62~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[28] .is_wysiwyg = "true";
defparam \cpu|opcInfo[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \cpu|Y[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux17~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[0] .is_wysiwyg = "true";
defparam \cpu|Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & !\cpu|nextOpcInfo[41]~0_combout )) # 
// (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~1 .lut_mask = 16'h4600;
defparam \cpu|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|Mux64~1_combout  & !\cpu|Mux51~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(\cpu|Mux64~1_combout ),
	.datac(gnd),
	.datad(\cpu|Mux51~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~0 .lut_mask = 16'h0044;
defparam \cpu|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \cpu|Mux35~2 (
// Equation(s):
// \cpu|Mux35~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|Mux35~0_combout ) # ((\cpu|Mux61~0_combout  & \cpu|Mux35~1_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|Mux61~0_combout ),
	.datac(\cpu|Mux35~1_combout ),
	.datad(\cpu|Mux35~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~2 .lut_mask = 16'hAA80;
defparam \cpu|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N15
dffeas \cpu|opcInfo[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[1] .is_wysiwyg = "true";
defparam \cpu|opcInfo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \cpu|X[0]~0 (
// Equation(s):
// \cpu|X[0]~0_combout  = (\cpu|opcInfo [1] & \cpu|updateRegisters~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [1]),
	.datad(\cpu|updateRegisters~1_combout ),
	.cin(gnd),
	.combout(\cpu|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|X[0]~0 .lut_mask = 16'hF000;
defparam \cpu|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \cpu|X[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux17~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[0] .is_wysiwyg = "true";
defparam \cpu|X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \cpu|processAluInput:temp[0]~0 (
// Equation(s):
// \cpu|processAluInput:temp[0]~0_combout  = (\cpu|opcInfo [28] & (\cpu|X [0] & ((\cpu|Y [0]) # (!\cpu|opcInfo [29])))) # (!\cpu|opcInfo [28] & ((\cpu|Y [0]) # ((!\cpu|opcInfo [29]))))

	.dataa(\cpu|opcInfo [28]),
	.datab(\cpu|Y [0]),
	.datac(\cpu|opcInfo [29]),
	.datad(\cpu|X [0]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[0]~0 .lut_mask = 16'hCF45;
defparam \cpu|processAluInput:temp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \cpu|Mux67~0 (
// Equation(s):
// \cpu|Mux67~0_combout  = (\cpu|nextOpcInfo[41]~0_combout ) # (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  $ (((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux67~0 .lut_mask = 16'hFCF6;
defparam \cpu|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \cpu|Mux67~1 (
// Equation(s):
// \cpu|Mux67~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & !\cpu|Mux67~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|Mux67~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux67~1 .lut_mask = 16'h0002;
defparam \cpu|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \cpu|opcInfo[33] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux67~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[33] .is_wysiwyg = "true";
defparam \cpu|opcInfo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = (\cpu_data_in[0]~5_combout  & (\RESET_N~input_o  & (\cpu_data_in[7]~20_combout  & !\cpu_data_in[6]~18_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[7]~20_combout ),
	.datad(\cpu_data_in[6]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~2 .lut_mask = 16'h0080;
defparam \cpu|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \cpu|Mux61~1 (
// Equation(s):
// \cpu|Mux61~1_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux61~0_combout  & \cpu|Mux38~2_combout )))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|Mux61~0_combout ),
	.datad(\cpu|Mux38~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~1 .lut_mask = 16'h8000;
defparam \cpu|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N7
dffeas \cpu|opcInfo[27] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux61~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[27] .is_wysiwyg = "true";
defparam \cpu|opcInfo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \cpu|Mux65~8 (
// Equation(s):
// \cpu|Mux65~8_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~8 .lut_mask = 16'h0202;
defparam \cpu|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \cpu|Mux65~4 (
// Equation(s):
// \cpu|Mux65~4_combout  = (\cpu|Mux64~1_combout  & (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))

	.dataa(\cpu|Mux64~1_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~4 .lut_mask = 16'h0200;
defparam \cpu|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \cpu|Mux65~5 (
// Equation(s):
// \cpu|Mux65~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  $ (((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & 
// (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~5 .lut_mask = 16'h5498;
defparam \cpu|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \cpu|Mux65~6 (
// Equation(s):
// \cpu|Mux65~6_combout  = (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|Mux65~4_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & \cpu|Mux65~5_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|Mux65~4_combout ),
	.datad(\cpu|Mux65~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~6 .lut_mask = 16'h5150;
defparam \cpu|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \cpu|Mux65~2 (
// Equation(s):
// \cpu|Mux65~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & 
// (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~2 .lut_mask = 16'h7410;
defparam \cpu|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \cpu|Mux65~3 (
// Equation(s):
// \cpu|Mux65~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((!\cpu|Mux59~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((\cpu|Mux65~2_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|Mux59~0_combout ),
	.datad(\cpu|Mux65~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~3 .lut_mask = 16'h7F2A;
defparam \cpu|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \cpu|Mux65~7 (
// Equation(s):
// \cpu|Mux65~7_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout )) # (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|Mux65~3_combout ))) # 
// (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|Mux65~6_combout ))))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux65~6_combout ),
	.datad(\cpu|Mux65~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \cpu|Mux65~0 (
// Equation(s):
// \cpu|Mux65~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~0 .lut_mask = 16'hF070;
defparam \cpu|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \cpu|Mux65~1 (
// Equation(s):
// \cpu|Mux65~1_combout  = (!\cpu|Mux65~0_combout ) # (!\cpu|Mux59~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux59~0_combout ),
	.datad(\cpu|Mux65~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~1 .lut_mask = 16'h0FFF;
defparam \cpu|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \cpu|Mux65~9 (
// Equation(s):
// \cpu|Mux65~9_combout  = (\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|Mux65~7_combout  & (!\cpu|Mux65~8_combout )) # (!\cpu|Mux65~7_combout  & ((\cpu|Mux65~1_combout ))))) # (!\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|Mux65~7_combout ))))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|Mux65~8_combout ),
	.datac(\cpu|Mux65~7_combout ),
	.datad(\cpu|Mux65~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux65~9 .lut_mask = 16'h7A70;
defparam \cpu|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \cpu|opcInfo[31] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux65~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[31] .is_wysiwyg = "true";
defparam \cpu|opcInfo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \cpu_data_in[0]~21 (
// Equation(s):
// \cpu_data_in[0]~21_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[0]~4_combout )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(gnd),
	.datac(\cpu_data_in[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_data_in[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[0]~21 .lut_mask = 16'hA0A0;
defparam \cpu_data_in[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \cpu|T[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu_data_in[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[0] .is_wysiwyg = "true";
defparam \cpu|T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \cpu|A[0]~feeder (
// Equation(s):
// \cpu|A[0]~feeder_combout  = \cpu|Mux17~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux17~5_combout ),
	.cin(gnd),
	.combout(\cpu|A[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|A[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|A[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N9
dffeas \cpu|A[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[0] .is_wysiwyg = "true";
defparam \cpu|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \cpu|processAluInput:temp[0]~2 (
// Equation(s):
// \cpu|processAluInput:temp[0]~2_combout  = (\cpu|opcInfo [27] & (\cpu|A [0] & ((\cpu|T [0]) # (!\cpu|opcInfo [31])))) # (!\cpu|opcInfo [27] & (((\cpu|T [0])) # (!\cpu|opcInfo [31])))

	.dataa(\cpu|opcInfo [27]),
	.datab(\cpu|opcInfo [31]),
	.datac(\cpu|T [0]),
	.datad(\cpu|A [0]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[0]~2 .lut_mask = 16'hF351;
defparam \cpu|processAluInput:temp[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \cpu|Mux60~3 (
// Equation(s):
// \cpu|Mux60~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # (!\cpu|nextOpcInfo[41]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & 
// (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & !\cpu|nextOpcInfo[41]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~3 .lut_mask = 16'hA0BA;
defparam \cpu|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \cpu|Mux60~2 (
// Equation(s):
// \cpu|Mux60~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # (!\cpu|nextOpcInfo[41]~0_combout )))) # 
// (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (((\cpu|nextOpcInfo[41]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~2 .lut_mask = 16'hEFF0;
defparam \cpu|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \cpu|Mux60~4 (
// Equation(s):
// \cpu|Mux60~4_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((!\cpu|Mux60~2_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|Mux60~3_combout  & \cpu|Mux60~2_combout 
// )))) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (((\cpu|Mux60~3_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux60~3_combout ),
	.datad(\cpu|Mux60~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~4 .lut_mask = 16'h70D8;
defparam \cpu|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \cpu|Mux60~5 (
// Equation(s):
// \cpu|Mux60~5_combout  = (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|Mux60~3_combout  & \cpu|Mux60~2_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|Mux60~3_combout  & 
// !\cpu|Mux60~2_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux60~3_combout ),
	.datad(\cpu|Mux60~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~5 .lut_mask = 16'h0210;
defparam \cpu|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ) # (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~0 .lut_mask = 16'h00FA;
defparam \cpu|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \cpu|Mux60~1 (
// Equation(s):
// \cpu|Mux60~1_combout  = (\cpu|Mux60~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|Mux70~1_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|Mux70~0_combout ))))

	.dataa(\cpu|Mux70~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux60~0_combout ),
	.datad(\cpu|Mux70~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~1 .lut_mask = 16'hE020;
defparam \cpu|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \cpu|Mux60~6 (
// Equation(s):
// \cpu|Mux60~6_combout  = (\cpu|Mux60~5_combout  & (\cpu|Mux60~4_combout  $ ((!\cpu|Mux61~0_combout )))) # (!\cpu|Mux60~5_combout  & (\cpu|Mux60~4_combout  & ((\cpu|Mux60~1_combout ))))

	.dataa(\cpu|Mux60~4_combout ),
	.datab(\cpu|Mux61~0_combout ),
	.datac(\cpu|Mux60~5_combout ),
	.datad(\cpu|Mux60~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~6 .lut_mask = 16'h9A90;
defparam \cpu|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \cpu|opcInfo[26] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux60~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[26] .is_wysiwyg = "true";
defparam \cpu|opcInfo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \cpu|processAluInput:temp[0]~1 (
// Equation(s):
// \cpu|processAluInput:temp[0]~1_combout  = (\cpu|S [0] & (((\cpu|A [0]) # (!\cpu|opcInfo [26])))) # (!\cpu|S [0] & (!\cpu|opcInfo [30] & ((\cpu|A [0]) # (!\cpu|opcInfo [26]))))

	.dataa(\cpu|S [0]),
	.datab(\cpu|opcInfo [30]),
	.datac(\cpu|A [0]),
	.datad(\cpu|opcInfo [26]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[0]~1 .lut_mask = 16'hB0BB;
defparam \cpu|processAluInput:temp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \cpu|processAluInput:temp[0]~3 (
// Equation(s):
// \cpu|processAluInput:temp[0]~3_combout  = (\cpu|processAluInput:temp[0]~0_combout  & (!\cpu|opcInfo [33] & (\cpu|processAluInput:temp[0]~2_combout  & \cpu|processAluInput:temp[0]~1_combout )))

	.dataa(\cpu|processAluInput:temp[0]~0_combout ),
	.datab(\cpu|opcInfo [33]),
	.datac(\cpu|processAluInput:temp[0]~2_combout ),
	.datad(\cpu|processAluInput:temp[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[0]~3 .lut_mask = 16'h2000;
defparam \cpu|processAluInput:temp[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \cpu|processAluInput:temp[1]~1 (
// Equation(s):
// \cpu|processAluInput:temp[1]~1_combout  = (\cpu|S [1]) # (!\cpu|opcInfo [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [30]),
	.datad(\cpu|S [1]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[1]~1 .lut_mask = 16'hFF0F;
defparam \cpu|processAluInput:temp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \cpu|A[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[1] .is_wysiwyg = "true";
defparam \cpu|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \cpu|processAluInput:temp[1]~2 (
// Equation(s):
// \cpu|processAluInput:temp[1]~2_combout  = (\cpu|opcInfo [26] & (\cpu|A [1] & ((\cpu|T [1]) # (!\cpu|opcInfo [31])))) # (!\cpu|opcInfo [26] & (((\cpu|T [1]) # (!\cpu|opcInfo [31]))))

	.dataa(\cpu|opcInfo [26]),
	.datab(\cpu|A [1]),
	.datac(\cpu|T [1]),
	.datad(\cpu|opcInfo [31]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[1]~2 .lut_mask = 16'hD0DD;
defparam \cpu|processAluInput:temp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \cpu|Y[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[1] .is_wysiwyg = "true";
defparam \cpu|Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \cpu|processAluInput:temp[1]~0 (
// Equation(s):
// \cpu|processAluInput:temp[1]~0_combout  = (\cpu|X [1] & ((\cpu|Y [1]) # ((!\cpu|opcInfo [29])))) # (!\cpu|X [1] & (!\cpu|opcInfo [28] & ((\cpu|Y [1]) # (!\cpu|opcInfo [29]))))

	.dataa(\cpu|X [1]),
	.datab(\cpu|Y [1]),
	.datac(\cpu|opcInfo [29]),
	.datad(\cpu|opcInfo [28]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[1]~0 .lut_mask = 16'h8ACF;
defparam \cpu|processAluInput:temp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \cpu|processAluInput:temp[1]~3 (
// Equation(s):
// \cpu|processAluInput:temp[1]~3_combout  = (!\cpu|opcInfo [33] & (\cpu|processAluInput:temp[1]~1_combout  & (\cpu|processAluInput:temp[1]~2_combout  & \cpu|processAluInput:temp[1]~0_combout )))

	.dataa(\cpu|opcInfo [33]),
	.datab(\cpu|processAluInput:temp[1]~1_combout ),
	.datac(\cpu|processAluInput:temp[1]~2_combout ),
	.datad(\cpu|processAluInput:temp[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[1]~3 .lut_mask = 16'h4000;
defparam \cpu|processAluInput:temp[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \cpu|Mux71~6 (
// Equation(s):
// \cpu|Mux71~6_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # (\cpu|nextOpcInfo[41]~0_combout  $ (((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~6 .lut_mask = 16'hFCDE;
defparam \cpu|Mux71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \cpu|Mux71~7 (
// Equation(s):
// \cpu|Mux71~7_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|Mux71~6_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|Mux71~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~7 .lut_mask = 16'h0A00;
defparam \cpu|Mux71~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \cpu|Mux71~3 (
// Equation(s):
// \cpu|Mux71~3_combout  = (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  $ (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~3 .lut_mask = 16'h0009;
defparam \cpu|Mux71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \cpu|Mux71~4 (
// Equation(s):
// \cpu|Mux71~4_combout  = (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|Mux59~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|Mux71~3_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|Mux59~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|Mux71~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~4 .lut_mask = 16'h0D08;
defparam \cpu|Mux71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \cpu|Mux71~5 (
// Equation(s):
// \cpu|Mux71~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux71~4_combout  & ((\cpu|Mux61~0_combout ) # 
// (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|Mux61~0_combout ),
	.datad(\cpu|Mux71~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~5 .lut_mask = 16'hB988;
defparam \cpu|Mux71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \cpu_data_in[5]~25 (
// Equation(s):
// \cpu_data_in[5]~25_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[5]~16_combout )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_data_in[5]~16_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[5]~25 .lut_mask = 16'hAA00;
defparam \cpu_data_in[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \cpu|Mux71~0 (
// Equation(s):
// \cpu|Mux71~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # ((!\cpu_data_in[4]~14_combout  & (\cpu_data_in[0]~5_combout  & \cpu_data_in[3]~12_combout )))

	.dataa(\cpu_data_in[4]~14_combout ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[3]~12_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~0 .lut_mask = 16'hFF40;
defparam \cpu|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \cpu|Mux71~1 (
// Equation(s):
// \cpu|Mux71~1_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (\cpu_data_in[5]~25_combout )) # (!\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|Mux71~0_combout ))))

	.dataa(\cpu_data_in[5]~25_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|Mux71~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~1 .lut_mask = 16'hACA0;
defparam \cpu|Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \cpu|Mux71~2 (
// Equation(s):
// \cpu|Mux71~2_combout  = (\cpu|Mux71~1_combout ) # ((\cpu|Mux59~0_combout  & (\cpu|nextOpcInfo[41]~0_combout  & \cpu|Mux61~0_combout )))

	.dataa(\cpu|Mux59~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux61~0_combout ),
	.datad(\cpu|Mux71~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~2 .lut_mask = 16'hFF80;
defparam \cpu|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \cpu|Mux71~8 (
// Equation(s):
// \cpu|Mux71~8_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|Mux71~5_combout  & (\cpu|Mux71~7_combout )) # (!\cpu|Mux71~5_combout  & ((\cpu|Mux71~2_combout ))))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & 
// (((\cpu|Mux71~5_combout ))))

	.dataa(\cpu|Mux71~7_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|Mux71~5_combout ),
	.datad(\cpu|Mux71~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux71~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux71~8 .lut_mask = 16'hBCB0;
defparam \cpu|Mux71~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \cpu|opcInfo[37] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux71~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[37] .is_wysiwyg = "true";
defparam \cpu|opcInfo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \cpu|updateRegisters~2 (
// Equation(s):
// \cpu|updateRegisters~2_combout  = (\cpu|opcInfo [24] & (\cpu|theCpuCycle.cycleRead~q )) # (!\cpu|opcInfo [24] & ((\cpu|theCpuCycle.opcodeFetch~q )))

	.dataa(\cpu|opcInfo [24]),
	.datab(\cpu|theCpuCycle.cycleRead~q ),
	.datac(\cpu|theCpuCycle.opcodeFetch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|updateRegisters~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|updateRegisters~2 .lut_mask = 16'hD8D8;
defparam \cpu|updateRegisters~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \cpu|Mux68~0 (
// Equation(s):
// \cpu|Mux68~0_combout  = (!\cpu_data_in[7]~20_combout  & (\cpu_data_in[0]~5_combout  & (\cpu_data_in[1]~7_combout  & \RESET_N~input_o )))

	.dataa(\cpu_data_in[7]~20_combout ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[1]~7_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux68~0 .lut_mask = 16'h4000;
defparam \cpu|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & 
// (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~0 .lut_mask = 16'h04C0;
defparam \cpu|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \cpu|Mux43~1 (
// Equation(s):
// \cpu|Mux43~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~1 .lut_mask = 16'hDDBA;
defparam \cpu|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \cpu|Mux43~2 (
// Equation(s):
// \cpu|Mux43~2_combout  = (\cpu|Mux43~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & !\cpu|Mux43~1_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux43~0_combout ),
	.datad(\cpu|Mux43~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~2 .lut_mask = 16'hF0F1;
defparam \cpu|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \cpu|Mux43~3 (
// Equation(s):
// \cpu|Mux43~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~3 .lut_mask = 16'h2220;
defparam \cpu|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \cpu|Mux43~4 (
// Equation(s):
// \cpu|Mux43~4_combout  = (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux71~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|Mux43~3_combout )))))

	.dataa(\cpu|Mux71~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|Mux43~3_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~4 .lut_mask = 16'h2230;
defparam \cpu|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \cpu|Mux43~5 (
// Equation(s):
// \cpu|Mux43~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|nextOpcInfo[41]~0_combout ) # ((\cpu|Mux43~2_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|Mux43~4_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux43~2_combout ),
	.datad(\cpu|Mux43~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~5 .lut_mask = 16'hB9A8;
defparam \cpu|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \cpu|Mux43~6 (
// Equation(s):
// \cpu|Mux43~6_combout  = (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(gnd),
	.datad(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~6 .lut_mask = 16'h0011;
defparam \cpu|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \cpu|Mux43~7 (
// Equation(s):
// \cpu|Mux43~7_combout  = (\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|Mux43~5_combout  & ((!\cpu|Mux43~6_combout ))) # (!\cpu|Mux43~5_combout  & (\cpu|Mux68~0_combout )))) # (!\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|Mux43~5_combout ))))

	.dataa(\cpu|Mux68~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux43~5_combout ),
	.datad(\cpu|Mux43~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~7 .lut_mask = 16'h38F8;
defparam \cpu|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \cpu|opcInfo[9] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux43~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[9] .is_wysiwyg = "true";
defparam \cpu|opcInfo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \cpu|C~0 (
// Equation(s):
// \cpu|C~0_combout  = (!\c_g0|phase0~q  & (\cpu|updateRegisters~2_combout  & \cpu|opcInfo [9]))

	.dataa(\c_g0|phase0~q ),
	.datab(\cpu|updateRegisters~2_combout ),
	.datac(gnd),
	.datad(\cpu|opcInfo [9]),
	.cin(gnd),
	.combout(\cpu|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~0 .lut_mask = 16'h4400;
defparam \cpu|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \cpu|A[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[7] .is_wysiwyg = "true";
defparam \cpu|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[7]~1 (
// Equation(s):
// \cpu|processAluInput:temp[7]~1_combout  = (\cpu|opcInfo [31] & (\cpu|T [7] & ((\cpu|A [7]) # (!\cpu|opcInfo [26])))) # (!\cpu|opcInfo [31] & ((\cpu|A [7]) # ((!\cpu|opcInfo [26]))))

	.dataa(\cpu|opcInfo [31]),
	.datab(\cpu|A [7]),
	.datac(\cpu|T [7]),
	.datad(\cpu|opcInfo [26]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[7]~1 .lut_mask = 16'hC4F5;
defparam \cpu|processAluInput:temp[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \cpu|processAluInput:temp[7]~2 (
// Equation(s):
// \cpu|processAluInput:temp[7]~2_combout  = (!\cpu|opcInfo [33] & ((\cpu|X [7]) # (!\cpu|opcInfo [28])))

	.dataa(\cpu|opcInfo [33]),
	.datab(\cpu|opcInfo [28]),
	.datac(gnd),
	.datad(\cpu|X [7]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[7]~2 .lut_mask = 16'h5511;
defparam \cpu|processAluInput:temp[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \cpu|Y[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[7] .is_wysiwyg = "true";
defparam \cpu|Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \cpu|S[6]~25 (
// Equation(s):
// \cpu|S[6]~25_combout  = ((\cpu|S [6] $ (\cpu|opcInfo [20] $ (\cpu|S[5]~24 )))) # (GND)
// \cpu|S[6]~26  = CARRY((\cpu|S [6] & ((!\cpu|S[5]~24 ) # (!\cpu|opcInfo [20]))) # (!\cpu|S [6] & (!\cpu|opcInfo [20] & !\cpu|S[5]~24 )))

	.dataa(\cpu|S [6]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[5]~24 ),
	.combout(\cpu|S[6]~25_combout ),
	.cout(\cpu|S[6]~26 ));
// synopsys translate_off
defparam \cpu|S[6]~25 .lut_mask = 16'h962B;
defparam \cpu|S[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \cpu|S[7]~27 (
// Equation(s):
// \cpu|S[7]~27_combout  = \cpu|S [7] $ (\cpu|S[6]~26  $ (!\cpu|opcInfo [20]))

	.dataa(\cpu|S [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|opcInfo [20]),
	.cin(\cpu|S[6]~26 ),
	.combout(\cpu|S[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[7]~27 .lut_mask = 16'h5AA5;
defparam \cpu|S[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|nextOpcInfo[41]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~0 .lut_mask = 16'h2202;
defparam \cpu|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|Mux37~0_combout  & \cpu|Mux38~2_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datac(\cpu|Mux37~0_combout ),
	.datad(\cpu|Mux38~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~1 .lut_mask = 16'h8000;
defparam \cpu|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \cpu|opcInfo[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[3] .is_wysiwyg = "true";
defparam \cpu|opcInfo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \cpu|S~10 (
// Equation(s):
// \cpu|S~10_combout  = (\cpu|updateRegisters~1_combout  & \cpu|opcInfo [3])

	.dataa(\cpu|updateRegisters~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|opcInfo [3]),
	.cin(gnd),
	.combout(\cpu|S~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S~10 .lut_mask = 16'hAA00;
defparam \cpu|S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \cpu|S[3]~12 (
// Equation(s):
// \cpu|S[3]~12_combout  = (!\cpu|Selector8~1_combout  & (!\cpu|nextCpuCycle.cycleStack3~0_combout  & !\cpu|nextCpuCycle.cycleStack4~0_combout ))

	.dataa(\cpu|Selector8~1_combout ),
	.datab(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.datac(\cpu|nextCpuCycle.cycleStack4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|S[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[3]~12 .lut_mask = 16'h0101;
defparam \cpu|S[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \cpu|Mux46~0 (
// Equation(s):
// \cpu|Mux46~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[0]~5_combout  & (\cpu_data_in[2]~9_combout  & !\cpu_data_in[3]~12_combout )))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[2]~9_combout ),
	.datad(\cpu_data_in[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~0 .lut_mask = 16'h0080;
defparam \cpu|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N21
dffeas \cpu|opcInfo[12] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[12] .is_wysiwyg = "true";
defparam \cpu|opcInfo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \cpu|Selector7~2 (
// Equation(s):
// \cpu|Selector7~2_combout  = (!\cpu|opcInfo [13] & (!\cpu|opcInfo [18] & (!\cpu|opcInfo [19] & \cpu|opcInfo [12])))

	.dataa(\cpu|opcInfo [13]),
	.datab(\cpu|opcInfo [18]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|opcInfo [12]),
	.cin(gnd),
	.combout(\cpu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~2 .lut_mask = 16'h0100;
defparam \cpu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \cpu|Selector7~3 (
// Equation(s):
// \cpu|Selector7~3_combout  = (\cpu|opcInfo [15]) # ((\cpu|Selector7~2_combout  & (!\cpu|opcInfo [11] & \cpu|opcInfo [21])))

	.dataa(\cpu|Selector7~2_combout ),
	.datab(\cpu|opcInfo [15]),
	.datac(\cpu|opcInfo [11]),
	.datad(\cpu|opcInfo [21]),
	.cin(gnd),
	.combout(\cpu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~3 .lut_mask = 16'hCECC;
defparam \cpu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \cpu|Selector6~2 (
// Equation(s):
// \cpu|Selector6~2_combout  = (\cpu|Selector3~0_combout ) # ((\cpu|opcInfo [12] & (!\cpu|opcInfo [13] & \cpu|nextCpuCycle.cyclePreIndirect~0_combout )))

	.dataa(\cpu|opcInfo [12]),
	.datab(\cpu|Selector3~0_combout ),
	.datac(\cpu|opcInfo [13]),
	.datad(\cpu|nextCpuCycle.cyclePreIndirect~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector6~2 .lut_mask = 16'hCECC;
defparam \cpu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \cpu|Selector6~3 (
// Equation(s):
// \cpu|Selector6~3_combout  = (\cpu|opcInfo [21] & (\cpu|Selector6~2_combout  & ((\cpu|opcInfo [18]) # (\cpu|opcInfo [19]))))

	.dataa(\cpu|opcInfo [21]),
	.datab(\cpu|opcInfo [18]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Selector6~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector6~3 .lut_mask = 16'hA800;
defparam \cpu|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \cpu|theCpuCycle.cyclePreWrite (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cyclePreWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cyclePreWrite .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cyclePreWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = (\cpu|opcInfo [21] & ((\cpu|opcInfo [18] & (\cpu|opcInfo [13])) # (!\cpu|opcInfo [18] & ((!\cpu|opcInfo [19])))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|opcInfo [13]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|opcInfo [21]),
	.cin(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~0 .lut_mask = 16'h8D00;
defparam \cpu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \cpu_data_in[6]~26 (
// Equation(s):
// \cpu_data_in[6]~26_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[6]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[6]~18_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[6]~26 .lut_mask = 16'hF000;
defparam \cpu_data_in[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~0 .lut_mask = 16'h000A;
defparam \cpu|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \cpu|Mux56~1 (
// Equation(s):
// \cpu|Mux56~1_combout  = ((\cpu|Mux56~0_combout ) # ((\cpu_data_in[2]~9_combout  & \cpu_data_in[6]~26_combout ))) # (!\RESET_N~input_o )

	.dataa(\cpu_data_in[2]~9_combout ),
	.datab(\cpu_data_in[6]~26_combout ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu|Mux56~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~1 .lut_mask = 16'hFF8F;
defparam \cpu|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \cpu|Mux56~2 (
// Equation(s):
// \cpu|Mux56~2_combout  = ((\cpu_data_in[4]~14_combout ) # (!\cpu_data_in[3]~12_combout )) # (!\cpu_data_in[0]~5_combout )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu_data_in[3]~12_combout ),
	.datac(gnd),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~2 .lut_mask = 16'hFF77;
defparam \cpu|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \cpu|Mux56~3 (
// Equation(s):
// \cpu|Mux56~3_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~3 .lut_mask = 16'h00C4;
defparam \cpu|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \cpu|Mux56~4 (
// Equation(s):
// \cpu|Mux56~4_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|Mux56~2_combout  & (\cpu_data_in[0]~21_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (((\cpu|Mux56~3_combout ))))

	.dataa(\cpu|Mux56~2_combout ),
	.datab(\cpu_data_in[0]~21_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|Mux56~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~4 .lut_mask = 16'h8F80;
defparam \cpu|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \cpu|Mux56~5 (
// Equation(s):
// \cpu|Mux56~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|Mux56~1_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & \cpu|Mux56~4_combout ))))

	.dataa(\cpu|Mux56~1_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|Mux56~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~5 .lut_mask = 16'h8C88;
defparam \cpu|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \cpu|opcInfo[22] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux56~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[22] .is_wysiwyg = "true";
defparam \cpu|opcInfo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = (\cpu|nextOpcInfo[41]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ))) # 
// (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~0 .lut_mask = 16'hFF7C;
defparam \cpu|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \cpu|Mux50~1 (
// Equation(s):
// \cpu|Mux50~1_combout  = (\cpu|Mux70~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & !\cpu|Mux50~0_combout ))

	.dataa(\cpu|Mux70~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~1 .lut_mask = 16'h000A;
defparam \cpu|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \cpu|opcInfo[16] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux50~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[16] .is_wysiwyg = "true";
defparam \cpu|opcInfo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \cpu|nextAddr.nextAddrIncrH~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrIncrH~0_combout  = (\cpu|theCpuCycle.cycleRead~q  & !\cpu|opcInfo [16])

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.cycleRead~q ),
	.datac(\cpu|opcInfo [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrIncrH~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrIncrH~0 .lut_mask = 16'h0C0C;
defparam \cpu|nextAddr.nextAddrIncrH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \cpu|Selector5~3 (
// Equation(s):
// \cpu|Selector5~3_combout  = (!\cpu|opcInfo [18] & (!\cpu|opcInfo [19] & ((!\cpu|Add20~32_combout ) # (!\cpu|opcInfo [17]))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|opcInfo [17]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Add20~32_combout ),
	.cin(gnd),
	.combout(\cpu|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector5~3 .lut_mask = 16'h0105;
defparam \cpu|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \cpu|Selector5~2 (
// Equation(s):
// \cpu|Selector5~2_combout  = (\cpu|opcInfo [22] & ((\cpu|theCpuCycle.cycleRead2~q ) # ((\cpu|nextAddr.nextAddrIncrH~0_combout  & \cpu|Selector5~3_combout ))))

	.dataa(\cpu|theCpuCycle.cycleRead2~q ),
	.datab(\cpu|opcInfo [22]),
	.datac(\cpu|nextAddr.nextAddrIncrH~0_combout ),
	.datad(\cpu|Selector5~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector5~2 .lut_mask = 16'hC888;
defparam \cpu|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \cpu|theCpuCycle.cycleRmw (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleRmw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleRmw .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleRmw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \cpu|Selector7~1 (
// Equation(s):
// \cpu|Selector7~1_combout  = (\cpu|theCpuCycle.cyclePreWrite~q ) # ((\cpu|theCpuCycle.cycleRmw~q ) # ((\cpu|Selector7~0_combout  & \cpu|theCpuCycle.cycle3~q )))

	.dataa(\cpu|theCpuCycle.cyclePreWrite~q ),
	.datab(\cpu|Selector7~0_combout ),
	.datac(\cpu|theCpuCycle.cycleRmw~q ),
	.datad(\cpu|theCpuCycle.cycle3~q ),
	.cin(gnd),
	.combout(\cpu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~1 .lut_mask = 16'hFEFA;
defparam \cpu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \cpu|Selector7~4 (
// Equation(s):
// \cpu|Selector7~4_combout  = (\cpu|Selector7~1_combout ) # ((\cpu|Selector7~3_combout  & \cpu|Selector1~0_combout ))

	.dataa(\cpu|Selector7~3_combout ),
	.datab(gnd),
	.datac(\cpu|Selector1~0_combout ),
	.datad(\cpu|Selector7~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector7~4 .lut_mask = 16'hFFA0;
defparam \cpu|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \cpu|S[3]~11 (
// Equation(s):
// \cpu|S[3]~11_combout  = (\cpu|opcInfo [15] & (((!\cpu|Selector7~4_combout  & !\cpu|nextCpuCycle.cycleStack1~1_combout )))) # (!\cpu|opcInfo [15] & (((!\cpu|nextCpuCycle.cycleStack1~1_combout )) # (!\cpu|opcInfo [20])))

	.dataa(\cpu|opcInfo [15]),
	.datab(\cpu|opcInfo [20]),
	.datac(\cpu|Selector7~4_combout ),
	.datad(\cpu|nextCpuCycle.cycleStack1~1_combout ),
	.cin(gnd),
	.combout(\cpu|S[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[3]~11 .lut_mask = 16'h115F;
defparam \cpu|S[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \cpu|S[3]~13 (
// Equation(s):
// \cpu|S[3]~13_combout  = (\cpu|S[3]~12_combout  & (\cpu|S[3]~11_combout  & ((!\cpu|Selector3~4_combout ) # (!\cpu|opcInfo [24]))))

	.dataa(\cpu|S[3]~12_combout ),
	.datab(\cpu|S[3]~11_combout ),
	.datac(\cpu|opcInfo [24]),
	.datad(\cpu|Selector3~4_combout ),
	.cin(gnd),
	.combout(\cpu|S[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[3]~13 .lut_mask = 16'h0888;
defparam \cpu|S[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \cpu|S[3]~14 (
// Equation(s):
// \cpu|S[3]~14_combout  = (\cpu|updateRegisters~1_combout  & ((\cpu|opcInfo [3]) # ((!\c_g0|phase0~q  & !\cpu|S[3]~13_combout )))) # (!\cpu|updateRegisters~1_combout  & (!\c_g0|phase0~q  & (!\cpu|S[3]~13_combout )))

	.dataa(\cpu|updateRegisters~1_combout ),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|S[3]~13_combout ),
	.datad(\cpu|opcInfo [3]),
	.cin(gnd),
	.combout(\cpu|S[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|S[3]~14 .lut_mask = 16'hAB03;
defparam \cpu|S[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N23
dffeas \cpu|S[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[7]~27_combout ),
	.asdata(\cpu|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[7] .is_wysiwyg = "true";
defparam \cpu|S[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \cpu|processAluInput:temp[7]~0 (
// Equation(s):
// \cpu|processAluInput:temp[7]~0_combout  = (\cpu|opcInfo [29] & (\cpu|Y [7] & ((\cpu|S [7]) # (!\cpu|opcInfo [30])))) # (!\cpu|opcInfo [29] & (((\cpu|S [7])) # (!\cpu|opcInfo [30])))

	.dataa(\cpu|opcInfo [29]),
	.datab(\cpu|opcInfo [30]),
	.datac(\cpu|Y [7]),
	.datad(\cpu|S [7]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[7]~0 .lut_mask = 16'hF531;
defparam \cpu|processAluInput:temp[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \cpu|processAluInput:temp[7]~3 (
// Equation(s):
// \cpu|processAluInput:temp[7]~3_combout  = (\cpu|processAluInput:temp[7]~1_combout  & (\cpu|processAluInput:temp[7]~2_combout  & \cpu|processAluInput:temp[7]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[7]~1_combout ),
	.datac(\cpu|processAluInput:temp[7]~2_combout ),
	.datad(\cpu|processAluInput:temp[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[7]~3 .lut_mask = 16'hC000;
defparam \cpu|processAluInput:temp[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \cpu|Mux70~2 (
// Equation(s):
// \cpu|Mux70~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  $ (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~2 .lut_mask = 16'h8008;
defparam \cpu|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \cpu|Mux70~6 (
// Equation(s):
// \cpu|Mux70~6_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~6 .lut_mask = 16'h00A2;
defparam \cpu|Mux70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \cpu|Mux70~3 (
// Equation(s):
// \cpu|Mux70~3_combout  = (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[6]~0_combout )) # 
// (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~3 .lut_mask = 16'h0025;
defparam \cpu|Mux70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \cpu|Mux70~4 (
// Equation(s):
// \cpu|Mux70~4_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))) # (!\cpu|nextOpcInfo[41]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|Mux70~3_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|Mux70~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~4 .lut_mask = 16'hE2C0;
defparam \cpu|Mux70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \cpu|Mux70~5 (
// Equation(s):
// \cpu|Mux70~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|Mux70~4_combout  & ((\cpu|Mux56~2_combout ) # (!\cpu|nextOpcInfo[41]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|nextOpcInfo[41]~0_combout  $ 
// (((\cpu|Mux70~4_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux56~2_combout ),
	.datad(\cpu|Mux70~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~5 .lut_mask = 16'hB344;
defparam \cpu|Mux70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \cpu|Mux70~7 (
// Equation(s):
// \cpu|Mux70~7_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((\cpu|Mux70~5_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux70~1_combout  & (\cpu|Mux70~6_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|Mux70~1_combout ),
	.datac(\cpu|Mux70~6_combout ),
	.datad(\cpu|Mux70~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~7 .lut_mask = 16'hEA40;
defparam \cpu|Mux70~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \cpu|Mux70~8 (
// Equation(s):
// \cpu|Mux70~8_combout  = (\cpu|Mux70~2_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & \cpu|Mux70~7_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux70~2_combout ),
	.datad(\cpu|Mux70~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~8 .lut_mask = 16'hF3F0;
defparam \cpu|Mux70~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \cpu|opcInfo[36] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux70~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[36] .is_wysiwyg = "true";
defparam \cpu|opcInfo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \cpu|opcInfo[34] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux68~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[34] .is_wysiwyg = "true";
defparam \cpu|opcInfo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \cpu|Mux5~0 (
// Equation(s):
// \cpu|Mux5~0_combout  = (\cpu|opcInfo [35]) # ((!\cpu|opcInfo [36] & (!\cpu|opcInfo [37] & !\cpu|opcInfo [34])))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|opcInfo [35]),
	.datac(\cpu|opcInfo [37]),
	.datad(\cpu|opcInfo [34]),
	.cin(gnd),
	.combout(\cpu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~0 .lut_mask = 16'hCCCD;
defparam \cpu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = (!\cpu|opcInfo [36] & (\cpu|opcInfo [35] & !\cpu|opcInfo [34]))

	.dataa(\cpu|opcInfo [36]),
	.datab(gnd),
	.datac(\cpu|opcInfo [35]),
	.datad(\cpu|opcInfo [34]),
	.cin(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal0~0 .lut_mask = 16'h0050;
defparam \cpu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \cpu|Mux40~0 (
// Equation(s):
// \cpu|Mux40~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[4]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~0 .lut_mask = 16'h0010;
defparam \cpu|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \cpu|Mux40~1 (
// Equation(s):
// \cpu|Mux40~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & !\cpu|nextOpcInfo[41]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~1 .lut_mask = 16'h0011;
defparam \cpu|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \cpu|Mux40~2 (
// Equation(s):
// \cpu|Mux40~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & 
// (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~2 .lut_mask = 16'h8810;
defparam \cpu|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \cpu|Mux40~3 (
// Equation(s):
// \cpu|Mux40~3_combout  = (\cpu|Mux40~1_combout  & ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|Mux40~2_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|Mux40~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|Mux40~0_combout ),
	.datac(\cpu|Mux40~1_combout ),
	.datad(\cpu|Mux40~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~3 .lut_mask = 16'hE040;
defparam \cpu|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \cpu|opcInfo[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux40~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[6] .is_wysiwyg = "true";
defparam \cpu|opcInfo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \cpu|D~0 (
// Equation(s):
// \cpu|D~0_combout  = (\cpu|opcInfo [6] & ((\cpu|updateRegisters~1_combout  & ((\cpu|processAluInput:temp[3]~3_combout ))) # (!\cpu|updateRegisters~1_combout  & (\cpu|D~q )))) # (!\cpu|opcInfo [6] & (((\cpu|D~q ))))

	.dataa(\cpu|opcInfo [6]),
	.datab(\cpu|updateRegisters~1_combout ),
	.datac(\cpu|D~q ),
	.datad(\cpu|processAluInput:temp[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|D~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|D~0 .lut_mask = 16'hF870;
defparam \cpu|D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \cpu|D (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|D .is_wysiwyg = "true";
defparam \cpu|D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \cpu|Mux28~0 (
// Equation(s):
// \cpu|Mux28~0_combout  = (\cpu|opcInfo [39] & !\cpu|opcInfo [38])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|opcInfo [38]),
	.cin(gnd),
	.combout(\cpu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~0 .lut_mask = 16'h00F0;
defparam \cpu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \cpu|processAluInput:temp[0]~4 (
// Equation(s):
// \cpu|processAluInput:temp[0]~4_combout  = (\cpu|processAluInput:temp[0]~0_combout  & (\cpu|processAluInput:temp[0]~2_combout  & \cpu|processAluInput:temp[0]~1_combout ))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[0]~0_combout ),
	.datac(\cpu|processAluInput:temp[0]~2_combout ),
	.datad(\cpu|processAluInput:temp[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[0]~4 .lut_mask = 16'hC000;
defparam \cpu|processAluInput:temp[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \cpu|Add0~0 (
// Equation(s):
// \cpu|Add0~0_combout  = (((!\cpu|opcInfo [33] & \cpu|processAluInput:temp[0]~4_combout )))
// \cpu|Add0~1  = CARRY((!\cpu|opcInfo [33] & \cpu|processAluInput:temp[0]~4_combout ))

	.dataa(\cpu|opcInfo [33]),
	.datab(\cpu|processAluInput:temp[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add0~0_combout ),
	.cout(\cpu|Add0~1 ));
// synopsys translate_off
defparam \cpu|Add0~0 .lut_mask = 16'hBB44;
defparam \cpu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \cpu|Add0~4 (
// Equation(s):
// \cpu|Add0~4_combout  = (\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[1]~3_combout  & (\cpu|Add0~1  & VCC)) # (!\cpu|processAluInput:temp[1]~3_combout  & (!\cpu|Add0~1 )))) # (!\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[1]~3_combout  & 
// (!\cpu|Add0~1 )) # (!\cpu|processAluInput:temp[1]~3_combout  & ((\cpu|Add0~1 ) # (GND)))))
// \cpu|Add0~5  = CARRY((\cpu|opcInfo [37] & (!\cpu|processAluInput:temp[1]~3_combout  & !\cpu|Add0~1 )) # (!\cpu|opcInfo [37] & ((!\cpu|Add0~1 ) # (!\cpu|processAluInput:temp[1]~3_combout ))))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|processAluInput:temp[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~1 ),
	.combout(\cpu|Add0~4_combout ),
	.cout(\cpu|Add0~5 ));
// synopsys translate_off
defparam \cpu|Add0~4 .lut_mask = 16'h9617;
defparam \cpu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \cpu|Mux7~3 (
// Equation(s):
// \cpu|Mux7~3_combout  = (\cpu|Mux7~0_combout  & (((\cpu|processAluInput:temp[0]~3_combout )) # (!\cpu|opcInfo [36]))) # (!\cpu|Mux7~0_combout  & (\cpu|opcInfo [36] & ((\cpu|Add0~4_combout ))))

	.dataa(\cpu|Mux7~0_combout ),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|Add0~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = \cpu|opcInfo [40] $ (((\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[1]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux7~3_combout )))))

	.dataa(\cpu|Mux5~0_combout ),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|processAluInput:temp[1]~3_combout ),
	.datad(\cpu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~2 .lut_mask = 16'h396C;
defparam \cpu|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \cpu|Add2~3 (
// Equation(s):
// \cpu|Add2~3_combout  = \cpu|opcInfo [40] $ (((\cpu|opcInfo [35] & (\cpu|processAluInput:temp[0]~3_combout )) # (!\cpu|opcInfo [35] & ((\cpu|Mux8~1_combout )))))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|opcInfo [35]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~3 .lut_mask = 16'h596A;
defparam \cpu|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \cpu|Mux0~3 (
// Equation(s):
// \cpu|Mux0~3_combout  = (\cpu|opcInfo [34] & (((\cpu|opcInfo [37] & \cpu|opcInfo [36])) # (!\cpu|opcInfo [35]))) # (!\cpu|opcInfo [34] & (!\cpu|opcInfo [37] & (!\cpu|opcInfo [36] & \cpu|opcInfo [35])))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|opcInfo [36]),
	.datad(\cpu|opcInfo [35]),
	.cin(gnd),
	.combout(\cpu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~3 .lut_mask = 16'h81CC;
defparam \cpu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \cpu|Mux0~1 (
// Equation(s):
// \cpu|Mux0~1_combout  = (\cpu|processAluInput:temp[7]~3_combout  & ((\cpu|A [7]) # (!\cpu|opcInfo [35])))

	.dataa(\cpu|opcInfo [35]),
	.datab(\cpu|A [7]),
	.datac(gnd),
	.datad(\cpu|processAluInput:temp[7]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~1 .lut_mask = 16'hDD00;
defparam \cpu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \cpu|Mux0~0 (
// Equation(s):
// \cpu|Mux0~0_combout  = (\cpu|opcInfo [35] & (((\cpu|processAluInput:temp[0]~3_combout )))) # (!\cpu|opcInfo [35] & (!\cpu|opcInfo [33] & ((\cpu|processAluInput:temp[0]~4_combout ))))

	.dataa(\cpu|opcInfo [35]),
	.datab(\cpu|opcInfo [33]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|processAluInput:temp[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~0 .lut_mask = 16'hB1A0;
defparam \cpu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \cpu|Mux0~2 (
// Equation(s):
// \cpu|Mux0~2_combout  = (\cpu|opcInfo [36] & (\cpu|Mux0~1_combout )) # (!\cpu|opcInfo [36] & ((\cpu|Mux0~0_combout )))

	.dataa(\cpu|opcInfo [36]),
	.datab(gnd),
	.datac(\cpu|Mux0~1_combout ),
	.datad(\cpu|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~2 .lut_mask = 16'hF5A0;
defparam \cpu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \cpu|Mux0~4 (
// Equation(s):
// \cpu|Mux0~4_combout  = (\cpu|Mux0~3_combout  & ((\cpu|Mux0~2_combout ))) # (!\cpu|Mux0~3_combout  & (\cpu|C~q ))

	.dataa(\cpu|C~q ),
	.datab(gnd),
	.datac(\cpu|Mux0~3_combout ),
	.datad(\cpu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~4 .lut_mask = 16'hFA0A;
defparam \cpu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_cout  = CARRY(\cpu|Mux0~4_combout )

	.dataa(\cpu|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|Add2~5_cout ));
// synopsys translate_off
defparam \cpu|Add2~5 .lut_mask = 16'h00AA;
defparam \cpu|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \cpu|Add2~7 (
// Equation(s):
// \cpu|Add2~7_cout  = CARRY((\cpu|Add2~3_combout  & (!\cpu|A [0] & !\cpu|Add2~5_cout )) # (!\cpu|Add2~3_combout  & ((!\cpu|Add2~5_cout ) # (!\cpu|A [0]))))

	.dataa(\cpu|Add2~3_combout ),
	.datab(\cpu|A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~5_cout ),
	.combout(),
	.cout(\cpu|Add2~7_cout ));
// synopsys translate_off
defparam \cpu|Add2~7 .lut_mask = 16'h0017;
defparam \cpu|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \cpu|Add2~8 (
// Equation(s):
// \cpu|Add2~8_combout  = ((\cpu|A [1] $ (\cpu|Add2~2_combout  $ (!\cpu|Add2~7_cout )))) # (GND)
// \cpu|Add2~9  = CARRY((\cpu|A [1] & ((\cpu|Add2~2_combout ) # (!\cpu|Add2~7_cout ))) # (!\cpu|A [1] & (\cpu|Add2~2_combout  & !\cpu|Add2~7_cout )))

	.dataa(\cpu|A [1]),
	.datab(\cpu|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~7_cout ),
	.combout(\cpu|Add2~8_combout ),
	.cout(\cpu|Add2~9 ));
// synopsys translate_off
defparam \cpu|Add2~8 .lut_mask = 16'h698E;
defparam \cpu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \cpu|A[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Add15~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[2] .is_wysiwyg = "true";
defparam \cpu|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \cpu|Mux41~0 (
// Equation(s):
// \cpu|Mux41~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))))) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ) # 
// (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~0 .lut_mask = 16'h77DA;
defparam \cpu|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \cpu|Mux41~1 (
// Equation(s):
// \cpu|Mux41~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (\cpu|Mux40~1_combout  & !\cpu|Mux41~0_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|Mux40~1_combout ),
	.datad(\cpu|Mux41~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~1 .lut_mask = 16'h0030;
defparam \cpu|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \cpu|opcInfo[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[7] .is_wysiwyg = "true";
defparam \cpu|opcInfo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \cpu|I~0 (
// Equation(s):
// \cpu|I~0_combout  = (\cpu|opcInfo [7] & ((\cpu|updateRegisters~1_combout  & ((\cpu|processAluInput:temp[2]~3_combout ))) # (!\cpu|updateRegisters~1_combout  & (\cpu|I~q )))) # (!\cpu|opcInfo [7] & (\cpu|I~q ))

	.dataa(\cpu|opcInfo [7]),
	.datab(\cpu|I~q ),
	.datac(\cpu|updateRegisters~1_combout ),
	.datad(\cpu|processAluInput:temp[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|I~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|I~0 .lut_mask = 16'hEC4C;
defparam \cpu|I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \cpu|I (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|I~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|I .is_wysiwyg = "true";
defparam \cpu|I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \cpu|Mux6~0 (
// Equation(s):
// \cpu|Mux6~0_combout  = (\cpu|opcInfo [34] & ((\cpu|opcInfo [36]) # ((\cpu|processAluInput:temp[3]~3_combout )))) # (!\cpu|opcInfo [34] & (!\cpu|opcInfo [36] & (\cpu|I~q )))

	.dataa(\cpu|opcInfo [34]),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|I~q ),
	.datad(\cpu|processAluInput:temp[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \cpu|Add0~6 (
// Equation(s):
// \cpu|Add0~6_combout  = ((\cpu|opcInfo [37] $ (\cpu|processAluInput:temp[2]~3_combout  $ (!\cpu|Add0~5 )))) # (GND)
// \cpu|Add0~7  = CARRY((\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[2]~3_combout ) # (!\cpu|Add0~5 ))) # (!\cpu|opcInfo [37] & (\cpu|processAluInput:temp[2]~3_combout  & !\cpu|Add0~5 )))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|processAluInput:temp[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~5 ),
	.combout(\cpu|Add0~6_combout ),
	.cout(\cpu|Add0~7 ));
// synopsys translate_off
defparam \cpu|Add0~6 .lut_mask = 16'h698E;
defparam \cpu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \cpu|Mux6~3 (
// Equation(s):
// \cpu|Mux6~3_combout  = (\cpu|Mux6~0_combout  & (((\cpu|processAluInput:temp[1]~3_combout )) # (!\cpu|opcInfo [36]))) # (!\cpu|Mux6~0_combout  & (\cpu|opcInfo [36] & ((\cpu|Add0~6_combout ))))

	.dataa(\cpu|Mux6~0_combout ),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|processAluInput:temp[1]~3_combout ),
	.datad(\cpu|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_combout  = \cpu|opcInfo [40] $ (((\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[2]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux6~3_combout )))))

	.dataa(\cpu|Mux5~0_combout ),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|processAluInput:temp[2]~3_combout ),
	.datad(\cpu|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~1 .lut_mask = 16'h396C;
defparam \cpu|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \cpu|Add2~10 (
// Equation(s):
// \cpu|Add2~10_combout  = (\cpu|A [2] & ((\cpu|Add2~1_combout  & (\cpu|Add2~9  & VCC)) # (!\cpu|Add2~1_combout  & (!\cpu|Add2~9 )))) # (!\cpu|A [2] & ((\cpu|Add2~1_combout  & (!\cpu|Add2~9 )) # (!\cpu|Add2~1_combout  & ((\cpu|Add2~9 ) # (GND)))))
// \cpu|Add2~11  = CARRY((\cpu|A [2] & (!\cpu|Add2~1_combout  & !\cpu|Add2~9 )) # (!\cpu|A [2] & ((!\cpu|Add2~9 ) # (!\cpu|Add2~1_combout ))))

	.dataa(\cpu|A [2]),
	.datab(\cpu|Add2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~9 ),
	.combout(\cpu|Add2~10_combout ),
	.cout(\cpu|Add2~11 ));
// synopsys translate_off
defparam \cpu|Add2~10 .lut_mask = 16'h9617;
defparam \cpu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \cpu|A[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[3] .is_wysiwyg = "true";
defparam \cpu|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \cpu|Add2~12 (
// Equation(s):
// \cpu|Add2~12_combout  = ((\cpu|Add2~0_combout  $ (\cpu|A [3] $ (!\cpu|Add2~11 )))) # (GND)
// \cpu|Add2~13  = CARRY((\cpu|Add2~0_combout  & ((\cpu|A [3]) # (!\cpu|Add2~11 ))) # (!\cpu|Add2~0_combout  & (\cpu|A [3] & !\cpu|Add2~11 )))

	.dataa(\cpu|Add2~0_combout ),
	.datab(\cpu|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~11 ),
	.combout(\cpu|Add2~12_combout ),
	.cout(\cpu|Add2~13 ));
// synopsys translate_off
defparam \cpu|Add2~12 .lut_mask = 16'h698E;
defparam \cpu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \cpu|LessThan0~0 (
// Equation(s):
// \cpu|LessThan0~0_combout  = ((\cpu|Add2~12_combout  & ((\cpu|Add2~8_combout ) # (\cpu|Add2~10_combout )))) # (!\cpu|Add2~14_combout )

	.dataa(\cpu|Add2~8_combout ),
	.datab(\cpu|Add2~10_combout ),
	.datac(\cpu|Add2~12_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan0~0 .lut_mask = 16'hE0FF;
defparam \cpu|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \cpu|Mux19~0 (
// Equation(s):
// \cpu|Mux19~0_combout  = (!\cpu|opcInfo [40] & (\cpu|D~q  & (\cpu|Mux28~0_combout  & \cpu|LessThan0~0_combout )))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|D~q ),
	.datac(\cpu|Mux28~0_combout ),
	.datad(\cpu|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~0 .lut_mask = 16'h4000;
defparam \cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \cpu|Mux15~2 (
// Equation(s):
// \cpu|Mux15~2_combout  = (\cpu|Mux17~4_combout  & ((\cpu|Mux15~1_combout ))) # (!\cpu|Mux17~4_combout  & (\cpu|Mux6~2_combout ))

	.dataa(\cpu|Mux6~2_combout ),
	.datab(gnd),
	.datac(\cpu|Mux17~4_combout ),
	.datad(\cpu|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~2 .lut_mask = 16'hFA0A;
defparam \cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \cpu|Mux24~0 (
// Equation(s):
// \cpu|Mux24~0_combout  = \cpu|Mux15~2_combout  $ (((\cpu|Mux19~0_combout  & !\cpu|Mux16~2_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux19~0_combout ),
	.datac(\cpu|Mux15~2_combout ),
	.datad(\cpu|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~0 .lut_mask = 16'hF03C;
defparam \cpu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \cpu|RESULT~1 (
// Equation(s):
// \cpu|RESULT~1_combout  = \cpu|A [1] $ (((\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[1]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux7~3_combout )))))

	.dataa(\cpu|processAluInput:temp[1]~3_combout ),
	.datab(\cpu|A [1]),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|RESULT~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RESULT~1 .lut_mask = 16'h636C;
defparam \cpu|RESULT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \cpu|Mux16~0 (
// Equation(s):
// \cpu|Mux16~0_combout  = (\cpu|Mux7~2_combout  & ((\cpu|Mux17~0_combout ) # ((\cpu|A [1] & !\cpu|Mux17~1_combout )))) # (!\cpu|Mux7~2_combout  & (\cpu|Mux17~0_combout  & ((\cpu|A [1]) # (\cpu|Mux17~1_combout ))))

	.dataa(\cpu|Mux7~2_combout ),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|A [1]),
	.datad(\cpu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~0 .lut_mask = 16'hCCE8;
defparam \cpu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \cpu|Add3~39 (
// Equation(s):
// \cpu|Add3~39_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux7~2_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [1]))

	.dataa(\cpu|A [1]),
	.datab(\cpu|opcInfo [40]),
	.datac(gnd),
	.datad(\cpu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~39 .lut_mask = 16'h22EE;
defparam \cpu|Add3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \cpu|Mux76~0 (
// Equation(s):
// \cpu|Mux76~0_combout  = (((!\cpu_data_in[5]~16_combout  & !\cpu_data_in[0]~4_combout )) # (!\cpu_data_in[0]~5_combout )) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[5]~16_combout ),
	.datad(\cpu_data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux76~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux76~0 .lut_mask = 16'h777F;
defparam \cpu|Mux76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \cpu|opcInfo[43] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[43] .is_wysiwyg = "true";
defparam \cpu|opcInfo[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \cpu|Add3~1 (
// Equation(s):
// \cpu|Add3~1_combout  = (\cpu|opcInfo [39] & (\cpu|opcInfo [40])) # (!\cpu|opcInfo [39] & ((\cpu|opcInfo [43])))

	.dataa(gnd),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|opcInfo [43]),
	.datad(\cpu|opcInfo [39]),
	.cin(gnd),
	.combout(\cpu|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~1 .lut_mask = 16'hCCF0;
defparam \cpu|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \cpu|Mux75~2 (
// Equation(s):
// \cpu|Mux75~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ))) # 
// (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux75~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux75~2 .lut_mask = 16'h2340;
defparam \cpu|Mux75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \cpu|Mux75~3 (
// Equation(s):
// \cpu|Mux75~3_combout  = (\cpu|Mux75~2_combout  & (((!\cpu_data_in[0]~5_combout ) # (!\cpu_data_in[4]~14_combout )) # (!\RESET_N~input_o )))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[4]~14_combout ),
	.datac(\cpu|Mux75~2_combout ),
	.datad(\cpu_data_in[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux75~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux75~3 .lut_mask = 16'h70F0;
defparam \cpu|Mux75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \cpu|opcInfo[42] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux75~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[42] .is_wysiwyg = "true";
defparam \cpu|opcInfo[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \cpu|opcInfo[41] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextOpcInfo[41]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[41] .is_wysiwyg = "true";
defparam \cpu|opcInfo[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \cpu|Add3~36 (
// Equation(s):
// \cpu|Add3~36_combout  = (\cpu|opcInfo [42] & (((!\cpu|A [1] & \cpu|opcInfo [41])) # (!\cpu|X [1]))) # (!\cpu|opcInfo [42] & (!\cpu|A [1] & ((\cpu|opcInfo [41]))))

	.dataa(\cpu|opcInfo [42]),
	.datab(\cpu|A [1]),
	.datac(\cpu|X [1]),
	.datad(\cpu|opcInfo [41]),
	.cin(gnd),
	.combout(\cpu|Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~36 .lut_mask = 16'h3B0A;
defparam \cpu|Add3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \cpu|Add3~37 (
// Equation(s):
// \cpu|Add3~37_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~36_combout ) # ((!\cpu|Y [1] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Y [1]),
	.datab(\cpu|Add3~1_combout ),
	.datac(\cpu|Add3~36_combout ),
	.datad(\cpu|opcInfo [39]),
	.cin(gnd),
	.combout(\cpu|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~37 .lut_mask = 16'hCCF4;
defparam \cpu|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \cpu|Add3~38 (
// Equation(s):
// \cpu|Add3~38_combout  = (\cpu|opcInfo [39] & ((\cpu|Add3~37_combout  & (\cpu|A [1])) # (!\cpu|Add3~37_combout  & ((\cpu|Mux7~2_combout ))))) # (!\cpu|opcInfo [39] & (((!\cpu|Add3~37_combout ))))

	.dataa(\cpu|A [1]),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Add3~37_combout ),
	.datad(\cpu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~38 .lut_mask = 16'h8F83;
defparam \cpu|Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \cpu|Add3~5 (
// Equation(s):
// \cpu|Add3~5_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux8~2_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [0]))

	.dataa(gnd),
	.datab(\cpu|A [0]),
	.datac(\cpu|opcInfo [40]),
	.datad(\cpu|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~5 .lut_mask = 16'h0CFC;
defparam \cpu|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \cpu|Add3~2 (
// Equation(s):
// \cpu|Add3~2_combout  = (\cpu|opcInfo [42] & (((!\cpu|A [0] & \cpu|opcInfo [41])) # (!\cpu|X [0]))) # (!\cpu|opcInfo [42] & (!\cpu|A [0] & ((\cpu|opcInfo [41]))))

	.dataa(\cpu|opcInfo [42]),
	.datab(\cpu|A [0]),
	.datac(\cpu|X [0]),
	.datad(\cpu|opcInfo [41]),
	.cin(gnd),
	.combout(\cpu|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~2 .lut_mask = 16'h3B0A;
defparam \cpu|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \cpu|Add3~3 (
// Equation(s):
// \cpu|Add3~3_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~2_combout ) # ((!\cpu|Y [0] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Y [0]),
	.datab(\cpu|Add3~1_combout ),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|Add3~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~3 .lut_mask = 16'hCFC4;
defparam \cpu|Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \cpu|Add3~0 (
// Equation(s):
// \cpu|Add3~0_combout  = (\cpu|opcInfo [35] & (\cpu|processAluInput:temp[0]~3_combout )) # (!\cpu|opcInfo [35] & ((\cpu|Mux8~1_combout )))

	.dataa(gnd),
	.datab(\cpu|opcInfo [35]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~0 .lut_mask = 16'hF3C0;
defparam \cpu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \cpu|Add3~4 (
// Equation(s):
// \cpu|Add3~4_combout  = (\cpu|Add3~3_combout  & (\cpu|opcInfo [39] & (\cpu|A [0]))) # (!\cpu|Add3~3_combout  & (((\cpu|Add3~0_combout )) # (!\cpu|opcInfo [39])))

	.dataa(\cpu|Add3~3_combout ),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|A [0]),
	.datad(\cpu|Add3~0_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~4 .lut_mask = 16'hD591;
defparam \cpu|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \cpu|Add3~6 (
// Equation(s):
// \cpu|Add3~6_combout  = (!\cpu|opcInfo [38] & ((\cpu|opcInfo [40]) # ((\cpu|Mux0~4_combout  & \cpu|opcInfo [39]))))

	.dataa(\cpu|opcInfo [38]),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|Mux0~4_combout ),
	.datad(\cpu|opcInfo [39]),
	.cin(gnd),
	.combout(\cpu|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~6 .lut_mask = 16'h5444;
defparam \cpu|Add3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \cpu|Add3~7 (
// Equation(s):
// \cpu|Add3~7_combout  = (!\cpu|opcInfo [38] & ((\cpu|opcInfo [40] & ((\cpu|Mux0~4_combout ) # (!\cpu|opcInfo [39]))) # (!\cpu|opcInfo [40] & ((\cpu|opcInfo [39])))))

	.dataa(\cpu|opcInfo [38]),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|Mux0~4_combout ),
	.datad(\cpu|opcInfo [39]),
	.cin(gnd),
	.combout(\cpu|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~7 .lut_mask = 16'h5144;
defparam \cpu|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \cpu|Add3~9 (
// Equation(s):
// \cpu|Add3~9_cout  = CARRY((\cpu|Add3~6_combout  & \cpu|Add3~7_combout ))

	.dataa(\cpu|Add3~6_combout ),
	.datab(\cpu|Add3~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|Add3~9_cout ));
// synopsys translate_off
defparam \cpu|Add3~9 .lut_mask = 16'h0088;
defparam \cpu|Add3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \cpu|Add3~10 (
// Equation(s):
// \cpu|Add3~10_combout  = (\cpu|Add3~5_combout  & ((\cpu|Add3~4_combout  & (\cpu|Add3~9_cout  & VCC)) # (!\cpu|Add3~4_combout  & (!\cpu|Add3~9_cout )))) # (!\cpu|Add3~5_combout  & ((\cpu|Add3~4_combout  & (!\cpu|Add3~9_cout )) # (!\cpu|Add3~4_combout  & 
// ((\cpu|Add3~9_cout ) # (GND)))))
// \cpu|Add3~11  = CARRY((\cpu|Add3~5_combout  & (!\cpu|Add3~4_combout  & !\cpu|Add3~9_cout )) # (!\cpu|Add3~5_combout  & ((!\cpu|Add3~9_cout ) # (!\cpu|Add3~4_combout ))))

	.dataa(\cpu|Add3~5_combout ),
	.datab(\cpu|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~9_cout ),
	.combout(\cpu|Add3~10_combout ),
	.cout(\cpu|Add3~11 ));
// synopsys translate_off
defparam \cpu|Add3~10 .lut_mask = 16'h9617;
defparam \cpu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \cpu|Add3~40 (
// Equation(s):
// \cpu|Add3~40_combout  = ((\cpu|Add3~39_combout  $ (\cpu|Add3~38_combout  $ (!\cpu|Add3~11 )))) # (GND)
// \cpu|Add3~41  = CARRY((\cpu|Add3~39_combout  & ((\cpu|Add3~38_combout ) # (!\cpu|Add3~11 ))) # (!\cpu|Add3~39_combout  & (\cpu|Add3~38_combout  & !\cpu|Add3~11 )))

	.dataa(\cpu|Add3~39_combout ),
	.datab(\cpu|Add3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~11 ),
	.combout(\cpu|Add3~40_combout ),
	.cout(\cpu|Add3~41 ));
// synopsys translate_off
defparam \cpu|Add3~40 .lut_mask = 16'h698E;
defparam \cpu|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \cpu|Mux16~1 (
// Equation(s):
// \cpu|Mux16~1_combout  = (\cpu|Mux17~1_combout  & ((\cpu|Mux16~0_combout  & (\cpu|RESULT~1_combout )) # (!\cpu|Mux16~0_combout  & ((\cpu|Add3~40_combout ))))) # (!\cpu|Mux17~1_combout  & (((\cpu|Mux16~0_combout ))))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|RESULT~1_combout ),
	.datac(\cpu|Mux16~0_combout ),
	.datad(\cpu|Add3~40_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \cpu|Mux25~0 (
// Equation(s):
// \cpu|Mux25~0_combout  = \cpu|Mux19~0_combout  $ (((\cpu|Mux17~4_combout  & ((!\cpu|Mux16~1_combout ))) # (!\cpu|Mux17~4_combout  & (!\cpu|Mux7~2_combout ))))

	.dataa(\cpu|Mux17~4_combout ),
	.datab(\cpu|Mux7~2_combout ),
	.datac(\cpu|Mux19~0_combout ),
	.datad(\cpu|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~0 .lut_mask = 16'hE14B;
defparam \cpu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \cpu|Add15~1 (
// Equation(s):
// \cpu|Add15~1_cout  = CARRY((\cpu|opcInfo [40] & !\cpu|Mux25~0_combout ))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|Mux25~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|Add15~1_cout ));
// synopsys translate_off
defparam \cpu|Add15~1 .lut_mask = 16'h0022;
defparam \cpu|Add15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \cpu|Add15~2 (
// Equation(s):
// \cpu|Add15~2_combout  = (\cpu|Mux24~0_combout  & ((\cpu|opcInfo [38] & (\cpu|Add15~1_cout  & VCC)) # (!\cpu|opcInfo [38] & (!\cpu|Add15~1_cout )))) # (!\cpu|Mux24~0_combout  & ((\cpu|opcInfo [38] & (!\cpu|Add15~1_cout )) # (!\cpu|opcInfo [38] & 
// ((\cpu|Add15~1_cout ) # (GND)))))
// \cpu|Add15~3  = CARRY((\cpu|Mux24~0_combout  & (!\cpu|opcInfo [38] & !\cpu|Add15~1_cout )) # (!\cpu|Mux24~0_combout  & ((!\cpu|Add15~1_cout ) # (!\cpu|opcInfo [38]))))

	.dataa(\cpu|Mux24~0_combout ),
	.datab(\cpu|opcInfo [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add15~1_cout ),
	.combout(\cpu|Add15~2_combout ),
	.cout(\cpu|Add15~3 ));
// synopsys translate_off
defparam \cpu|Add15~2 .lut_mask = 16'h9617;
defparam \cpu|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \cpu|Add15~7 (
// Equation(s):
// \cpu|Add15~7_combout  = (\cpu|Mux30~2_combout  & ((\cpu|Mux24~0_combout ))) # (!\cpu|Mux30~2_combout  & (\cpu|Add15~2_combout ))

	.dataa(\cpu|Mux30~2_combout ),
	.datab(gnd),
	.datac(\cpu|Add15~2_combout ),
	.datad(\cpu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|Add15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add15~7 .lut_mask = 16'hFA50;
defparam \cpu|Add15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \cpu|X[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[2] .is_wysiwyg = "true";
defparam \cpu|X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \cpu|processAluInput:temp[2]~2 (
// Equation(s):
// \cpu|processAluInput:temp[2]~2_combout  = (!\cpu|opcInfo [33] & ((\cpu|X [2]) # (!\cpu|opcInfo [28])))

	.dataa(\cpu|X [2]),
	.datab(\cpu|opcInfo [28]),
	.datac(gnd),
	.datad(\cpu|opcInfo [33]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[2]~2 .lut_mask = 16'h00BB;
defparam \cpu|processAluInput:temp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \cpu_data_in[2]~10 (
// Equation(s):
// \cpu_data_in[2]~10_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[2]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~10 .lut_mask = 16'hF000;
defparam \cpu_data_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \cpu|T[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[2] .is_wysiwyg = "true";
defparam \cpu|T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \cpu|processAluInput:temp[2]~1 (
// Equation(s):
// \cpu|processAluInput:temp[2]~1_combout  = (\cpu|opcInfo [26] & (\cpu|A [2] & ((\cpu|T [2]) # (!\cpu|opcInfo [31])))) # (!\cpu|opcInfo [26] & (((\cpu|T [2])) # (!\cpu|opcInfo [31])))

	.dataa(\cpu|opcInfo [26]),
	.datab(\cpu|opcInfo [31]),
	.datac(\cpu|A [2]),
	.datad(\cpu|T [2]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[2]~1 .lut_mask = 16'hF531;
defparam \cpu|processAluInput:temp[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N15
dffeas \cpu|Y[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[2] .is_wysiwyg = "true";
defparam \cpu|Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[2]~0 (
// Equation(s):
// \cpu|processAluInput:temp[2]~0_combout  = (\cpu|Y [2] & (((\cpu|S [2])) # (!\cpu|opcInfo [30]))) # (!\cpu|Y [2] & (!\cpu|opcInfo [29] & ((\cpu|S [2]) # (!\cpu|opcInfo [30]))))

	.dataa(\cpu|Y [2]),
	.datab(\cpu|opcInfo [30]),
	.datac(\cpu|opcInfo [29]),
	.datad(\cpu|S [2]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[2]~0 .lut_mask = 16'hAF23;
defparam \cpu|processAluInput:temp[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \cpu|processAluInput:temp[2]~3 (
// Equation(s):
// \cpu|processAluInput:temp[2]~3_combout  = (\cpu|processAluInput:temp[2]~2_combout  & (\cpu|processAluInput:temp[2]~1_combout  & \cpu|processAluInput:temp[2]~0_combout ))

	.dataa(\cpu|processAluInput:temp[2]~2_combout ),
	.datab(gnd),
	.datac(\cpu|processAluInput:temp[2]~1_combout ),
	.datad(\cpu|processAluInput:temp[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[2]~3 .lut_mask = 16'hA000;
defparam \cpu|processAluInput:temp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \cpu|Mux6~1 (
// Equation(s):
// \cpu|Mux6~1_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux6~0_combout  & (\cpu|processAluInput:temp[1]~3_combout )) # (!\cpu|Mux6~0_combout  & ((\cpu|Add0~6_combout ))))) # (!\cpu|opcInfo [36] & (((\cpu|Mux6~0_combout ))))

	.dataa(\cpu|processAluInput:temp[1]~3_combout ),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|Mux6~0_combout ),
	.datad(\cpu|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~1 .lut_mask = 16'hBCB0;
defparam \cpu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \cpu|Mux6~2 (
// Equation(s):
// \cpu|Mux6~2_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[2]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux6~1_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[2]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~2 .lut_mask = 16'hCFC0;
defparam \cpu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \cpu|Add3~35 (
// Equation(s):
// \cpu|Add3~35_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux6~2_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [2]))

	.dataa(\cpu|A [2]),
	.datab(gnd),
	.datac(\cpu|opcInfo [40]),
	.datad(\cpu|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~35 .lut_mask = 16'h0AFA;
defparam \cpu|Add3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \cpu|Add3~32 (
// Equation(s):
// \cpu|Add3~32_combout  = (\cpu|A [2] & (!\cpu|X [2] & (\cpu|opcInfo [42]))) # (!\cpu|A [2] & ((\cpu|opcInfo [41]) # ((!\cpu|X [2] & \cpu|opcInfo [42]))))

	.dataa(\cpu|A [2]),
	.datab(\cpu|X [2]),
	.datac(\cpu|opcInfo [42]),
	.datad(\cpu|opcInfo [41]),
	.cin(gnd),
	.combout(\cpu|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~32 .lut_mask = 16'h7530;
defparam \cpu|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \cpu|Add3~33 (
// Equation(s):
// \cpu|Add3~33_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~32_combout ) # ((!\cpu|Y [2] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Add3~32_combout ),
	.datab(\cpu|Y [2]),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|Add3~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~33 .lut_mask = 16'hFB0A;
defparam \cpu|Add3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \cpu|Add3~34 (
// Equation(s):
// \cpu|Add3~34_combout  = (\cpu|Add3~33_combout  & (\cpu|A [2] & (\cpu|opcInfo [39]))) # (!\cpu|Add3~33_combout  & (((\cpu|Mux6~2_combout ) # (!\cpu|opcInfo [39]))))

	.dataa(\cpu|A [2]),
	.datab(\cpu|Add3~33_combout ),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~34 .lut_mask = 16'hB383;
defparam \cpu|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \cpu|Add3~42 (
// Equation(s):
// \cpu|Add3~42_combout  = (\cpu|Add3~35_combout  & ((\cpu|Add3~34_combout  & (\cpu|Add3~41  & VCC)) # (!\cpu|Add3~34_combout  & (!\cpu|Add3~41 )))) # (!\cpu|Add3~35_combout  & ((\cpu|Add3~34_combout  & (!\cpu|Add3~41 )) # (!\cpu|Add3~34_combout  & 
// ((\cpu|Add3~41 ) # (GND)))))
// \cpu|Add3~43  = CARRY((\cpu|Add3~35_combout  & (!\cpu|Add3~34_combout  & !\cpu|Add3~41 )) # (!\cpu|Add3~35_combout  & ((!\cpu|Add3~41 ) # (!\cpu|Add3~34_combout ))))

	.dataa(\cpu|Add3~35_combout ),
	.datab(\cpu|Add3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~41 ),
	.combout(\cpu|Add3~42_combout ),
	.cout(\cpu|Add3~43 ));
// synopsys translate_off
defparam \cpu|Add3~42 .lut_mask = 16'h9617;
defparam \cpu|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \cpu|RESULT~2 (
// Equation(s):
// \cpu|RESULT~2_combout  = (\cpu|A [2] & ((\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[2]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux6~3_combout )))))

	.dataa(\cpu|Mux5~0_combout ),
	.datab(\cpu|A [2]),
	.datac(\cpu|processAluInput:temp[2]~3_combout ),
	.datad(\cpu|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|RESULT~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RESULT~2 .lut_mask = 16'hC480;
defparam \cpu|RESULT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \cpu|Mux15~0 (
// Equation(s):
// \cpu|Mux15~0_combout  = (\cpu|Mux17~0_combout  & (\cpu|Mux17~1_combout )) # (!\cpu|Mux17~0_combout  & ((\cpu|Mux17~1_combout  & (\cpu|Add3~42_combout )) # (!\cpu|Mux17~1_combout  & ((\cpu|RESULT~2_combout )))))

	.dataa(\cpu|Mux17~0_combout ),
	.datab(\cpu|Mux17~1_combout ),
	.datac(\cpu|Add3~42_combout ),
	.datad(\cpu|RESULT~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \cpu|Mux15~1 (
// Equation(s):
// \cpu|Mux15~1_combout  = (\cpu|Mux17~0_combout  & ((\cpu|Mux6~2_combout  & ((!\cpu|Mux15~0_combout ) # (!\cpu|A [2]))) # (!\cpu|Mux6~2_combout  & (\cpu|A [2])))) # (!\cpu|Mux17~0_combout  & (((\cpu|Mux15~0_combout ))))

	.dataa(\cpu|Mux6~2_combout ),
	.datab(\cpu|A [2]),
	.datac(\cpu|Mux17~0_combout ),
	.datad(\cpu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~1 .lut_mask = 16'h6FE0;
defparam \cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \cpu|processAlu:varZ~0 (
// Equation(s):
// \cpu|processAlu:varZ~0_combout  = (!\cpu|Mux16~2_combout  & ((\cpu|Mux17~4_combout  & (!\cpu|Mux15~1_combout )) # (!\cpu|Mux17~4_combout  & ((!\cpu|Mux6~2_combout )))))

	.dataa(\cpu|Mux17~4_combout ),
	.datab(\cpu|Mux16~2_combout ),
	.datac(\cpu|Mux15~1_combout ),
	.datad(\cpu|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|processAlu:varZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAlu:varZ~0 .lut_mask = 16'h0213;
defparam \cpu|processAlu:varZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \cpu|Mux5~1 (
// Equation(s):
// \cpu|Mux5~1_combout  = (\cpu|opcInfo [34] & (((\cpu|opcInfo [36]) # (\cpu|processAluInput:temp[4]~3_combout )))) # (!\cpu|opcInfo [34] & (\cpu|D~q  & (!\cpu|opcInfo [36])))

	.dataa(\cpu|D~q ),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|opcInfo [36]),
	.datad(\cpu|processAluInput:temp[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~1 .lut_mask = 16'hCEC2;
defparam \cpu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \cpu|Add0~8 (
// Equation(s):
// \cpu|Add0~8_combout  = (\cpu|processAluInput:temp[3]~3_combout  & ((\cpu|opcInfo [37] & (\cpu|Add0~7  & VCC)) # (!\cpu|opcInfo [37] & (!\cpu|Add0~7 )))) # (!\cpu|processAluInput:temp[3]~3_combout  & ((\cpu|opcInfo [37] & (!\cpu|Add0~7 )) # (!\cpu|opcInfo 
// [37] & ((\cpu|Add0~7 ) # (GND)))))
// \cpu|Add0~9  = CARRY((\cpu|processAluInput:temp[3]~3_combout  & (!\cpu|opcInfo [37] & !\cpu|Add0~7 )) # (!\cpu|processAluInput:temp[3]~3_combout  & ((!\cpu|Add0~7 ) # (!\cpu|opcInfo [37]))))

	.dataa(\cpu|processAluInput:temp[3]~3_combout ),
	.datab(\cpu|opcInfo [37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~7 ),
	.combout(\cpu|Add0~8_combout ),
	.cout(\cpu|Add0~9 ));
// synopsys translate_off
defparam \cpu|Add0~8 .lut_mask = 16'h9617;
defparam \cpu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \cpu|Mux5~2 (
// Equation(s):
// \cpu|Mux5~2_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux5~1_combout  & (\cpu|processAluInput:temp[2]~3_combout )) # (!\cpu|Mux5~1_combout  & ((\cpu|Add0~8_combout ))))) # (!\cpu|opcInfo [36] & (\cpu|Mux5~1_combout ))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|Mux5~1_combout ),
	.datac(\cpu|processAluInput:temp[2]~3_combout ),
	.datad(\cpu|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~2 .lut_mask = 16'hE6C4;
defparam \cpu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \cpu|Mux5~3 (
// Equation(s):
// \cpu|Mux5~3_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[3]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux5~2_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[3]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~3 .lut_mask = 16'hCFC0;
defparam \cpu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \cpu|Mux5~4 (
// Equation(s):
// \cpu|Mux5~4_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux5~1_combout  & (\cpu|processAluInput:temp[2]~3_combout )) # (!\cpu|Mux5~1_combout  & ((\cpu|Add0~8_combout ))))) # (!\cpu|opcInfo [36] & (\cpu|Mux5~1_combout ))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|Mux5~1_combout ),
	.datac(\cpu|processAluInput:temp[2]~3_combout ),
	.datad(\cpu|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~4 .lut_mask = 16'hE6C4;
defparam \cpu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \cpu|RESULT~3 (
// Equation(s):
// \cpu|RESULT~3_combout  = \cpu|A [3] $ (((\cpu|Mux5~0_combout  & ((\cpu|processAluInput:temp[3]~3_combout ))) # (!\cpu|Mux5~0_combout  & (\cpu|Mux5~4_combout ))))

	.dataa(\cpu|A [3]),
	.datab(\cpu|Mux5~0_combout ),
	.datac(\cpu|Mux5~4_combout ),
	.datad(\cpu|processAluInput:temp[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|RESULT~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RESULT~3 .lut_mask = 16'h569A;
defparam \cpu|RESULT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \cpu|Y[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[3] .is_wysiwyg = "true";
defparam \cpu|Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \cpu|Add3~28 (
// Equation(s):
// \cpu|Add3~28_combout  = (\cpu|opcInfo [41] & (((\cpu|opcInfo [42] & !\cpu|X [3])) # (!\cpu|A [3]))) # (!\cpu|opcInfo [41] & (\cpu|opcInfo [42] & (!\cpu|X [3])))

	.dataa(\cpu|opcInfo [41]),
	.datab(\cpu|opcInfo [42]),
	.datac(\cpu|X [3]),
	.datad(\cpu|A [3]),
	.cin(gnd),
	.combout(\cpu|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~28 .lut_mask = 16'h0CAE;
defparam \cpu|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \cpu|Add3~29 (
// Equation(s):
// \cpu|Add3~29_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~28_combout ) # ((!\cpu|Y [3] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Y [3]),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Add3~28_combout ),
	.datad(\cpu|Add3~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~29 .lut_mask = 16'hFD30;
defparam \cpu|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \cpu|Add3~30 (
// Equation(s):
// \cpu|Add3~30_combout  = (\cpu|Add3~29_combout  & (\cpu|A [3] & (\cpu|opcInfo [39]))) # (!\cpu|Add3~29_combout  & (((\cpu|Mux5~3_combout ) # (!\cpu|opcInfo [39]))))

	.dataa(\cpu|A [3]),
	.datab(\cpu|Add3~29_combout ),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~30 .lut_mask = 16'hB383;
defparam \cpu|Add3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \cpu|Add3~31 (
// Equation(s):
// \cpu|Add3~31_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux5~3_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [3]))

	.dataa(\cpu|A [3]),
	.datab(\cpu|opcInfo [40]),
	.datac(gnd),
	.datad(\cpu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~31 .lut_mask = 16'h22EE;
defparam \cpu|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \cpu|Add3~44 (
// Equation(s):
// \cpu|Add3~44_combout  = ((\cpu|Add3~30_combout  $ (\cpu|Add3~31_combout  $ (!\cpu|Add3~43 )))) # (GND)
// \cpu|Add3~45  = CARRY((\cpu|Add3~30_combout  & ((\cpu|Add3~31_combout ) # (!\cpu|Add3~43 ))) # (!\cpu|Add3~30_combout  & (\cpu|Add3~31_combout  & !\cpu|Add3~43 )))

	.dataa(\cpu|Add3~30_combout ),
	.datab(\cpu|Add3~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~43 ),
	.combout(\cpu|Add3~44_combout ),
	.cout(\cpu|Add3~45 ));
// synopsys translate_off
defparam \cpu|Add3~44 .lut_mask = 16'h698E;
defparam \cpu|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \cpu|Mux14~0 (
// Equation(s):
// \cpu|Mux14~0_combout  = (\cpu|A [3] & ((\cpu|Mux17~0_combout ) # ((!\cpu|Mux17~1_combout  & \cpu|Mux5~3_combout )))) # (!\cpu|A [3] & (\cpu|Mux17~0_combout  & ((\cpu|Mux17~1_combout ) # (\cpu|Mux5~3_combout ))))

	.dataa(\cpu|A [3]),
	.datab(\cpu|Mux17~1_combout ),
	.datac(\cpu|Mux5~3_combout ),
	.datad(\cpu|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~0 .lut_mask = 16'hFE20;
defparam \cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \cpu|Mux14~1 (
// Equation(s):
// \cpu|Mux14~1_combout  = (\cpu|Mux17~1_combout  & ((\cpu|Mux14~0_combout  & (\cpu|RESULT~3_combout )) # (!\cpu|Mux14~0_combout  & ((\cpu|Add3~44_combout ))))) # (!\cpu|Mux17~1_combout  & (((\cpu|Mux14~0_combout ))))

	.dataa(\cpu|RESULT~3_combout ),
	.datab(\cpu|Mux17~1_combout ),
	.datac(\cpu|Add3~44_combout ),
	.datad(\cpu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \cpu|Mux14~2 (
// Equation(s):
// \cpu|Mux14~2_combout  = (\cpu|Mux17~4_combout  & ((\cpu|Mux14~1_combout ))) # (!\cpu|Mux17~4_combout  & (\cpu|Mux5~3_combout ))

	.dataa(\cpu|Mux17~4_combout ),
	.datab(gnd),
	.datac(\cpu|Mux5~3_combout ),
	.datad(\cpu|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~2 .lut_mask = 16'hFA50;
defparam \cpu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \cpu|Mux13~6 (
// Equation(s):
// \cpu|Mux13~6_combout  = (\cpu|opcInfo [38] & ((\cpu|opcInfo [39]) # (\cpu|A [4] $ (\cpu|opcInfo [40]))))

	.dataa(\cpu|opcInfo [39]),
	.datab(\cpu|opcInfo [38]),
	.datac(\cpu|A [4]),
	.datad(\cpu|opcInfo [40]),
	.cin(gnd),
	.combout(\cpu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~6 .lut_mask = 16'h8CC8;
defparam \cpu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \cpu|Mux3~0 (
// Equation(s):
// \cpu|Mux3~0_combout  = (!\cpu|opcInfo [35] & \cpu|opcInfo [36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [35]),
	.datad(\cpu|opcInfo [36]),
	.cin(gnd),
	.combout(\cpu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~0 .lut_mask = 16'h0F00;
defparam \cpu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \cpu|Mux3~2 (
// Equation(s):
// \cpu|Mux3~2_combout  = (\cpu|opcInfo [35]) # ((\cpu|opcInfo [36] & (\cpu|opcInfo [34])) # (!\cpu|opcInfo [36] & (!\cpu|opcInfo [34] & !\cpu|opcInfo [37])))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|opcInfo [35]),
	.datad(\cpu|opcInfo [37]),
	.cin(gnd),
	.combout(\cpu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~2 .lut_mask = 16'hF8F9;
defparam \cpu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \cpu|Mux3~1 (
// Equation(s):
// \cpu|Mux3~1_combout  = (\cpu|opcInfo [35]) # ((!\cpu|opcInfo [36] & ((\cpu|opcInfo [34]) # (!\cpu|opcInfo [37]))))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|opcInfo [35]),
	.datad(\cpu|opcInfo [37]),
	.cin(gnd),
	.combout(\cpu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~1 .lut_mask = 16'hF4F5;
defparam \cpu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \cpu|Mux9~0 (
// Equation(s):
// \cpu|Mux9~0_combout  = (!\cpu|opcInfo [38] & ((\cpu|opcInfo [39]) # (\cpu|opcInfo [40])))

	.dataa(gnd),
	.datab(\cpu|opcInfo [38]),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|opcInfo [40]),
	.cin(gnd),
	.combout(\cpu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~0 .lut_mask = 16'h3330;
defparam \cpu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \cpu|Mux10~0 (
// Equation(s):
// \cpu|Mux10~0_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[7]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux1~1_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[7]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~0 .lut_mask = 16'hCFC0;
defparam \cpu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \cpu|Mux10~1 (
// Equation(s):
// \cpu|Mux10~1_combout  = (\cpu|A [7] & (((!\cpu|Mux1~2_combout ) # (!\cpu|Mux17~0_combout )) # (!\cpu|Mux17~1_combout ))) # (!\cpu|A [7] & ((\cpu|Mux17~0_combout  & ((\cpu|Mux1~2_combout ))) # (!\cpu|Mux17~0_combout  & (\cpu|Mux17~1_combout ))))

	.dataa(\cpu|A [7]),
	.datab(\cpu|Mux17~1_combout ),
	.datac(\cpu|Mux17~0_combout ),
	.datad(\cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~1 .lut_mask = 16'h7EAE;
defparam \cpu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \cpu|Mux10~2 (
// Equation(s):
// \cpu|Mux10~2_combout  = (\cpu|Mux10~1_combout  & ((\cpu|Mux17~0_combout ) # (\cpu|Mux10~0_combout )))

	.dataa(gnd),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|Mux10~0_combout ),
	.datad(\cpu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~2 .lut_mask = 16'hFC00;
defparam \cpu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \cpu|Add3~12 (
// Equation(s):
// \cpu|Add3~12_combout  = (\cpu|A [7] & (\cpu|opcInfo [42] & (!\cpu|X [7]))) # (!\cpu|A [7] & ((\cpu|opcInfo [41]) # ((\cpu|opcInfo [42] & !\cpu|X [7]))))

	.dataa(\cpu|A [7]),
	.datab(\cpu|opcInfo [42]),
	.datac(\cpu|X [7]),
	.datad(\cpu|opcInfo [41]),
	.cin(gnd),
	.combout(\cpu|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~12 .lut_mask = 16'h5D0C;
defparam \cpu|Add3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \cpu|Add3~13 (
// Equation(s):
// \cpu|Add3~13_combout  = (\cpu|opcInfo [39] & (\cpu|Add3~1_combout )) # (!\cpu|opcInfo [39] & ((\cpu|Add3~12_combout ) # ((\cpu|Add3~1_combout  & !\cpu|Y [7]))))

	.dataa(\cpu|Add3~1_combout ),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Y [7]),
	.datad(\cpu|Add3~12_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~13 .lut_mask = 16'hBB8A;
defparam \cpu|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \cpu|Add3~14 (
// Equation(s):
// \cpu|Add3~14_combout  = (\cpu|opcInfo [39] & ((\cpu|Add3~13_combout  & (\cpu|A [7])) # (!\cpu|Add3~13_combout  & ((\cpu|Mux1~2_combout ))))) # (!\cpu|opcInfo [39] & (((!\cpu|Add3~13_combout ))))

	.dataa(\cpu|A [7]),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Add3~13_combout ),
	.datad(\cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~14 .lut_mask = 16'h8F83;
defparam \cpu|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \cpu|Add3~19 (
// Equation(s):
// \cpu|Add3~19_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux2~2_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [6]))

	.dataa(\cpu|opcInfo [40]),
	.datab(gnd),
	.datac(\cpu|A [6]),
	.datad(\cpu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~19 .lut_mask = 16'h50FA;
defparam \cpu|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \cpu|Add3~16 (
// Equation(s):
// \cpu|Add3~16_combout  = (\cpu|opcInfo [41] & (((\cpu|opcInfo [42] & !\cpu|X [6])) # (!\cpu|A [6]))) # (!\cpu|opcInfo [41] & (\cpu|opcInfo [42] & (!\cpu|X [6])))

	.dataa(\cpu|opcInfo [41]),
	.datab(\cpu|opcInfo [42]),
	.datac(\cpu|X [6]),
	.datad(\cpu|A [6]),
	.cin(gnd),
	.combout(\cpu|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~16 .lut_mask = 16'h0CAE;
defparam \cpu|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \cpu|Add3~17 (
// Equation(s):
// \cpu|Add3~17_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~16_combout ) # ((!\cpu|Y [6] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Add3~16_combout ),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Y [6]),
	.datad(\cpu|Add3~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~17 .lut_mask = 16'hEF22;
defparam \cpu|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \cpu|Add3~18 (
// Equation(s):
// \cpu|Add3~18_combout  = (\cpu|Add3~17_combout  & (\cpu|opcInfo [39] & (\cpu|A [6]))) # (!\cpu|Add3~17_combout  & (((\cpu|Mux2~2_combout )) # (!\cpu|opcInfo [39])))

	.dataa(\cpu|Add3~17_combout ),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|A [6]),
	.datad(\cpu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~18 .lut_mask = 16'hD591;
defparam \cpu|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \cpu|A[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[5] .is_wysiwyg = "true";
defparam \cpu|A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \cpu|Y[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[5] .is_wysiwyg = "true";
defparam \cpu|Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \cpu|Add3~20 (
// Equation(s):
// \cpu|Add3~20_combout  = (\cpu|A [5] & (\cpu|opcInfo [42] & (!\cpu|X [5]))) # (!\cpu|A [5] & ((\cpu|opcInfo [41]) # ((\cpu|opcInfo [42] & !\cpu|X [5]))))

	.dataa(\cpu|A [5]),
	.datab(\cpu|opcInfo [42]),
	.datac(\cpu|X [5]),
	.datad(\cpu|opcInfo [41]),
	.cin(gnd),
	.combout(\cpu|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~20 .lut_mask = 16'h5D0C;
defparam \cpu|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \cpu|Add3~21 (
// Equation(s):
// \cpu|Add3~21_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~20_combout ) # ((!\cpu|Y [5] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|Y [5]),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|Add3~20_combout ),
	.datad(\cpu|Add3~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~21 .lut_mask = 16'hFD30;
defparam \cpu|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \cpu|Mux3~3 (
// Equation(s):
// \cpu|Mux3~3_combout  = (\cpu|Mux3~2_combout  & (((\cpu|Mux3~1_combout  & \cpu|processAluInput:temp[5]~3_combout )))) # (!\cpu|Mux3~2_combout  & ((\cpu|processAluInput:temp[6]~3_combout ) # ((!\cpu|Mux3~1_combout ))))

	.dataa(\cpu|processAluInput:temp[6]~3_combout ),
	.datab(\cpu|Mux3~2_combout ),
	.datac(\cpu|Mux3~1_combout ),
	.datad(\cpu|processAluInput:temp[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~3 .lut_mask = 16'hE323;
defparam \cpu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \cpu|Add0~10 (
// Equation(s):
// \cpu|Add0~10_combout  = ((\cpu|opcInfo [37] $ (\cpu|processAluInput:temp[4]~3_combout  $ (!\cpu|Add0~9 )))) # (GND)
// \cpu|Add0~11  = CARRY((\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[4]~3_combout ) # (!\cpu|Add0~9 ))) # (!\cpu|opcInfo [37] & (\cpu|processAluInput:temp[4]~3_combout  & !\cpu|Add0~9 )))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|processAluInput:temp[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~9 ),
	.combout(\cpu|Add0~10_combout ),
	.cout(\cpu|Add0~11 ));
// synopsys translate_off
defparam \cpu|Add0~10 .lut_mask = 16'h698E;
defparam \cpu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \cpu|Add0~12 (
// Equation(s):
// \cpu|Add0~12_combout  = (\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[5]~3_combout  & (\cpu|Add0~11  & VCC)) # (!\cpu|processAluInput:temp[5]~3_combout  & (!\cpu|Add0~11 )))) # (!\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[5]~3_combout  & 
// (!\cpu|Add0~11 )) # (!\cpu|processAluInput:temp[5]~3_combout  & ((\cpu|Add0~11 ) # (GND)))))
// \cpu|Add0~13  = CARRY((\cpu|opcInfo [37] & (!\cpu|processAluInput:temp[5]~3_combout  & !\cpu|Add0~11 )) # (!\cpu|opcInfo [37] & ((!\cpu|Add0~11 ) # (!\cpu|processAluInput:temp[5]~3_combout ))))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|processAluInput:temp[5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~11 ),
	.combout(\cpu|Add0~12_combout ),
	.cout(\cpu|Add0~13 ));
// synopsys translate_off
defparam \cpu|Add0~12 .lut_mask = 16'h9617;
defparam \cpu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \cpu|Mux3~4 (
// Equation(s):
// \cpu|Mux3~4_combout  = (\cpu|Mux3~0_combout  & ((\cpu|Mux3~3_combout  & ((\cpu|Add0~12_combout ))) # (!\cpu|Mux3~3_combout  & (\cpu|processAluInput:temp[4]~3_combout )))) # (!\cpu|Mux3~0_combout  & (((\cpu|Mux3~3_combout ))))

	.dataa(\cpu|processAluInput:temp[4]~3_combout ),
	.datab(\cpu|Mux3~0_combout ),
	.datac(\cpu|Mux3~3_combout ),
	.datad(\cpu|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~4 .lut_mask = 16'hF838;
defparam \cpu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \cpu|Add3~22 (
// Equation(s):
// \cpu|Add3~22_combout  = (\cpu|opcInfo [39] & ((\cpu|Add3~21_combout  & (\cpu|A [5])) # (!\cpu|Add3~21_combout  & ((\cpu|Mux3~4_combout ))))) # (!\cpu|opcInfo [39] & (((!\cpu|Add3~21_combout ))))

	.dataa(\cpu|opcInfo [39]),
	.datab(\cpu|A [5]),
	.datac(\cpu|Add3~21_combout ),
	.datad(\cpu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~22 .lut_mask = 16'h8F85;
defparam \cpu|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \cpu|Add3~23 (
// Equation(s):
// \cpu|Add3~23_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux3~4_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [5]))

	.dataa(\cpu|opcInfo [40]),
	.datab(gnd),
	.datac(\cpu|A [5]),
	.datad(\cpu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~23 .lut_mask = 16'h50FA;
defparam \cpu|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \cpu|Add3~27 (
// Equation(s):
// \cpu|Add3~27_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux4~1_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [4]))

	.dataa(\cpu|opcInfo [40]),
	.datab(gnd),
	.datac(\cpu|A [4]),
	.datad(\cpu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~27 .lut_mask = 16'h50FA;
defparam \cpu|Add3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \cpu|Y[4]~feeder (
// Equation(s):
// \cpu|Y[4]~feeder_combout  = \cpu|Add11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Add11~0_combout ),
	.cin(gnd),
	.combout(\cpu|Y[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Y[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Y[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \cpu|Y[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Y[4] .is_wysiwyg = "true";
defparam \cpu|Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \cpu|X[4]~feeder (
// Equation(s):
// \cpu|X[4]~feeder_combout  = \cpu|Add11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Add11~0_combout ),
	.cin(gnd),
	.combout(\cpu|X[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|X[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|X[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \cpu|X[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|X[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[4] .is_wysiwyg = "true";
defparam \cpu|X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \cpu|Add3~24 (
// Equation(s):
// \cpu|Add3~24_combout  = (\cpu|opcInfo [41] & (((!\cpu|X [4] & \cpu|opcInfo [42])) # (!\cpu|A [4]))) # (!\cpu|opcInfo [41] & (((!\cpu|X [4] & \cpu|opcInfo [42]))))

	.dataa(\cpu|opcInfo [41]),
	.datab(\cpu|A [4]),
	.datac(\cpu|X [4]),
	.datad(\cpu|opcInfo [42]),
	.cin(gnd),
	.combout(\cpu|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~24 .lut_mask = 16'h2F22;
defparam \cpu|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \cpu|Add3~25 (
// Equation(s):
// \cpu|Add3~25_combout  = (\cpu|opcInfo [39] & (((\cpu|Add3~1_combout )))) # (!\cpu|opcInfo [39] & ((\cpu|Add3~24_combout ) # ((!\cpu|Y [4] & \cpu|Add3~1_combout ))))

	.dataa(\cpu|opcInfo [39]),
	.datab(\cpu|Y [4]),
	.datac(\cpu|Add3~1_combout ),
	.datad(\cpu|Add3~24_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~25 .lut_mask = 16'hF5B0;
defparam \cpu|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \cpu|Add3~26 (
// Equation(s):
// \cpu|Add3~26_combout  = (\cpu|opcInfo [39] & ((\cpu|Add3~25_combout  & (\cpu|A [4])) # (!\cpu|Add3~25_combout  & ((\cpu|Mux4~1_combout ))))) # (!\cpu|opcInfo [39] & (((!\cpu|Add3~25_combout ))))

	.dataa(\cpu|opcInfo [39]),
	.datab(\cpu|A [4]),
	.datac(\cpu|Add3~25_combout ),
	.datad(\cpu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~26 .lut_mask = 16'h8F85;
defparam \cpu|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \cpu|Add3~46 (
// Equation(s):
// \cpu|Add3~46_combout  = (\cpu|Add3~27_combout  & ((\cpu|Add3~26_combout  & (\cpu|Add3~45  & VCC)) # (!\cpu|Add3~26_combout  & (!\cpu|Add3~45 )))) # (!\cpu|Add3~27_combout  & ((\cpu|Add3~26_combout  & (!\cpu|Add3~45 )) # (!\cpu|Add3~26_combout  & 
// ((\cpu|Add3~45 ) # (GND)))))
// \cpu|Add3~47  = CARRY((\cpu|Add3~27_combout  & (!\cpu|Add3~26_combout  & !\cpu|Add3~45 )) # (!\cpu|Add3~27_combout  & ((!\cpu|Add3~45 ) # (!\cpu|Add3~26_combout ))))

	.dataa(\cpu|Add3~27_combout ),
	.datab(\cpu|Add3~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~45 ),
	.combout(\cpu|Add3~46_combout ),
	.cout(\cpu|Add3~47 ));
// synopsys translate_off
defparam \cpu|Add3~46 .lut_mask = 16'h9617;
defparam \cpu|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \cpu|Add3~48 (
// Equation(s):
// \cpu|Add3~48_combout  = ((\cpu|Add3~22_combout  $ (\cpu|Add3~23_combout  $ (!\cpu|Add3~47 )))) # (GND)
// \cpu|Add3~49  = CARRY((\cpu|Add3~22_combout  & ((\cpu|Add3~23_combout ) # (!\cpu|Add3~47 ))) # (!\cpu|Add3~22_combout  & (\cpu|Add3~23_combout  & !\cpu|Add3~47 )))

	.dataa(\cpu|Add3~22_combout ),
	.datab(\cpu|Add3~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~47 ),
	.combout(\cpu|Add3~48_combout ),
	.cout(\cpu|Add3~49 ));
// synopsys translate_off
defparam \cpu|Add3~48 .lut_mask = 16'h698E;
defparam \cpu|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \cpu|Add3~50 (
// Equation(s):
// \cpu|Add3~50_combout  = (\cpu|Add3~19_combout  & ((\cpu|Add3~18_combout  & (\cpu|Add3~49  & VCC)) # (!\cpu|Add3~18_combout  & (!\cpu|Add3~49 )))) # (!\cpu|Add3~19_combout  & ((\cpu|Add3~18_combout  & (!\cpu|Add3~49 )) # (!\cpu|Add3~18_combout  & 
// ((\cpu|Add3~49 ) # (GND)))))
// \cpu|Add3~51  = CARRY((\cpu|Add3~19_combout  & (!\cpu|Add3~18_combout  & !\cpu|Add3~49 )) # (!\cpu|Add3~19_combout  & ((!\cpu|Add3~49 ) # (!\cpu|Add3~18_combout ))))

	.dataa(\cpu|Add3~19_combout ),
	.datab(\cpu|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~49 ),
	.combout(\cpu|Add3~50_combout ),
	.cout(\cpu|Add3~51 ));
// synopsys translate_off
defparam \cpu|Add3~50 .lut_mask = 16'h9617;
defparam \cpu|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \cpu|Add3~52 (
// Equation(s):
// \cpu|Add3~52_combout  = ((\cpu|Add3~15_combout  $ (\cpu|Add3~14_combout  $ (!\cpu|Add3~51 )))) # (GND)
// \cpu|Add3~53  = CARRY((\cpu|Add3~15_combout  & ((\cpu|Add3~14_combout ) # (!\cpu|Add3~51 ))) # (!\cpu|Add3~15_combout  & (\cpu|Add3~14_combout  & !\cpu|Add3~51 )))

	.dataa(\cpu|Add3~15_combout ),
	.datab(\cpu|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add3~51 ),
	.combout(\cpu|Add3~52_combout ),
	.cout(\cpu|Add3~53 ));
// synopsys translate_off
defparam \cpu|Add3~52 .lut_mask = 16'h698E;
defparam \cpu|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \cpu|Mux10~3 (
// Equation(s):
// \cpu|Mux10~3_combout  = (\cpu|Mux17~1_combout  & ((\cpu|Mux17~0_combout  & (\cpu|Mux10~2_combout )) # (!\cpu|Mux17~0_combout  & ((\cpu|Add3~52_combout ))))) # (!\cpu|Mux17~1_combout  & (((\cpu|Mux10~2_combout ))))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|Mux10~2_combout ),
	.datad(\cpu|Add3~52_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~3 .lut_mask = 16'hF2D0;
defparam \cpu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \cpu|Mux10~4 (
// Equation(s):
// \cpu|Mux10~4_combout  = (\cpu|Mux17~4_combout  & ((\cpu|Mux10~3_combout ))) # (!\cpu|Mux17~4_combout  & (\cpu|Mux1~2_combout ))

	.dataa(\cpu|Mux1~2_combout ),
	.datab(gnd),
	.datac(\cpu|Mux17~4_combout ),
	.datad(\cpu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~4 .lut_mask = 16'hFA0A;
defparam \cpu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \cpu|Mux12~6 (
// Equation(s):
// \cpu|Mux12~6_combout  = (\cpu|opcInfo [38] & ((\cpu|opcInfo [39]) # (\cpu|opcInfo [40] $ (\cpu|A [5]))))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|A [5]),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|opcInfo [38]),
	.cin(gnd),
	.combout(\cpu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~6 .lut_mask = 16'hF600;
defparam \cpu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \cpu|Mux12~4 (
// Equation(s):
// \cpu|Mux12~4_combout  = (\cpu|Mux17~0_combout  & (((\cpu|A [5])))) # (!\cpu|Mux17~0_combout  & (\cpu|Mux17~1_combout  & ((\cpu|Add3~48_combout ))))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|A [5]),
	.datac(\cpu|Mux17~0_combout ),
	.datad(\cpu|Add3~48_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~4 .lut_mask = 16'hCAC0;
defparam \cpu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \cpu|Mux12~5 (
// Equation(s):
// \cpu|Mux12~5_combout  = (\cpu|Mux17~4_combout  & (\cpu|Mux12~4_combout  $ (((\cpu|Mux12~6_combout  & \cpu|Mux3~4_combout ))))) # (!\cpu|Mux17~4_combout  & (((\cpu|Mux3~4_combout ))))

	.dataa(\cpu|Mux17~4_combout ),
	.datab(\cpu|Mux12~6_combout ),
	.datac(\cpu|Mux3~4_combout ),
	.datad(\cpu|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~5 .lut_mask = 16'h7AD0;
defparam \cpu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \cpu|Add11~0 (
// Equation(s):
// \cpu|Add11~0_combout  = (\cpu|Mux19~1_combout  & (\cpu|Mux13~5_combout  & VCC)) # (!\cpu|Mux19~1_combout  & (\cpu|Mux13~5_combout  $ (VCC)))
// \cpu|Add11~1  = CARRY((!\cpu|Mux19~1_combout  & \cpu|Mux13~5_combout ))

	.dataa(\cpu|Mux19~1_combout ),
	.datab(\cpu|Mux13~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add11~0_combout ),
	.cout(\cpu|Add11~1 ));
// synopsys translate_off
defparam \cpu|Add11~0 .lut_mask = 16'h9944;
defparam \cpu|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \cpu|Add11~2 (
// Equation(s):
// \cpu|Add11~2_combout  = (\cpu|Mux12~5_combout  & (!\cpu|Add11~1 )) # (!\cpu|Mux12~5_combout  & ((\cpu|Add11~1 ) # (GND)))
// \cpu|Add11~3  = CARRY((!\cpu|Add11~1 ) # (!\cpu|Mux12~5_combout ))

	.dataa(gnd),
	.datab(\cpu|Mux12~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add11~1 ),
	.combout(\cpu|Add11~2_combout ),
	.cout(\cpu|Add11~3 ));
// synopsys translate_off
defparam \cpu|Add11~2 .lut_mask = 16'h3C3F;
defparam \cpu|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \cpu|Add11~4 (
// Equation(s):
// \cpu|Add11~4_combout  = (\cpu|Mux11~4_combout  & (\cpu|Add11~3  $ (GND))) # (!\cpu|Mux11~4_combout  & (!\cpu|Add11~3  & VCC))
// \cpu|Add11~5  = CARRY((\cpu|Mux11~4_combout  & !\cpu|Add11~3 ))

	.dataa(\cpu|Mux11~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add11~3 ),
	.combout(\cpu|Add11~4_combout ),
	.cout(\cpu|Add11~5 ));
// synopsys translate_off
defparam \cpu|Add11~4 .lut_mask = 16'hA50A;
defparam \cpu|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \cpu|Add11~6 (
// Equation(s):
// \cpu|Add11~6_combout  = (\cpu|Mux10~4_combout  & (!\cpu|Add11~5 )) # (!\cpu|Mux10~4_combout  & ((\cpu|Add11~5 ) # (GND)))
// \cpu|Add11~7  = CARRY((!\cpu|Add11~5 ) # (!\cpu|Mux10~4_combout ))

	.dataa(\cpu|Mux10~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add11~5 ),
	.combout(\cpu|Add11~6_combout ),
	.cout(\cpu|Add11~7 ));
// synopsys translate_off
defparam \cpu|Add11~6 .lut_mask = 16'h5A5F;
defparam \cpu|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \cpu|processAlu:varN~0 (
// Equation(s):
// \cpu|processAlu:varN~0_combout  = (\cpu|Equal0~0_combout  & (\cpu|Mux1~2_combout )) # (!\cpu|Equal0~0_combout  & ((\cpu|Add11~6_combout )))

	.dataa(gnd),
	.datab(\cpu|Equal0~0_combout ),
	.datac(\cpu|Mux1~2_combout ),
	.datad(\cpu|Add11~6_combout ),
	.cin(gnd),
	.combout(\cpu|processAlu:varN~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAlu:varN~0 .lut_mask = 16'hF3C0;
defparam \cpu|processAlu:varN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \cpu|Mux38~12 (
// Equation(s):
// \cpu|Mux38~12_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|Mux60~7_combout ) # (!\cpu|Mux38~2_combout ))))

	.dataa(\cpu|Mux38~2_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux60~7_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~12 .lut_mask = 16'h00C4;
defparam \cpu|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \cpu|Mux38~4 (
// Equation(s):
// \cpu|Mux38~4_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~4 .lut_mask = 16'hF4A4;
defparam \cpu|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & 
// (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~3 .lut_mask = 16'hE2FA;
defparam \cpu|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \cpu|Mux38~5 (
// Equation(s):
// \cpu|Mux38~5_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ) # ((\cpu|Mux38~4_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((!\cpu_data_in[6]~26_combout  & 
// \cpu|Mux38~4_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu_data_in[6]~26_combout ),
	.datad(\cpu|Mux38~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~5 .lut_mask = 16'hCF88;
defparam \cpu|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \cpu|Mux38~6 (
// Equation(s):
// \cpu|Mux38~6_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (((\cpu|Mux38~3_combout  & \cpu|Mux38~5_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|Mux38~4_combout ) # ((\cpu|Mux38~3_combout ))))

	.dataa(\cpu|Mux38~4_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datac(\cpu|Mux38~3_combout ),
	.datad(\cpu|Mux38~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~6 .lut_mask = 16'hF232;
defparam \cpu|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \cpu|Mux38~7 (
// Equation(s):
// \cpu|Mux38~7_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & 
// (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~7 .lut_mask = 16'hFA3A;
defparam \cpu|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \cpu|Mux38~14 (
// Equation(s):
// \cpu|Mux38~14_combout  = ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((!\cpu_data_in[6]~18_combout ) # (!\cpu_data_in[0]~5_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu_data_in[6]~18_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~14 .lut_mask = 16'h7F0F;
defparam \cpu|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \cpu|Mux38~8 (
// Equation(s):
// \cpu|Mux38~8_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~8 .lut_mask = 16'hCD08;
defparam \cpu|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \cpu|Mux38~9 (
// Equation(s):
// \cpu|Mux38~9_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[4]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux38~8_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout 
// ) # (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datad(\cpu|Mux38~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~9 .lut_mask = 16'hD3C0;
defparam \cpu|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \cpu|Mux38~10 (
// Equation(s):
// \cpu|Mux38~10_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|Mux38~9_combout  & ((!\cpu|Mux38~14_combout ))) # (!\cpu|Mux38~9_combout  & (\cpu|Mux38~7_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & 
// (((\cpu|Mux38~9_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|Mux38~7_combout ),
	.datac(\cpu|Mux38~14_combout ),
	.datad(\cpu|Mux38~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~10 .lut_mask = 16'h5F88;
defparam \cpu|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \cpu|Mux38~11 (
// Equation(s):
// \cpu|Mux38~11_combout  = (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|Mux38~6_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & ((\cpu|Mux38~10_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux38~6_combout ),
	.datad(\cpu|Mux38~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~11 .lut_mask = 16'h3120;
defparam \cpu|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \cpu|Mux38~13 (
// Equation(s):
// \cpu|Mux38~13_combout  = (\cpu|Mux38~12_combout ) # ((\cpu|Mux38~11_combout ) # ((\cpu_data_in[5]~25_combout  & \cpu|nextOpcInfo[41]~0_combout )))

	.dataa(\cpu_data_in[5]~25_combout ),
	.datab(\cpu|Mux38~12_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|Mux38~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~13 .lut_mask = 16'hFFEC;
defparam \cpu|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N15
dffeas \cpu|opcInfo[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux38~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[4] .is_wysiwyg = "true";
defparam \cpu|opcInfo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \cpu|Z~0 (
// Equation(s):
// \cpu|Z~0_combout  = (\cpu|opcInfo [4] & \cpu|updateRegisters~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [4]),
	.datad(\cpu|updateRegisters~1_combout ),
	.cin(gnd),
	.combout(\cpu|Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Z~0 .lut_mask = 16'hF000;
defparam \cpu|Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \cpu|N (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|processAlu:varN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Z~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|N .is_wysiwyg = "true";
defparam \cpu|N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \cpu|Mux1~0 (
// Equation(s):
// \cpu|Mux1~0_combout  = (\cpu|opcInfo [34] & (((\cpu|opcInfo [36]) # (\cpu|Add0~3_combout )))) # (!\cpu|opcInfo [34] & (\cpu|N~q  & (!\cpu|opcInfo [36])))

	.dataa(\cpu|N~q ),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|opcInfo [36]),
	.datad(\cpu|Add0~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \cpu|Add0~14 (
// Equation(s):
// \cpu|Add0~14_combout  = ((\cpu|opcInfo [37] $ (\cpu|processAluInput:temp[6]~3_combout  $ (!\cpu|Add0~13 )))) # (GND)
// \cpu|Add0~15  = CARRY((\cpu|opcInfo [37] & ((\cpu|processAluInput:temp[6]~3_combout ) # (!\cpu|Add0~13 ))) # (!\cpu|opcInfo [37] & (\cpu|processAluInput:temp[6]~3_combout  & !\cpu|Add0~13 )))

	.dataa(\cpu|opcInfo [37]),
	.datab(\cpu|processAluInput:temp[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~13 ),
	.combout(\cpu|Add0~14_combout ),
	.cout(\cpu|Add0~15 ));
// synopsys translate_off
defparam \cpu|Add0~14 .lut_mask = 16'h698E;
defparam \cpu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \cpu|Add0~16 (
// Equation(s):
// \cpu|Add0~16_combout  = \cpu|opcInfo [37] $ (\cpu|Add0~15  $ (\cpu|processAluInput:temp[7]~3_combout ))

	.dataa(\cpu|opcInfo [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|processAluInput:temp[7]~3_combout ),
	.cin(\cpu|Add0~15 ),
	.combout(\cpu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~16 .lut_mask = 16'hA55A;
defparam \cpu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \cpu|Mux1~1 (
// Equation(s):
// \cpu|Mux1~1_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux1~0_combout  & ((\cpu|processAluInput:temp[6]~3_combout ))) # (!\cpu|Mux1~0_combout  & (\cpu|Add0~16_combout )))) # (!\cpu|opcInfo [36] & (\cpu|Mux1~0_combout ))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|Mux1~0_combout ),
	.datac(\cpu|Add0~16_combout ),
	.datad(\cpu|processAluInput:temp[6]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \cpu|Mux1~2 (
// Equation(s):
// \cpu|Mux1~2_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[7]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux1~1_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[7]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~2 .lut_mask = 16'hCFC0;
defparam \cpu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \cpu|Add3~15 (
// Equation(s):
// \cpu|Add3~15_combout  = (\cpu|opcInfo [40] & ((!\cpu|Mux1~2_combout ))) # (!\cpu|opcInfo [40] & (\cpu|A [7]))

	.dataa(\cpu|A [7]),
	.datab(gnd),
	.datac(\cpu|opcInfo [40]),
	.datad(\cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~15 .lut_mask = 16'h0AFA;
defparam \cpu|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \cpu|Add3~54 (
// Equation(s):
// \cpu|Add3~54_combout  = \cpu|Add3~53 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add3~53 ),
	.combout(\cpu|Add3~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add3~54 .lut_mask = 16'hF0F0;
defparam \cpu|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \cpu|Mux9~1 (
// Equation(s):
// \cpu|Mux9~1_combout  = (\cpu|Mux9~0_combout  & (\cpu|Add3~54_combout )) # (!\cpu|Mux9~0_combout  & ((\cpu|Mux0~4_combout )))

	.dataa(\cpu|Mux9~0_combout ),
	.datab(gnd),
	.datac(\cpu|Add3~54_combout ),
	.datad(\cpu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~1 .lut_mask = 16'hF5A0;
defparam \cpu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \cpu|Add11~8 (
// Equation(s):
// \cpu|Add11~8_combout  = \cpu|Add11~7  $ (!\cpu|Mux9~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux9~1_combout ),
	.cin(\cpu|Add11~7 ),
	.combout(\cpu|Add11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add11~8 .lut_mask = 16'hF00F;
defparam \cpu|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \cpu|Mux29~0 (
// Equation(s):
// \cpu|Mux29~0_combout  = (\cpu|opcInfo [40] & (((!\cpu|Add11~2_combout )))) # (!\cpu|opcInfo [40] & ((\cpu|Add11~2_combout  & ((!\cpu|Add11~6_combout ))) # (!\cpu|Add11~2_combout  & (\cpu|Add11~4_combout  & \cpu|Add11~6_combout ))))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|Add11~4_combout ),
	.datac(\cpu|Add11~2_combout ),
	.datad(\cpu|Add11~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~0 .lut_mask = 16'h0E5A;
defparam \cpu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \cpu|Mux29~2 (
// Equation(s):
// \cpu|Mux29~2_combout  = (\cpu|opcInfo [40] & ((\cpu|opcInfo [38] & (\cpu|LessThan3~1_combout )) # (!\cpu|opcInfo [38] & ((!\cpu|Add11~8_combout ))))) # (!\cpu|opcInfo [40] & (!\cpu|opcInfo [38]))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|opcInfo [38]),
	.datac(\cpu|LessThan3~1_combout ),
	.datad(\cpu|Add11~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~2 .lut_mask = 16'h91B3;
defparam \cpu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \cpu|Mux29~3 (
// Equation(s):
// \cpu|Mux29~3_combout  = (\cpu|opcInfo [39] & (\cpu|D~q  & \cpu|Mux29~2_combout ))

	.dataa(gnd),
	.datab(\cpu|opcInfo [39]),
	.datac(\cpu|D~q ),
	.datad(\cpu|Mux29~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~3 .lut_mask = 16'hC000;
defparam \cpu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \cpu|Mux29~1 (
// Equation(s):
// \cpu|Mux29~1_combout  = (\cpu|Mux29~3_combout  & ((\cpu|Add11~8_combout  & (!\cpu|Add11~2_combout )) # (!\cpu|Add11~8_combout  & ((\cpu|Mux29~0_combout ))))) # (!\cpu|Mux29~3_combout  & (((\cpu|Add11~2_combout ))))

	.dataa(\cpu|Add11~8_combout ),
	.datab(\cpu|Add11~2_combout ),
	.datac(\cpu|Mux29~0_combout ),
	.datad(\cpu|Mux29~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~1 .lut_mask = 16'h72CC;
defparam \cpu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \cpu|X[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[5] .is_wysiwyg = "true";
defparam \cpu|X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \cpu|processAluInput:temp[5]~1 (
// Equation(s):
// \cpu|processAluInput:temp[5]~1_combout  = (\cpu|X [5]) # (!\cpu|opcInfo [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|X [5]),
	.datad(\cpu|opcInfo [28]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[5]~1 .lut_mask = 16'hF0FF;
defparam \cpu|processAluInput:temp[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \cpu|T[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[5] .is_wysiwyg = "true";
defparam \cpu|T[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \cpu|processAluInput:temp[5]~2 (
// Equation(s):
// \cpu|processAluInput:temp[5]~2_combout  = (\cpu|opcInfo [26] & (\cpu|A [5] & ((\cpu|T [5]) # (!\cpu|opcInfo [31])))) # (!\cpu|opcInfo [26] & (((\cpu|T [5])) # (!\cpu|opcInfo [31])))

	.dataa(\cpu|opcInfo [26]),
	.datab(\cpu|opcInfo [31]),
	.datac(\cpu|T [5]),
	.datad(\cpu|A [5]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[5]~2 .lut_mask = 16'hF351;
defparam \cpu|processAluInput:temp[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[5]~0 (
// Equation(s):
// \cpu|processAluInput:temp[5]~0_combout  = (\cpu|opcInfo [29] & (\cpu|Y [5] & ((\cpu|S [5]) # (!\cpu|opcInfo [30])))) # (!\cpu|opcInfo [29] & (((\cpu|S [5])) # (!\cpu|opcInfo [30])))

	.dataa(\cpu|opcInfo [29]),
	.datab(\cpu|opcInfo [30]),
	.datac(\cpu|Y [5]),
	.datad(\cpu|S [5]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[5]~0 .lut_mask = 16'hF531;
defparam \cpu|processAluInput:temp[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \cpu|processAluInput:temp[5]~3 (
// Equation(s):
// \cpu|processAluInput:temp[5]~3_combout  = (\cpu|processAluInput:temp[5]~1_combout  & (!\cpu|opcInfo [33] & (\cpu|processAluInput:temp[5]~2_combout  & \cpu|processAluInput:temp[5]~0_combout )))

	.dataa(\cpu|processAluInput:temp[5]~1_combout ),
	.datab(\cpu|opcInfo [33]),
	.datac(\cpu|processAluInput:temp[5]~2_combout ),
	.datad(\cpu|processAluInput:temp[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[5]~3 .lut_mask = 16'h2000;
defparam \cpu|processAluInput:temp[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \cpu|Mux4~0 (
// Equation(s):
// \cpu|Mux4~0_combout  = (\cpu|Mux3~2_combout  & (\cpu|processAluInput:temp[4]~3_combout  & (\cpu|Mux3~1_combout ))) # (!\cpu|Mux3~2_combout  & (((\cpu|processAluInput:temp[5]~3_combout ) # (!\cpu|Mux3~1_combout ))))

	.dataa(\cpu|processAluInput:temp[4]~3_combout ),
	.datab(\cpu|Mux3~2_combout ),
	.datac(\cpu|Mux3~1_combout ),
	.datad(\cpu|processAluInput:temp[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~0 .lut_mask = 16'hB383;
defparam \cpu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \cpu|Mux4~1 (
// Equation(s):
// \cpu|Mux4~1_combout  = (\cpu|Mux3~0_combout  & ((\cpu|Mux4~0_combout  & ((\cpu|Add0~10_combout ))) # (!\cpu|Mux4~0_combout  & (\cpu|processAluInput:temp[3]~3_combout )))) # (!\cpu|Mux3~0_combout  & (((\cpu|Mux4~0_combout ))))

	.dataa(\cpu|processAluInput:temp[3]~3_combout ),
	.datab(\cpu|Mux3~0_combout ),
	.datac(\cpu|Mux4~0_combout ),
	.datad(\cpu|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~1 .lut_mask = 16'hF838;
defparam \cpu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \cpu|Mux13~4 (
// Equation(s):
// \cpu|Mux13~4_combout  = (\cpu|Mux17~0_combout  & (\cpu|A [4])) # (!\cpu|Mux17~0_combout  & (((\cpu|Mux17~1_combout  & \cpu|Add3~46_combout ))))

	.dataa(\cpu|A [4]),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|Mux17~1_combout ),
	.datad(\cpu|Add3~46_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~4 .lut_mask = 16'hB888;
defparam \cpu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \cpu|Mux13~5 (
// Equation(s):
// \cpu|Mux13~5_combout  = (\cpu|Mux17~4_combout  & (\cpu|Mux13~4_combout  $ (((\cpu|Mux13~6_combout  & \cpu|Mux4~1_combout ))))) # (!\cpu|Mux17~4_combout  & (((\cpu|Mux4~1_combout ))))

	.dataa(\cpu|Mux13~6_combout ),
	.datab(\cpu|Mux4~1_combout ),
	.datac(\cpu|Mux13~4_combout ),
	.datad(\cpu|Mux17~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~5 .lut_mask = 16'h78CC;
defparam \cpu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \cpu|processAlu:varZ~1 (
// Equation(s):
// \cpu|processAlu:varZ~1_combout  = (\cpu|Mux14~2_combout ) # ((\cpu|Mux13~5_combout ) # ((\cpu|Mux12~5_combout ) # (\cpu|Mux10~4_combout )))

	.dataa(\cpu|Mux14~2_combout ),
	.datab(\cpu|Mux13~5_combout ),
	.datac(\cpu|Mux12~5_combout ),
	.datad(\cpu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|processAlu:varZ~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAlu:varZ~1 .lut_mask = 16'hFFFE;
defparam \cpu|processAlu:varZ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \cpu|processAlu:varZ~2 (
// Equation(s):
// \cpu|processAlu:varZ~2_combout  = (!\cpu|Mux17~5_combout  & (\cpu|processAlu:varZ~0_combout  & (!\cpu|processAlu:varZ~1_combout  & !\cpu|Mux11~4_combout )))

	.dataa(\cpu|Mux17~5_combout ),
	.datab(\cpu|processAlu:varZ~0_combout ),
	.datac(\cpu|processAlu:varZ~1_combout ),
	.datad(\cpu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|processAlu:varZ~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAlu:varZ~2 .lut_mask = 16'h0004;
defparam \cpu|processAlu:varZ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \cpu|processAlu:varZ~3 (
// Equation(s):
// \cpu|processAlu:varZ~3_combout  = (\cpu|Equal0~0_combout  & ((\cpu|opcInfo [37] & ((\cpu|processAlu:varZ~2_combout ))) # (!\cpu|opcInfo [37] & (\cpu|Mux7~2_combout )))) # (!\cpu|Equal0~0_combout  & (((\cpu|processAlu:varZ~2_combout ))))

	.dataa(\cpu|Mux7~2_combout ),
	.datab(\cpu|Equal0~0_combout ),
	.datac(\cpu|opcInfo [37]),
	.datad(\cpu|processAlu:varZ~2_combout ),
	.cin(gnd),
	.combout(\cpu|processAlu:varZ~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAlu:varZ~3 .lut_mask = 16'hFB08;
defparam \cpu|processAlu:varZ~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \cpu|Z (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|processAlu:varZ~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Z~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Z .is_wysiwyg = "true";
defparam \cpu|Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \cpu|Mux7~0 (
// Equation(s):
// \cpu|Mux7~0_combout  = (\cpu|opcInfo [34] & (((\cpu|processAluInput:temp[2]~3_combout ) # (\cpu|opcInfo [36])))) # (!\cpu|opcInfo [34] & (\cpu|Z~q  & ((!\cpu|opcInfo [36]))))

	.dataa(\cpu|Z~q ),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|processAluInput:temp[2]~3_combout ),
	.datad(\cpu|opcInfo [36]),
	.cin(gnd),
	.combout(\cpu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \cpu|Mux7~1 (
// Equation(s):
// \cpu|Mux7~1_combout  = (\cpu|Mux7~0_combout  & (((\cpu|processAluInput:temp[0]~3_combout )) # (!\cpu|opcInfo [36]))) # (!\cpu|Mux7~0_combout  & (\cpu|opcInfo [36] & ((\cpu|Add0~4_combout ))))

	.dataa(\cpu|Mux7~0_combout ),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|Add0~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \cpu|Mux7~2 (
// Equation(s):
// \cpu|Mux7~2_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[1]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux7~1_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[1]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~2 .lut_mask = 16'hCFC0;
defparam \cpu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \cpu|Mux16~2 (
// Equation(s):
// \cpu|Mux16~2_combout  = (\cpu|Mux17~4_combout  & ((\cpu|Mux16~1_combout ))) # (!\cpu|Mux17~4_combout  & (\cpu|Mux7~2_combout ))

	.dataa(\cpu|Mux17~4_combout ),
	.datab(\cpu|Mux7~2_combout ),
	.datac(gnd),
	.datad(\cpu|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~2 .lut_mask = 16'hEE44;
defparam \cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \cpu|Mux23~0 (
// Equation(s):
// \cpu|Mux23~0_combout  = \cpu|Mux14~2_combout  $ (((\cpu|Mux19~0_combout  & ((\cpu|Mux16~2_combout ) # (\cpu|Mux15~2_combout )))))

	.dataa(\cpu|Mux16~2_combout ),
	.datab(\cpu|Mux19~0_combout ),
	.datac(\cpu|Mux15~2_combout ),
	.datad(\cpu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~0 .lut_mask = 16'h37C8;
defparam \cpu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \cpu|Add15~4 (
// Equation(s):
// \cpu|Add15~4_combout  = \cpu|opcInfo [38] $ (\cpu|Add15~3  $ (\cpu|Mux23~0_combout ))

	.dataa(\cpu|opcInfo [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Mux23~0_combout ),
	.cin(\cpu|Add15~3 ),
	.combout(\cpu|Add15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add15~4 .lut_mask = 16'hA55A;
defparam \cpu|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \cpu|Add15~6 (
// Equation(s):
// \cpu|Add15~6_combout  = (\cpu|Mux30~2_combout  & (\cpu|Mux23~0_combout )) # (!\cpu|Mux30~2_combout  & ((\cpu|Add15~4_combout )))

	.dataa(\cpu|Mux23~0_combout ),
	.datab(gnd),
	.datac(\cpu|Mux30~2_combout ),
	.datad(\cpu|Add15~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add15~6 .lut_mask = 16'hAFA0;
defparam \cpu|Add15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N5
dffeas \cpu|X[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[3] .is_wysiwyg = "true";
defparam \cpu|X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \cpu|processAluInput:temp[3]~2 (
// Equation(s):
// \cpu|processAluInput:temp[3]~2_combout  = (!\cpu|opcInfo [33] & ((\cpu|X [3]) # (!\cpu|opcInfo [28])))

	.dataa(gnd),
	.datab(\cpu|opcInfo [28]),
	.datac(\cpu|X [3]),
	.datad(\cpu|opcInfo [33]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[3]~2 .lut_mask = 16'h00F3;
defparam \cpu|processAluInput:temp[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \cpu|processAluInput:temp[3]~0 (
// Equation(s):
// \cpu|processAluInput:temp[3]~0_combout  = (\cpu|Y [3] & (((\cpu|S [3]) # (!\cpu|opcInfo [30])))) # (!\cpu|Y [3] & (!\cpu|opcInfo [29] & ((\cpu|S [3]) # (!\cpu|opcInfo [30]))))

	.dataa(\cpu|Y [3]),
	.datab(\cpu|opcInfo [29]),
	.datac(\cpu|opcInfo [30]),
	.datad(\cpu|S [3]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[3]~0 .lut_mask = 16'hBB0B;
defparam \cpu|processAluInput:temp[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \cpu_data_in[3]~23 (
// Equation(s):
// \cpu_data_in[3]~23_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[3]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[3]~23 .lut_mask = 16'hF000;
defparam \cpu_data_in[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \cpu|T[3]~feeder (
// Equation(s):
// \cpu|T[3]~feeder_combout  = \cpu_data_in[3]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_data_in[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|T[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|T[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|T[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \cpu|T[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|T[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[3] .is_wysiwyg = "true";
defparam \cpu|T[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \cpu|processAluInput:temp[3]~1 (
// Equation(s):
// \cpu|processAluInput:temp[3]~1_combout  = (\cpu|A [3] & ((\cpu|T [3]) # ((!\cpu|opcInfo [31])))) # (!\cpu|A [3] & (!\cpu|opcInfo [26] & ((\cpu|T [3]) # (!\cpu|opcInfo [31]))))

	.dataa(\cpu|A [3]),
	.datab(\cpu|T [3]),
	.datac(\cpu|opcInfo [31]),
	.datad(\cpu|opcInfo [26]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[3]~1 .lut_mask = 16'h8ACF;
defparam \cpu|processAluInput:temp[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[3]~3 (
// Equation(s):
// \cpu|processAluInput:temp[3]~3_combout  = (\cpu|processAluInput:temp[3]~2_combout  & (\cpu|processAluInput:temp[3]~0_combout  & \cpu|processAluInput:temp[3]~1_combout ))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[3]~2_combout ),
	.datac(\cpu|processAluInput:temp[3]~0_combout ),
	.datad(\cpu|processAluInput:temp[3]~1_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[3]~3 .lut_mask = 16'hC000;
defparam \cpu|processAluInput:temp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = \cpu|opcInfo [40] $ (((\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[3]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux5~4_combout )))))

	.dataa(\cpu|Mux5~0_combout ),
	.datab(\cpu|opcInfo [40]),
	.datac(\cpu|processAluInput:temp[3]~3_combout ),
	.datad(\cpu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~0 .lut_mask = 16'h396C;
defparam \cpu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \cpu|Add2~14 (
// Equation(s):
// \cpu|Add2~14_combout  = !\cpu|Add2~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add2~13 ),
	.combout(\cpu|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~14 .lut_mask = 16'h0F0F;
defparam \cpu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \cpu|Mux19~1 (
// Equation(s):
// \cpu|Mux19~1_combout  = (!\cpu|Mux19~0_combout ) # (!\cpu|Add2~14_combout )

	.dataa(gnd),
	.datab(\cpu|Add2~14_combout ),
	.datac(gnd),
	.datad(\cpu|Mux19~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~1 .lut_mask = 16'h33FF;
defparam \cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \cpu|A[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|A[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|A[4] .is_wysiwyg = "true";
defparam \cpu|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \cpu_data_in[4]~24 (
// Equation(s):
// \cpu_data_in[4]~24_combout  = (\cpu_data_in[0]~5_combout  & \cpu_data_in[4]~14_combout )

	.dataa(gnd),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(gnd),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[4]~24 .lut_mask = 16'hCC00;
defparam \cpu_data_in[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \cpu|T[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[4]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[4] .is_wysiwyg = "true";
defparam \cpu|T[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \cpu|processAluInput:temp[4]~2 (
// Equation(s):
// \cpu|processAluInput:temp[4]~2_combout  = (\cpu|opcInfo [27] & (\cpu|A [4] & ((\cpu|T [4]) # (!\cpu|opcInfo [31])))) # (!\cpu|opcInfo [27] & (((\cpu|T [4])) # (!\cpu|opcInfo [31])))

	.dataa(\cpu|opcInfo [27]),
	.datab(\cpu|opcInfo [31]),
	.datac(\cpu|A [4]),
	.datad(\cpu|T [4]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[4]~2 .lut_mask = 16'hF531;
defparam \cpu|processAluInput:temp[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \cpu|processAluInput:temp[4]~0 (
// Equation(s):
// \cpu|processAluInput:temp[4]~0_combout  = (\cpu|Y [4] & ((\cpu|X [4]) # ((!\cpu|opcInfo [28])))) # (!\cpu|Y [4] & (!\cpu|opcInfo [29] & ((\cpu|X [4]) # (!\cpu|opcInfo [28]))))

	.dataa(\cpu|Y [4]),
	.datab(\cpu|X [4]),
	.datac(\cpu|opcInfo [28]),
	.datad(\cpu|opcInfo [29]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[4]~0 .lut_mask = 16'h8ACF;
defparam \cpu|processAluInput:temp[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \cpu|processAluInput:temp[4]~1 (
// Equation(s):
// \cpu|processAluInput:temp[4]~1_combout  = (\cpu|A [4] & (((\cpu|S [4]) # (!\cpu|opcInfo [30])))) # (!\cpu|A [4] & (!\cpu|opcInfo [26] & ((\cpu|S [4]) # (!\cpu|opcInfo [30]))))

	.dataa(\cpu|A [4]),
	.datab(\cpu|opcInfo [26]),
	.datac(\cpu|opcInfo [30]),
	.datad(\cpu|S [4]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[4]~1 .lut_mask = 16'hBB0B;
defparam \cpu|processAluInput:temp[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[4]~3 (
// Equation(s):
// \cpu|processAluInput:temp[4]~3_combout  = (\cpu|processAluInput:temp[4]~2_combout  & (\cpu|processAluInput:temp[4]~0_combout  & (!\cpu|opcInfo [33] & \cpu|processAluInput:temp[4]~1_combout )))

	.dataa(\cpu|processAluInput:temp[4]~2_combout ),
	.datab(\cpu|processAluInput:temp[4]~0_combout ),
	.datac(\cpu|opcInfo [33]),
	.datad(\cpu|processAluInput:temp[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[4]~3 .lut_mask = 16'h0800;
defparam \cpu|processAluInput:temp[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \cpu|Add16~0 (
// Equation(s):
// \cpu|Add16~0_combout  = (((!\cpu|processAluInput:temp[5]~0_combout ) # (!\cpu|processAluInput:temp[5]~2_combout )) # (!\cpu|processAluInput:temp[5]~1_combout )) # (!\cpu|processAluInput:temp[4]~3_combout )

	.dataa(\cpu|processAluInput:temp[4]~3_combout ),
	.datab(\cpu|processAluInput:temp[5]~1_combout ),
	.datac(\cpu|processAluInput:temp[5]~2_combout ),
	.datad(\cpu|processAluInput:temp[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add16~0 .lut_mask = 16'h7FFF;
defparam \cpu|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \cpu|LessThan3~0 (
// Equation(s):
// \cpu|LessThan3~0_combout  = (\cpu|processAluInput:temp[4]~3_combout  & (!\cpu|processAluInput:temp[5]~3_combout  & (\cpu|processAluInput:temp[6]~3_combout  $ (!\cpu|Add16~0_combout )))) # (!\cpu|processAluInput:temp[4]~3_combout  & 
// (\cpu|processAluInput:temp[5]~3_combout  & (\cpu|processAluInput:temp[6]~3_combout  $ (!\cpu|Add16~0_combout ))))

	.dataa(\cpu|processAluInput:temp[4]~3_combout ),
	.datab(\cpu|processAluInput:temp[6]~3_combout ),
	.datac(\cpu|Add16~0_combout ),
	.datad(\cpu|processAluInput:temp[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan3~0 .lut_mask = 16'h4182;
defparam \cpu|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \cpu|LessThan3~1 (
// Equation(s):
// \cpu|LessThan3~1_combout  = (\cpu|processAluInput:temp[7]~3_combout ) # ((\cpu|LessThan3~0_combout ) # ((!\cpu|Add16~0_combout  & \cpu|processAluInput:temp[6]~3_combout )))

	.dataa(\cpu|processAluInput:temp[7]~3_combout ),
	.datab(\cpu|Add16~0_combout ),
	.datac(\cpu|processAluInput:temp[6]~3_combout ),
	.datad(\cpu|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\cpu|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan3~1 .lut_mask = 16'hFFBA;
defparam \cpu|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \cpu|C~1 (
// Equation(s):
// \cpu|C~1_combout  = (\cpu|Mux28~1_combout  & (\cpu|LessThan3~1_combout  & (\cpu|D~q  & \cpu|opcInfo [38])))

	.dataa(\cpu|Mux28~1_combout ),
	.datab(\cpu|LessThan3~1_combout ),
	.datac(\cpu|D~q ),
	.datad(\cpu|opcInfo [38]),
	.cin(gnd),
	.combout(\cpu|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~1 .lut_mask = 16'h8000;
defparam \cpu|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \cpu|C~3 (
// Equation(s):
// \cpu|C~3_combout  = (\cpu|D~q  & (\cpu|opcInfo [39] & (\cpu|opcInfo [40] $ (!\cpu|opcInfo [38]))))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|D~q ),
	.datac(\cpu|opcInfo [39]),
	.datad(\cpu|opcInfo [38]),
	.cin(gnd),
	.combout(\cpu|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~3 .lut_mask = 16'h8040;
defparam \cpu|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \cpu|Equal3~0 (
// Equation(s):
// \cpu|Equal3~0_combout  = (\cpu|opcInfo [40] & (\cpu|opcInfo [38] & \cpu|opcInfo [39]))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|opcInfo [38]),
	.datac(\cpu|opcInfo [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal3~0 .lut_mask = 16'h8080;
defparam \cpu|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \cpu|C~2 (
// Equation(s):
// \cpu|C~2_combout  = (\cpu|Equal3~0_combout  & (\cpu|processAluInput:temp[7]~3_combout )) # (!\cpu|Equal3~0_combout  & ((\cpu|Add11~8_combout )))

	.dataa(\cpu|Equal3~0_combout ),
	.datab(\cpu|processAluInput:temp[7]~3_combout ),
	.datac(gnd),
	.datad(\cpu|Add11~8_combout ),
	.cin(gnd),
	.combout(\cpu|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~2 .lut_mask = 16'hDD88;
defparam \cpu|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \cpu|LessThan1~0 (
// Equation(s):
// \cpu|LessThan1~0_combout  = (\cpu|Add11~8_combout ) # ((\cpu|Add11~6_combout  & ((\cpu|Add11~4_combout ) # (\cpu|Add11~2_combout ))))

	.dataa(\cpu|Add11~8_combout ),
	.datab(\cpu|Add11~4_combout ),
	.datac(\cpu|Add11~2_combout ),
	.datad(\cpu|Add11~6_combout ),
	.cin(gnd),
	.combout(\cpu|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LessThan1~0 .lut_mask = 16'hFEAA;
defparam \cpu|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \cpu|C~4 (
// Equation(s):
// \cpu|C~4_combout  = (\cpu|C~3_combout  & (!\cpu|opcInfo [38] & ((\cpu|C~2_combout ) # (\cpu|LessThan1~0_combout )))) # (!\cpu|C~3_combout  & (((\cpu|C~2_combout ))))

	.dataa(\cpu|opcInfo [38]),
	.datab(\cpu|C~3_combout ),
	.datac(\cpu|C~2_combout ),
	.datad(\cpu|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\cpu|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~4 .lut_mask = 16'h7470;
defparam \cpu|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \cpu|C~5 (
// Equation(s):
// \cpu|C~5_combout  = (\cpu|C~0_combout  & ((\cpu|C~1_combout ) # ((\cpu|C~4_combout )))) # (!\cpu|C~0_combout  & (((\cpu|C~q ))))

	.dataa(\cpu|C~0_combout ),
	.datab(\cpu|C~1_combout ),
	.datac(\cpu|C~q ),
	.datad(\cpu|C~4_combout ),
	.cin(gnd),
	.combout(\cpu|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|C~5 .lut_mask = 16'hFAD8;
defparam \cpu|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \cpu|C (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|C~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|C .is_wysiwyg = "true";
defparam \cpu|C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \cpu|Add0~3 (
// Equation(s):
// \cpu|Add0~3_combout  = (\cpu|opcInfo [37] & \cpu|C~q )

	.dataa(\cpu|opcInfo [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|C~q ),
	.cin(gnd),
	.combout(\cpu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~3 .lut_mask = 16'hAA00;
defparam \cpu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \cpu|Add0~2 (
// Equation(s):
// \cpu|Add0~2_combout  = (\cpu|opcInfo [37] & (((\cpu|C~q )))) # (!\cpu|opcInfo [37] & (!\cpu|opcInfo [33] & ((\cpu|processAluInput:temp[0]~4_combout ))))

	.dataa(\cpu|opcInfo [33]),
	.datab(\cpu|C~q ),
	.datac(\cpu|opcInfo [37]),
	.datad(\cpu|processAluInput:temp[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~2 .lut_mask = 16'hC5C0;
defparam \cpu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \cpu|Mux8~0 (
// Equation(s):
// \cpu|Mux8~0_combout  = (\cpu|opcInfo [36] & (((\cpu|opcInfo [34]) # (\cpu|Add0~0_combout )))) # (!\cpu|opcInfo [36] & (\cpu|Add0~2_combout  & (!\cpu|opcInfo [34])))

	.dataa(\cpu|Add0~2_combout ),
	.datab(\cpu|opcInfo [36]),
	.datac(\cpu|opcInfo [34]),
	.datad(\cpu|Add0~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~0 .lut_mask = 16'hCEC2;
defparam \cpu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \cpu|Mux8~1 (
// Equation(s):
// \cpu|Mux8~1_combout  = (\cpu|opcInfo [34] & ((\cpu|Mux8~0_combout  & ((\cpu|Add0~3_combout ))) # (!\cpu|Mux8~0_combout  & (\cpu|processAluInput:temp[1]~3_combout )))) # (!\cpu|opcInfo [34] & (((\cpu|Mux8~0_combout ))))

	.dataa(\cpu|processAluInput:temp[1]~3_combout ),
	.datab(\cpu|Add0~3_combout ),
	.datac(\cpu|opcInfo [34]),
	.datad(\cpu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~1 .lut_mask = 16'hCFA0;
defparam \cpu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \cpu|Mux8~2 (
// Equation(s):
// \cpu|Mux8~2_combout  = (\cpu|opcInfo [35] & (\cpu|processAluInput:temp[0]~3_combout )) # (!\cpu|opcInfo [35] & ((\cpu|Mux8~1_combout )))

	.dataa(gnd),
	.datab(\cpu|opcInfo [35]),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~2 .lut_mask = 16'hF3C0;
defparam \cpu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \cpu|RESULT~0 (
// Equation(s):
// \cpu|RESULT~0_combout  = (\cpu|A [0] & ((\cpu|opcInfo [35] & ((\cpu|processAluInput:temp[0]~3_combout ))) # (!\cpu|opcInfo [35] & (\cpu|Mux8~1_combout ))))

	.dataa(\cpu|Mux8~1_combout ),
	.datab(\cpu|processAluInput:temp[0]~3_combout ),
	.datac(\cpu|A [0]),
	.datad(\cpu|opcInfo [35]),
	.cin(gnd),
	.combout(\cpu|RESULT~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|RESULT~0 .lut_mask = 16'hC0A0;
defparam \cpu|RESULT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \cpu|Mux17~2 (
// Equation(s):
// \cpu|Mux17~2_combout  = (\cpu|Mux17~1_combout  & ((\cpu|Mux17~0_combout ) # ((\cpu|Add3~10_combout )))) # (!\cpu|Mux17~1_combout  & (!\cpu|Mux17~0_combout  & ((\cpu|RESULT~0_combout ))))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|Add3~10_combout ),
	.datad(\cpu|RESULT~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \cpu|Mux17~3 (
// Equation(s):
// \cpu|Mux17~3_combout  = (\cpu|Mux17~0_combout  & ((\cpu|Mux8~2_combout  & ((!\cpu|Mux17~2_combout ) # (!\cpu|A [0]))) # (!\cpu|Mux8~2_combout  & (\cpu|A [0])))) # (!\cpu|Mux17~0_combout  & (((\cpu|Mux17~2_combout ))))

	.dataa(\cpu|Mux8~2_combout ),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|A [0]),
	.datad(\cpu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~3 .lut_mask = 16'h7BC8;
defparam \cpu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \cpu|Mux17~5 (
// Equation(s):
// \cpu|Mux17~5_combout  = (\cpu|Mux17~4_combout  & ((\cpu|Mux17~3_combout ))) # (!\cpu|Mux17~4_combout  & (\cpu|Mux8~2_combout ))

	.dataa(\cpu|Mux8~2_combout ),
	.datab(\cpu|Mux17~4_combout ),
	.datac(\cpu|Mux17~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~5 .lut_mask = 16'hE2E2;
defparam \cpu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \cpu|S[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[0]~feeder_combout ),
	.asdata(\cpu|Mux17~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[0] .is_wysiwyg = "true";
defparam \cpu|S[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \cpu|S[1]~15 (
// Equation(s):
// \cpu|S[1]~15_combout  = (\cpu|S [1] & ((\cpu|opcInfo [20] & (!\cpu|S[0]~9 )) # (!\cpu|opcInfo [20] & (\cpu|S[0]~9  & VCC)))) # (!\cpu|S [1] & ((\cpu|opcInfo [20] & ((\cpu|S[0]~9 ) # (GND))) # (!\cpu|opcInfo [20] & (!\cpu|S[0]~9 ))))
// \cpu|S[1]~16  = CARRY((\cpu|S [1] & (\cpu|opcInfo [20] & !\cpu|S[0]~9 )) # (!\cpu|S [1] & ((\cpu|opcInfo [20]) # (!\cpu|S[0]~9 ))))

	.dataa(\cpu|S [1]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[0]~9 ),
	.combout(\cpu|S[1]~15_combout ),
	.cout(\cpu|S[1]~16 ));
// synopsys translate_off
defparam \cpu|S[1]~15 .lut_mask = 16'h694D;
defparam \cpu|S[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y43_N11
dffeas \cpu|S[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[1]~15_combout ),
	.asdata(\cpu|Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[1] .is_wysiwyg = "true";
defparam \cpu|S[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \cpu|S[2]~17 (
// Equation(s):
// \cpu|S[2]~17_combout  = ((\cpu|S [2] $ (\cpu|opcInfo [20] $ (\cpu|S[1]~16 )))) # (GND)
// \cpu|S[2]~18  = CARRY((\cpu|S [2] & ((!\cpu|S[1]~16 ) # (!\cpu|opcInfo [20]))) # (!\cpu|S [2] & (!\cpu|opcInfo [20] & !\cpu|S[1]~16 )))

	.dataa(\cpu|S [2]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[1]~16 ),
	.combout(\cpu|S[2]~17_combout ),
	.cout(\cpu|S[2]~18 ));
// synopsys translate_off
defparam \cpu|S[2]~17 .lut_mask = 16'h962B;
defparam \cpu|S[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \cpu|S[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[2]~17_combout ),
	.asdata(\cpu|Add15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[2] .is_wysiwyg = "true";
defparam \cpu|S[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \cpu|S[3]~19 (
// Equation(s):
// \cpu|S[3]~19_combout  = (\cpu|opcInfo [20] & ((\cpu|S [3] & (!\cpu|S[2]~18 )) # (!\cpu|S [3] & ((\cpu|S[2]~18 ) # (GND))))) # (!\cpu|opcInfo [20] & ((\cpu|S [3] & (\cpu|S[2]~18  & VCC)) # (!\cpu|S [3] & (!\cpu|S[2]~18 ))))
// \cpu|S[3]~20  = CARRY((\cpu|opcInfo [20] & ((!\cpu|S[2]~18 ) # (!\cpu|S [3]))) # (!\cpu|opcInfo [20] & (!\cpu|S [3] & !\cpu|S[2]~18 )))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|S [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[2]~18 ),
	.combout(\cpu|S[3]~19_combout ),
	.cout(\cpu|S[3]~20 ));
// synopsys translate_off
defparam \cpu|S[3]~19 .lut_mask = 16'h692B;
defparam \cpu|S[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y43_N15
dffeas \cpu|S[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[3]~19_combout ),
	.asdata(\cpu|Add15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[3] .is_wysiwyg = "true";
defparam \cpu|S[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \cpu|S[4]~21 (
// Equation(s):
// \cpu|S[4]~21_combout  = ((\cpu|S [4] $ (\cpu|opcInfo [20] $ (\cpu|S[3]~20 )))) # (GND)
// \cpu|S[4]~22  = CARRY((\cpu|S [4] & ((!\cpu|S[3]~20 ) # (!\cpu|opcInfo [20]))) # (!\cpu|S [4] & (!\cpu|opcInfo [20] & !\cpu|S[3]~20 )))

	.dataa(\cpu|S [4]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[3]~20 ),
	.combout(\cpu|S[4]~21_combout ),
	.cout(\cpu|S[4]~22 ));
// synopsys translate_off
defparam \cpu|S[4]~21 .lut_mask = 16'h962B;
defparam \cpu|S[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \cpu|S[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[4]~21_combout ),
	.asdata(\cpu|Add11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[4] .is_wysiwyg = "true";
defparam \cpu|S[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \cpu|S[5]~23 (
// Equation(s):
// \cpu|S[5]~23_combout  = (\cpu|S [5] & ((\cpu|opcInfo [20] & (!\cpu|S[4]~22 )) # (!\cpu|opcInfo [20] & (\cpu|S[4]~22  & VCC)))) # (!\cpu|S [5] & ((\cpu|opcInfo [20] & ((\cpu|S[4]~22 ) # (GND))) # (!\cpu|opcInfo [20] & (!\cpu|S[4]~22 ))))
// \cpu|S[5]~24  = CARRY((\cpu|S [5] & (\cpu|opcInfo [20] & !\cpu|S[4]~22 )) # (!\cpu|S [5] & ((\cpu|opcInfo [20]) # (!\cpu|S[4]~22 ))))

	.dataa(\cpu|S [5]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|S[4]~22 ),
	.combout(\cpu|S[5]~23_combout ),
	.cout(\cpu|S[5]~24 ));
// synopsys translate_off
defparam \cpu|S[5]~23 .lut_mask = 16'h694D;
defparam \cpu|S[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \cpu|S[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[5]~23_combout ),
	.asdata(\cpu|Mux29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[5] .is_wysiwyg = "true";
defparam \cpu|S[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \cpu|S[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|S[6]~25_combout ),
	.asdata(\cpu|Mux28~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|S~10_combout ),
	.ena(\cpu|S[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|S [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|S[6] .is_wysiwyg = "true";
defparam \cpu|S[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \cpu|processAluInput:temp[6]~0 (
// Equation(s):
// \cpu|processAluInput:temp[6]~0_combout  = (\cpu|opcInfo [29] & (\cpu|Y [6] & ((\cpu|S [6]) # (!\cpu|opcInfo [30])))) # (!\cpu|opcInfo [29] & (((\cpu|S [6])) # (!\cpu|opcInfo [30])))

	.dataa(\cpu|opcInfo [29]),
	.datab(\cpu|opcInfo [30]),
	.datac(\cpu|Y [6]),
	.datad(\cpu|S [6]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[6]~0 .lut_mask = 16'hF531;
defparam \cpu|processAluInput:temp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \cpu|processAluInput:temp[6]~2 (
// Equation(s):
// \cpu|processAluInput:temp[6]~2_combout  = (!\cpu|opcInfo [33] & ((\cpu|X [6]) # (!\cpu|opcInfo [28])))

	.dataa(gnd),
	.datab(\cpu|opcInfo [28]),
	.datac(\cpu|X [6]),
	.datad(\cpu|opcInfo [33]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[6]~2 .lut_mask = 16'h00F3;
defparam \cpu|processAluInput:temp[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \cpu|T[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[6] .is_wysiwyg = "true";
defparam \cpu|T[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \cpu|processAluInput:temp[6]~1 (
// Equation(s):
// \cpu|processAluInput:temp[6]~1_combout  = (\cpu|opcInfo [31] & (\cpu|T [6] & ((\cpu|A [6]) # (!\cpu|opcInfo [26])))) # (!\cpu|opcInfo [31] & (((\cpu|A [6]) # (!\cpu|opcInfo [26]))))

	.dataa(\cpu|opcInfo [31]),
	.datab(\cpu|T [6]),
	.datac(\cpu|opcInfo [26]),
	.datad(\cpu|A [6]),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[6]~1 .lut_mask = 16'hDD0D;
defparam \cpu|processAluInput:temp[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \cpu|processAluInput:temp[6]~3 (
// Equation(s):
// \cpu|processAluInput:temp[6]~3_combout  = (\cpu|processAluInput:temp[6]~0_combout  & (\cpu|processAluInput:temp[6]~2_combout  & \cpu|processAluInput:temp[6]~1_combout ))

	.dataa(\cpu|processAluInput:temp[6]~0_combout ),
	.datab(gnd),
	.datac(\cpu|processAluInput:temp[6]~2_combout ),
	.datad(\cpu|processAluInput:temp[6]~1_combout ),
	.cin(gnd),
	.combout(\cpu|processAluInput:temp[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|processAluInput:temp[6]~3 .lut_mask = 16'hA000;
defparam \cpu|processAluInput:temp[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout )))) # (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & 
// (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  $ (!\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~0 .lut_mask = 16'h0854;
defparam \cpu|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \cpu|Mux39~1 (
// Equation(s):
// \cpu|Mux39~1_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))) # (!\cpu|nextOpcInfo[41]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & 
// \cpu|Mux39~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|Mux39~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~1 .lut_mask = 16'hC1C0;
defparam \cpu|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \cpu|Mux39~2 (
// Equation(s):
// \cpu|Mux39~2_combout  = (\cpu|Mux69~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|Mux39~1_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux39~1_combout ),
	.datad(\cpu|Mux69~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~2 .lut_mask = 16'hFFC0;
defparam \cpu|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \cpu|opcInfo[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux39~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[5] .is_wysiwyg = "true";
defparam \cpu|opcInfo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \cpu|V~0 (
// Equation(s):
// \cpu|V~0_combout  = (!\c_g0|phase0~q  & (\cpu|updateRegisters~2_combout  & \cpu|opcInfo [5]))

	.dataa(\c_g0|phase0~q ),
	.datab(\cpu|updateRegisters~2_combout ),
	.datac(\cpu|opcInfo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|V~0 .lut_mask = 16'h4040;
defparam \cpu|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \cpu|V~1 (
// Equation(s):
// \cpu|V~1_combout  = (!\cpu|Mux28~0_combout  & (\cpu|processAluInput:temp[6]~3_combout  $ (((\cpu|processAluInput:temp[7]~3_combout  & \cpu|Equal3~0_combout )))))

	.dataa(\cpu|processAluInput:temp[7]~3_combout ),
	.datab(\cpu|Mux28~0_combout ),
	.datac(\cpu|Equal3~0_combout ),
	.datad(\cpu|processAluInput:temp[6]~3_combout ),
	.cin(gnd),
	.combout(\cpu|V~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|V~1 .lut_mask = 16'h1320;
defparam \cpu|V~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \cpu|Mux26~0 (
// Equation(s):
// \cpu|Mux26~0_combout  = \cpu|opcInfo [40] $ (\cpu|Mux1~2_combout  $ (\cpu|Add11~6_combout ))

	.dataa(\cpu|opcInfo [40]),
	.datab(gnd),
	.datac(\cpu|Mux1~2_combout ),
	.datad(\cpu|Add11~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~0 .lut_mask = 16'hA55A;
defparam \cpu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \cpu|V~2 (
// Equation(s):
// \cpu|V~2_combout  = (\cpu|Mux28~0_combout  & (\cpu|Mux26~0_combout  & (\cpu|A [7] $ (\cpu|Add11~6_combout ))))

	.dataa(\cpu|A [7]),
	.datab(\cpu|Mux28~0_combout ),
	.datac(\cpu|Add11~6_combout ),
	.datad(\cpu|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|V~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|V~2 .lut_mask = 16'h4800;
defparam \cpu|V~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \cpu|V~3 (
// Equation(s):
// \cpu|V~3_combout  = (\cpu|V~0_combout  & ((\cpu|V~1_combout ) # ((\cpu|V~2_combout )))) # (!\cpu|V~0_combout  & (((\cpu|V~q ))))

	.dataa(\cpu|V~0_combout ),
	.datab(\cpu|V~1_combout ),
	.datac(\cpu|V~q ),
	.datad(\cpu|V~2_combout ),
	.cin(gnd),
	.combout(\cpu|V~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|V~3 .lut_mask = 16'hFAD8;
defparam \cpu|V~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \cpu|V (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|V~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|V~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|V .is_wysiwyg = "true";
defparam \cpu|V .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \cpu|Mux2~0 (
// Equation(s):
// \cpu|Mux2~0_combout  = (\cpu|opcInfo [36] & (\cpu|opcInfo [34])) # (!\cpu|opcInfo [36] & ((\cpu|opcInfo [34] & ((\cpu|processAluInput:temp[7]~3_combout ))) # (!\cpu|opcInfo [34] & (\cpu|V~q ))))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|opcInfo [34]),
	.datac(\cpu|V~q ),
	.datad(\cpu|processAluInput:temp[7]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \cpu|Mux2~1 (
// Equation(s):
// \cpu|Mux2~1_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux2~0_combout  & (\cpu|processAluInput:temp[5]~3_combout )) # (!\cpu|Mux2~0_combout  & ((\cpu|Add0~14_combout ))))) # (!\cpu|opcInfo [36] & (((\cpu|Mux2~0_combout ))))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|processAluInput:temp[5]~3_combout ),
	.datac(\cpu|Mux2~0_combout ),
	.datad(\cpu|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \cpu|Mux2~2 (
// Equation(s):
// \cpu|Mux2~2_combout  = (\cpu|Mux5~0_combout  & (\cpu|processAluInput:temp[6]~3_combout )) # (!\cpu|Mux5~0_combout  & ((\cpu|Mux2~1_combout )))

	.dataa(gnd),
	.datab(\cpu|processAluInput:temp[6]~3_combout ),
	.datac(\cpu|Mux5~0_combout ),
	.datad(\cpu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~2 .lut_mask = 16'hCFC0;
defparam \cpu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \cpu|Mux2~3 (
// Equation(s):
// \cpu|Mux2~3_combout  = (\cpu|opcInfo [36] & ((\cpu|Mux2~0_combout  & ((\cpu|processAluInput:temp[5]~3_combout ))) # (!\cpu|Mux2~0_combout  & (\cpu|Add0~14_combout )))) # (!\cpu|opcInfo [36] & (((\cpu|Mux2~0_combout ))))

	.dataa(\cpu|opcInfo [36]),
	.datab(\cpu|Add0~14_combout ),
	.datac(\cpu|Mux2~0_combout ),
	.datad(\cpu|processAluInput:temp[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~3 .lut_mask = 16'hF858;
defparam \cpu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \cpu|Mux11~1 (
// Equation(s):
// \cpu|Mux11~1_combout  = ((\cpu|Mux5~0_combout  & (!\cpu|processAluInput:temp[6]~3_combout )) # (!\cpu|Mux5~0_combout  & ((!\cpu|Mux2~3_combout )))) # (!\cpu|Mux17~1_combout )

	.dataa(\cpu|processAluInput:temp[6]~3_combout ),
	.datab(\cpu|Mux5~0_combout ),
	.datac(\cpu|Mux17~1_combout ),
	.datad(\cpu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~1 .lut_mask = 16'h4F7F;
defparam \cpu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \cpu|Mux11~2 (
// Equation(s):
// \cpu|Mux11~2_combout  = (\cpu|Mux17~0_combout  & (\cpu|A [6] $ (((\cpu|Mux17~1_combout  & !\cpu|Mux11~1_combout ))))) # (!\cpu|Mux17~0_combout  & (\cpu|Mux17~1_combout ))

	.dataa(\cpu|Mux17~1_combout ),
	.datab(\cpu|A [6]),
	.datac(\cpu|Mux17~0_combout ),
	.datad(\cpu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~2 .lut_mask = 16'hCA6A;
defparam \cpu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \cpu|Mux11~3 (
// Equation(s):
// \cpu|Mux11~3_combout  = (\cpu|Mux2~2_combout  & ((\cpu|Mux11~0_combout ) # ((\cpu|Mux11~2_combout )))) # (!\cpu|Mux2~2_combout  & (((\cpu|Mux17~4_combout  & \cpu|Mux11~2_combout ))))

	.dataa(\cpu|Mux11~0_combout ),
	.datab(\cpu|Mux2~2_combout ),
	.datac(\cpu|Mux17~4_combout ),
	.datad(\cpu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~3 .lut_mask = 16'hFC88;
defparam \cpu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \cpu|Mux11~4 (
// Equation(s):
// \cpu|Mux11~4_combout  = (\cpu|Mux11~3_combout  & ((\cpu|Mux17~0_combout ) # ((\cpu|Mux11~0_combout ) # (\cpu|Add3~50_combout ))))

	.dataa(\cpu|Mux17~0_combout ),
	.datab(\cpu|Mux11~0_combout ),
	.datac(\cpu|Mux11~3_combout ),
	.datad(\cpu|Add3~50_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~4 .lut_mask = 16'hF0E0;
defparam \cpu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \cpu|Mux28~4 (
// Equation(s):
// \cpu|Mux28~4_combout  = \cpu|Mux28~1_combout  $ (\cpu|Add11~2_combout  $ (\cpu|Add11~4_combout ))

	.dataa(\cpu|Mux28~1_combout ),
	.datab(\cpu|Add11~2_combout ),
	.datac(gnd),
	.datad(\cpu|Add11~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~4 .lut_mask = 16'h9966;
defparam \cpu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \cpu|Mux28~3 (
// Equation(s):
// \cpu|Mux28~3_combout  = ((!\cpu|Mux28~1_combout  & ((\cpu|Add11~8_combout ) # (!\cpu|Mux28~0_combout )))) # (!\cpu|D~q )

	.dataa(\cpu|Mux28~1_combout ),
	.datab(\cpu|D~q ),
	.datac(\cpu|Add11~8_combout ),
	.datad(\cpu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~3 .lut_mask = 16'h7377;
defparam \cpu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \cpu|Mux28~2 (
// Equation(s):
// \cpu|Mux28~2_combout  = (\cpu|Mux28~1_combout  & ((\cpu|opcInfo [40] & (!\cpu|LessThan3~1_combout )) # (!\cpu|opcInfo [40] & ((!\cpu|LessThan1~0_combout )))))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|LessThan3~1_combout ),
	.datac(\cpu|Mux28~1_combout ),
	.datad(\cpu|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~2 .lut_mask = 16'h2070;
defparam \cpu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \cpu|Mux28~5 (
// Equation(s):
// \cpu|Mux28~5_combout  = (\cpu|Mux28~3_combout  & (\cpu|Add11~4_combout )) # (!\cpu|Mux28~3_combout  & ((\cpu|Mux28~2_combout  & (\cpu|Add11~4_combout )) # (!\cpu|Mux28~2_combout  & ((\cpu|Mux28~4_combout )))))

	.dataa(\cpu|Add11~4_combout ),
	.datab(\cpu|Mux28~4_combout ),
	.datac(\cpu|Mux28~3_combout ),
	.datad(\cpu|Mux28~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~5 .lut_mask = 16'hAAAC;
defparam \cpu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \cpu|X[6]~feeder (
// Equation(s):
// \cpu|X[6]~feeder_combout  = \cpu|Mux28~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|Mux28~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|X[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|X[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|X[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \cpu|X[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|X[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[6] .is_wysiwyg = "true";
defparam \cpu|X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \cpu|Add20~6 (
// Equation(s):
// \cpu|Add20~6_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & ((\cpu|Y [6]))) # (!\cpu|opcInfo [19] & (\cpu|myAddr [6]))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Y [6]),
	.cin(gnd),
	.combout(\cpu|Add20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~6 .lut_mask = 16'h5404;
defparam \cpu|Add20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \cpu|Add20~7 (
// Equation(s):
// \cpu|Add20~7_combout  = (\cpu|Add20~6_combout ) # ((\cpu|X [6] & \cpu|opcInfo [18]))

	.dataa(\cpu|X [6]),
	.datab(gnd),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~6_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~7 .lut_mask = 16'hFFA0;
defparam \cpu|Add20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \cpu|Add20~8 (
// Equation(s):
// \cpu|Add20~8_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & (\cpu|Y [5])) # (!\cpu|opcInfo [19] & ((\cpu|myAddr [5])))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|Y [5]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|myAddr [5]),
	.cin(gnd),
	.combout(\cpu|Add20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~8 .lut_mask = 16'h4540;
defparam \cpu|Add20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \cpu|Add20~9 (
// Equation(s):
// \cpu|Add20~9_combout  = (\cpu|Add20~8_combout ) # ((\cpu|X [5] & \cpu|opcInfo [18]))

	.dataa(\cpu|X [5]),
	.datab(gnd),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~8_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~9 .lut_mask = 16'hFFA0;
defparam \cpu|Add20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \cpu|myAddr[0]~10 (
// Equation(s):
// \cpu|myAddr[0]~10_combout  = (\cpu|WideOr26~1_combout  & ((\cpu|opcInfo [19]) # ((\cpu|opcInfo [17]) # (\cpu|opcInfo [18]))))

	.dataa(\cpu|opcInfo [19]),
	.datab(\cpu|opcInfo [17]),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|WideOr26~1_combout ),
	.cin(gnd),
	.combout(\cpu|myAddr[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[0]~10 .lut_mask = 16'hFE00;
defparam \cpu|myAddr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \cpu|Selector63~6 (
// Equation(s):
// \cpu|Selector63~6_combout  = (\cpu|theCpuCycle.cycleStack4~q ) # (((\cpu|T [4] & \cpu|myAddr[0]~6_combout )) # (!\RESET_N~input_o ))

	.dataa(\cpu|T [4]),
	.datab(\cpu|theCpuCycle.cycleStack4~q ),
	.datac(\cpu|myAddr[0]~6_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector63~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~6 .lut_mask = 16'hECFF;
defparam \cpu|Selector63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \cpu|myAddrIncr[0]~0 (
// Equation(s):
// \cpu|myAddrIncr[0]~0_combout  = \cpu|myAddr [0] $ (VCC)
// \cpu|myAddrIncr[0]~1  = CARRY(\cpu|myAddr [0])

	.dataa(\cpu|myAddr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|myAddrIncr[0]~0_combout ),
	.cout(\cpu|myAddrIncr[0]~1 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[0]~0 .lut_mask = 16'h55AA;
defparam \cpu|myAddrIncr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \cpu|myAddrIncr[1]~2 (
// Equation(s):
// \cpu|myAddrIncr[1]~2_combout  = (\cpu|myAddr [1] & (!\cpu|myAddrIncr[0]~1 )) # (!\cpu|myAddr [1] & ((\cpu|myAddrIncr[0]~1 ) # (GND)))
// \cpu|myAddrIncr[1]~3  = CARRY((!\cpu|myAddrIncr[0]~1 ) # (!\cpu|myAddr [1]))

	.dataa(gnd),
	.datab(\cpu|myAddr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[0]~1 ),
	.combout(\cpu|myAddrIncr[1]~2_combout ),
	.cout(\cpu|myAddrIncr[1]~3 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \cpu|myAddrIncr[2]~4 (
// Equation(s):
// \cpu|myAddrIncr[2]~4_combout  = (\cpu|myAddr [2] & (\cpu|myAddrIncr[1]~3  $ (GND))) # (!\cpu|myAddr [2] & (!\cpu|myAddrIncr[1]~3  & VCC))
// \cpu|myAddrIncr[2]~5  = CARRY((\cpu|myAddr [2] & !\cpu|myAddrIncr[1]~3 ))

	.dataa(\cpu|myAddr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[1]~3 ),
	.combout(\cpu|myAddrIncr[2]~4_combout ),
	.cout(\cpu|myAddrIncr[2]~5 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[2]~4 .lut_mask = 16'hA50A;
defparam \cpu|myAddrIncr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \cpu|myAddrIncr[3]~6 (
// Equation(s):
// \cpu|myAddrIncr[3]~6_combout  = (\cpu|myAddr [3] & (!\cpu|myAddrIncr[2]~5 )) # (!\cpu|myAddr [3] & ((\cpu|myAddrIncr[2]~5 ) # (GND)))
// \cpu|myAddrIncr[3]~7  = CARRY((!\cpu|myAddrIncr[2]~5 ) # (!\cpu|myAddr [3]))

	.dataa(gnd),
	.datab(\cpu|myAddr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[2]~5 ),
	.combout(\cpu|myAddrIncr[3]~6_combout ),
	.cout(\cpu|myAddrIncr[3]~7 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \cpu|Selector40~0 (
// Equation(s):
// \cpu|Selector40~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[3]~6_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [3]))

	.dataa(gnd),
	.datab(\cpu|myAddr [3]),
	.datac(\cpu|myAddrIncr[3]~6_combout ),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector40~0 .lut_mask = 16'hF0CC;
defparam \cpu|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \cpu|PC[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[3] .is_wysiwyg = "true";
defparam \cpu|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \cpu|Selector64~6 (
// Equation(s):
// \cpu|Selector64~6_combout  = (\cpu|theCpuCycle.cycleStack4~q ) # (((\cpu|T [3] & \cpu|myAddr[0]~6_combout )) # (!\RESET_N~input_o ))

	.dataa(\cpu|theCpuCycle.cycleStack4~q ),
	.datab(\cpu|T [3]),
	.datac(\cpu|myAddr[0]~6_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector64~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector64~6 .lut_mask = 16'hEAFF;
defparam \cpu|Selector64~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \cpu|Add20~14 (
// Equation(s):
// \cpu|Add20~14_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & (\cpu|Y [2])) # (!\cpu|opcInfo [19] & ((\cpu|myAddr [2])))))

	.dataa(\cpu|Y [2]),
	.datab(\cpu|opcInfo [18]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|myAddr [2]),
	.cin(gnd),
	.combout(\cpu|Add20~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~14 .lut_mask = 16'h2320;
defparam \cpu|Add20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \cpu|Add20~15 (
// Equation(s):
// \cpu|Add20~15_combout  = (\cpu|Add20~14_combout ) # ((\cpu|X [2] & \cpu|opcInfo [18]))

	.dataa(gnd),
	.datab(\cpu|X [2]),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~14_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~15 .lut_mask = 16'hFFC0;
defparam \cpu|Add20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \cpu|Add20~0 (
// Equation(s):
// \cpu|Add20~0_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & ((\cpu|Y [0]))) # (!\cpu|opcInfo [19] & (\cpu|myAddr [0]))))

	.dataa(\cpu|opcInfo [19]),
	.datab(\cpu|myAddr [0]),
	.datac(\cpu|Y [0]),
	.datad(\cpu|opcInfo [18]),
	.cin(gnd),
	.combout(\cpu|Add20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~0 .lut_mask = 16'h00E4;
defparam \cpu|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \cpu|Add20~1 (
// Equation(s):
// \cpu|Add20~1_combout  = (\cpu|Add20~0_combout ) # ((\cpu|opcInfo [18] & \cpu|X [0]))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|Add20~0_combout ),
	.datac(gnd),
	.datad(\cpu|X [0]),
	.cin(gnd),
	.combout(\cpu|Add20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~1 .lut_mask = 16'hEECC;
defparam \cpu|Add20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \cpu|Add20~2 (
// Equation(s):
// \cpu|Add20~2_combout  = (\cpu|T [0] & (\cpu|Add20~1_combout  $ (VCC))) # (!\cpu|T [0] & (\cpu|Add20~1_combout  & VCC))
// \cpu|Add20~3  = CARRY((\cpu|T [0] & \cpu|Add20~1_combout ))

	.dataa(\cpu|T [0]),
	.datab(\cpu|Add20~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add20~2_combout ),
	.cout(\cpu|Add20~3 ));
// synopsys translate_off
defparam \cpu|Add20~2 .lut_mask = 16'h6688;
defparam \cpu|Add20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \cpu|Add20~18 (
// Equation(s):
// \cpu|Add20~18_combout  = (\cpu|Add20~17_combout  & ((\cpu|T [1] & (\cpu|Add20~3  & VCC)) # (!\cpu|T [1] & (!\cpu|Add20~3 )))) # (!\cpu|Add20~17_combout  & ((\cpu|T [1] & (!\cpu|Add20~3 )) # (!\cpu|T [1] & ((\cpu|Add20~3 ) # (GND)))))
// \cpu|Add20~19  = CARRY((\cpu|Add20~17_combout  & (!\cpu|T [1] & !\cpu|Add20~3 )) # (!\cpu|Add20~17_combout  & ((!\cpu|Add20~3 ) # (!\cpu|T [1]))))

	.dataa(\cpu|Add20~17_combout ),
	.datab(\cpu|T [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~3 ),
	.combout(\cpu|Add20~18_combout ),
	.cout(\cpu|Add20~19 ));
// synopsys translate_off
defparam \cpu|Add20~18 .lut_mask = 16'h9617;
defparam \cpu|Add20~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \cpu|Add20~20 (
// Equation(s):
// \cpu|Add20~20_combout  = ((\cpu|T [2] $ (\cpu|Add20~15_combout  $ (!\cpu|Add20~19 )))) # (GND)
// \cpu|Add20~21  = CARRY((\cpu|T [2] & ((\cpu|Add20~15_combout ) # (!\cpu|Add20~19 ))) # (!\cpu|T [2] & (\cpu|Add20~15_combout  & !\cpu|Add20~19 )))

	.dataa(\cpu|T [2]),
	.datab(\cpu|Add20~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~19 ),
	.combout(\cpu|Add20~20_combout ),
	.cout(\cpu|Add20~21 ));
// synopsys translate_off
defparam \cpu|Add20~20 .lut_mask = 16'h698E;
defparam \cpu|Add20~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \cpu|Add20~22 (
// Equation(s):
// \cpu|Add20~22_combout  = (\cpu|Add20~13_combout  & ((\cpu|T [3] & (\cpu|Add20~21  & VCC)) # (!\cpu|T [3] & (!\cpu|Add20~21 )))) # (!\cpu|Add20~13_combout  & ((\cpu|T [3] & (!\cpu|Add20~21 )) # (!\cpu|T [3] & ((\cpu|Add20~21 ) # (GND)))))
// \cpu|Add20~23  = CARRY((\cpu|Add20~13_combout  & (!\cpu|T [3] & !\cpu|Add20~21 )) # (!\cpu|Add20~13_combout  & ((!\cpu|Add20~21 ) # (!\cpu|T [3]))))

	.dataa(\cpu|Add20~13_combout ),
	.datab(\cpu|T [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~21 ),
	.combout(\cpu|Add20~22_combout ),
	.cout(\cpu|Add20~23 ));
// synopsys translate_off
defparam \cpu|Add20~22 .lut_mask = 16'h9617;
defparam \cpu|Add20~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \cpu|Selector64~4 (
// Equation(s):
// \cpu|Selector64~4_combout  = (\cpu|Selector64~6_combout ) # ((\cpu|myAddr[0]~4_combout  & (\cpu|WideOr26~1_combout  & \cpu|Add20~22_combout )))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|WideOr26~1_combout ),
	.datac(\cpu|Selector64~6_combout ),
	.datad(\cpu|Add20~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector64~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector64~4 .lut_mask = 16'hF8F0;
defparam \cpu|Selector64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \cpu|nextAddr~0 (
// Equation(s):
// \cpu|nextAddr~0_combout  = (\cpu|opcInfo [13]) # (\cpu|opcInfo [12])

	.dataa(\cpu|opcInfo [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|opcInfo [12]),
	.cin(gnd),
	.combout(\cpu|nextAddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr~0 .lut_mask = 16'hFFAA;
defparam \cpu|nextAddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \cpu|nextAddr.nextAddrZeroPage~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrZeroPage~0_combout  = (!\cpu|opcInfo [14] & (!\cpu|opcInfo [15] & !\cpu|theCpuCycle.cycle2~q ))

	.dataa(gnd),
	.datab(\cpu|opcInfo [14]),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|theCpuCycle.cycle2~q ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrZeroPage~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrZeroPage~0 .lut_mask = 16'h0003;
defparam \cpu|nextAddr.nextAddrZeroPage~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \cpu|Selector45~0 (
// Equation(s):
// \cpu|Selector45~0_combout  = (\cpu|nextAddr.nextAddrZeroPage~0_combout  & ((\cpu|opcInfo [11]) # ((\cpu|opcInfo [10] & !\cpu|nextAddr~0_combout ))))

	.dataa(\cpu|opcInfo [10]),
	.datab(\cpu|nextAddr~0_combout ),
	.datac(\cpu|opcInfo [11]),
	.datad(\cpu|nextAddr.nextAddrZeroPage~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector45~0 .lut_mask = 16'hF200;
defparam \cpu|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \cpu|Selector45~1 (
// Equation(s):
// \cpu|Selector45~1_combout  = (\cpu|theCpuCycle.opcodeFetch~q ) # (\cpu|theCpuCycle.cycleEnd~q )

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.opcodeFetch~q ),
	.datac(\cpu|theCpuCycle.cycleEnd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector45~1 .lut_mask = 16'hFCFC;
defparam \cpu|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \cpu|myAddr~2 (
// Equation(s):
// \cpu|myAddr~2_combout  = (!\cpu|theCpuCycle.cycleIndirect~q  & ((!\cpu|theCpuCycle.cycleRead~q ) # (!\cpu|opcInfo [16])))

	.dataa(\cpu|theCpuCycle.cycleIndirect~q ),
	.datab(\cpu|opcInfo [16]),
	.datac(\cpu|theCpuCycle.cycleRead~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|myAddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr~2 .lut_mask = 16'h1515;
defparam \cpu|myAddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \cpu|myAddr~3 (
// Equation(s):
// \cpu|myAddr~3_combout  = (\RESET_N~input_o  & ((\cpu|Selector45~0_combout ) # ((\cpu|Selector45~1_combout ) # (!\cpu|myAddr~2_combout ))))

	.dataa(\cpu|Selector45~0_combout ),
	.datab(\cpu|Selector45~1_combout ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu|myAddr~2_combout ),
	.cin(gnd),
	.combout(\cpu|myAddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr~3 .lut_mask = 16'hE0F0;
defparam \cpu|myAddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \cpu|Selector64~2 (
// Equation(s):
// \cpu|Selector64~2_combout  = (\cpu|myAddr~3_combout  & ((\cpu|myAddrIncr[3]~6_combout ) # ((\cpu|S [3] & \cpu|nextAddr.nextAddrStack~1_combout )))) # (!\cpu|myAddr~3_combout  & (((\cpu|S [3] & \cpu|nextAddr.nextAddrStack~1_combout ))))

	.dataa(\cpu|myAddr~3_combout ),
	.datab(\cpu|myAddrIncr[3]~6_combout ),
	.datac(\cpu|S [3]),
	.datad(\cpu|nextAddr.nextAddrStack~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector64~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector64~2 .lut_mask = 16'hF888;
defparam \cpu|Selector64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \cpu|Selector64~3 (
// Equation(s):
// \cpu|Selector64~3_combout  = (\cpu|Selector64~2_combout ) # ((\cpu_data_in[0]~5_combout  & (\cpu|nextAddr.nextAddrZeroPage~1_combout  & \cpu_data_in[3]~12_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu|Selector64~2_combout ),
	.datac(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datad(\cpu_data_in[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|Selector64~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector64~3 .lut_mask = 16'hECCC;
defparam \cpu|Selector64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \cpu|Selector64~5 (
// Equation(s):
// \cpu|Selector64~5_combout  = (\cpu|Selector64~4_combout ) # ((\cpu|Selector64~3_combout ) # ((\cpu|PC [3] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [3]),
	.datab(\cpu|Selector64~4_combout ),
	.datac(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datad(\cpu|Selector64~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector64~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector64~5 .lut_mask = 16'hFFEC;
defparam \cpu|Selector64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \cpu|nextAddr.nextAddrPc~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrPc~0_combout  = (\cpu|theCpuCycle.cycleRead2~q ) # ((\cpu|nextAddr.nextAddrIncrH~0_combout  & ((!\cpu|Add20~32_combout ) # (!\cpu|myAddr[0]~4_combout ))))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|theCpuCycle.cycleRead2~q ),
	.datac(\cpu|nextAddr.nextAddrIncrH~0_combout ),
	.datad(\cpu|Add20~32_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrPc~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrPc~0 .lut_mask = 16'hDCFC;
defparam \cpu|nextAddr.nextAddrPc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \cpu|nextAddr.nextAddrHold~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrHold~0_combout  = (!\cpu|opcInfo [11] & (!\cpu|opcInfo [15] & (!\cpu|nextAddr~0_combout  & !\cpu|opcInfo [14])))

	.dataa(\cpu|opcInfo [11]),
	.datab(\cpu|opcInfo [15]),
	.datac(\cpu|nextAddr~0_combout ),
	.datad(\cpu|opcInfo [14]),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrHold~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrHold~0 .lut_mask = 16'h0001;
defparam \cpu|nextAddr.nextAddrHold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \cpu|nextAddr.nextAddrHold~1 (
// Equation(s):
// \cpu|nextAddr.nextAddrHold~1_combout  = (\cpu|theCpuCycle.cycleRmw~q ) # ((!\cpu|theCpuCycle.cycle2~q  & (!\cpu|opcInfo [10] & \cpu|nextAddr.nextAddrHold~0_combout )))

	.dataa(\cpu|theCpuCycle.cycleRmw~q ),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(\cpu|opcInfo [10]),
	.datad(\cpu|nextAddr.nextAddrHold~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrHold~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrHold~1 .lut_mask = 16'hABAA;
defparam \cpu|nextAddr.nextAddrHold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \cpu|indexOut[8]~3 (
// Equation(s):
// \cpu|indexOut[8]~3_combout  = (\cpu|Add20~32_combout  & ((\cpu|opcInfo [18]) # ((\cpu|opcInfo [17]) # (\cpu|opcInfo [19]))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|opcInfo [17]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Add20~32_combout ),
	.cin(gnd),
	.combout(\cpu|indexOut[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|indexOut[8]~3 .lut_mask = 16'hFE00;
defparam \cpu|indexOut[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \cpu|nextAddr.nextAddrHold~2 (
// Equation(s):
// \cpu|nextAddr.nextAddrHold~2_combout  = (\cpu|nextAddr.nextAddrHold~1_combout ) # ((\cpu|theCpuCycle.cyclePreWrite~q  & (!\cpu|opcInfo [12] & !\cpu|indexOut[8]~3_combout )))

	.dataa(\cpu|theCpuCycle.cyclePreWrite~q ),
	.datab(\cpu|opcInfo [12]),
	.datac(\cpu|nextAddr.nextAddrHold~1_combout ),
	.datad(\cpu|indexOut[8]~3_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrHold~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrHold~2 .lut_mask = 16'hF0F2;
defparam \cpu|nextAddr.nextAddrHold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \cpu|nextAddr.nextAddrHold~3 (
// Equation(s):
// \cpu|nextAddr.nextAddrHold~3_combout  = (\RESET_N~input_o  & ((\cpu|nextAddr.nextAddrHold~2_combout ) # ((\cpu|opcInfo [22] & \cpu|nextAddr.nextAddrPc~0_combout ))))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|opcInfo [22]),
	.datac(\cpu|nextAddr.nextAddrPc~0_combout ),
	.datad(\cpu|nextAddr.nextAddrHold~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrHold~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrHold~3 .lut_mask = 16'hAA80;
defparam \cpu|nextAddr.nextAddrHold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \cpu|theOpcode[0]~0 (
// Equation(s):
// \cpu|theOpcode[0]~0_combout  = (\cpu|theCpuCycle.opcodeFetch~q  & !\c_g0|phase0~q )

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.opcodeFetch~q ),
	.datac(gnd),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\cpu|theOpcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theOpcode[0]~0 .lut_mask = 16'h00CC;
defparam \cpu|theOpcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \cpu|theOpcode[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[7] .is_wysiwyg = "true";
defparam \cpu|theOpcode[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \cpu|theOpcode[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[5] .is_wysiwyg = "true";
defparam \cpu|theOpcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \cpu|calcNextCpuCycle~0 (
// Equation(s):
// \cpu|calcNextCpuCycle~0_combout  = \cpu|theOpcode [5] $ (((\cpu|theOpcode [7] & (!\cpu|Z~q )) # (!\cpu|theOpcode [7] & ((!\cpu|V~q )))))

	.dataa(\cpu|theOpcode [7]),
	.datab(\cpu|theOpcode [5]),
	.datac(\cpu|Z~q ),
	.datad(\cpu|V~q ),
	.cin(gnd),
	.combout(\cpu|calcNextCpuCycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextCpuCycle~0 .lut_mask = 16'hC693;
defparam \cpu|calcNextCpuCycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \cpu|calcNextCpuCycle~1 (
// Equation(s):
// \cpu|calcNextCpuCycle~1_combout  = \cpu|theOpcode [5] $ (((\cpu|theOpcode [7] & ((!\cpu|C~q ))) # (!\cpu|theOpcode [7] & (!\cpu|N~q ))))

	.dataa(\cpu|N~q ),
	.datab(\cpu|theOpcode [5]),
	.datac(\cpu|C~q ),
	.datad(\cpu|theOpcode [7]),
	.cin(gnd),
	.combout(\cpu|calcNextCpuCycle~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextCpuCycle~1 .lut_mask = 16'hC399;
defparam \cpu|calcNextCpuCycle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \cpu|theOpcode[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[6] .is_wysiwyg = "true";
defparam \cpu|theOpcode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleBranchTaken~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleBranchTaken~0_combout  = (\cpu|opcInfo [17] & ((\cpu|theOpcode [6] & (\cpu|calcNextCpuCycle~0_combout )) # (!\cpu|theOpcode [6] & ((\cpu|calcNextCpuCycle~1_combout )))))

	.dataa(\cpu|calcNextCpuCycle~0_combout ),
	.datab(\cpu|calcNextCpuCycle~1_combout ),
	.datac(\cpu|opcInfo [17]),
	.datad(\cpu|theOpcode [6]),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleBranchTaken~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleBranchTaken~0 .lut_mask = 16'hA0C0;
defparam \cpu|nextCpuCycle.cycleBranchTaken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleBranchTaken~1 (
// Equation(s):
// \cpu|nextCpuCycle.cycleBranchTaken~1_combout  = (!\cpu|theCpuCycle.cycle2~q  & \cpu|nextCpuCycle.cycleBranchTaken~0_combout )

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(\cpu|nextCpuCycle.cycleBranchTaken~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleBranchTaken~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleBranchTaken~1 .lut_mask = 16'h3030;
defparam \cpu|nextCpuCycle.cycleBranchTaken~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \cpu|theCpuCycle.cycleBranchTaken (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cycleBranchTaken~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleBranchTaken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleBranchTaken .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleBranchTaken .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleBranchPage~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleBranchPage~0_combout  = (\cpu|theCpuCycle.cycleBranchTaken~q  & (\cpu|T [7] $ (((\cpu|myAddr[0]~4_combout  & \cpu|Add20~32_combout )))))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|theCpuCycle.cycleBranchTaken~q ),
	.datac(\cpu|T [7]),
	.datad(\cpu|Add20~32_combout ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleBranchPage~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleBranchPage~0 .lut_mask = 16'h48C0;
defparam \cpu|nextCpuCycle.cycleBranchPage~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \cpu|theCpuCycle.cycleBranchPage (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cycleBranchPage~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleBranchPage~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleBranchPage .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleBranchPage .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \cpu|nextAddr.nextAddrIncrH~1 (
// Equation(s):
// \cpu|nextAddr.nextAddrIncrH~1_combout  = (\cpu|indexOut[8]~3_combout  & ((\cpu|nextAddr.nextAddrIncrH~0_combout ) # ((\cpu|theCpuCycle.cyclePreWrite~q  & !\cpu|opcInfo [12]))))

	.dataa(\cpu|theCpuCycle.cyclePreWrite~q ),
	.datab(\cpu|opcInfo [12]),
	.datac(\cpu|nextAddr.nextAddrIncrH~0_combout ),
	.datad(\cpu|indexOut[8]~3_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrIncrH~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrIncrH~1 .lut_mask = 16'hF200;
defparam \cpu|nextAddr.nextAddrIncrH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \cpu|nextAddr.nextAddrIncrH~2 (
// Equation(s):
// \cpu|nextAddr.nextAddrIncrH~2_combout  = (\RESET_N~input_o  & ((\cpu|nextAddr.nextAddrIncrH~1_combout ) # ((!\cpu|T [7] & \cpu|theCpuCycle.cycleBranchPage~q ))))

	.dataa(\cpu|T [7]),
	.datab(\cpu|theCpuCycle.cycleBranchPage~q ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu|nextAddr.nextAddrIncrH~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrIncrH~2 .lut_mask = 16'hF040;
defparam \cpu|nextAddr.nextAddrIncrH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \cpu|myAddr[0]~7 (
// Equation(s):
// \cpu|myAddr[0]~7_combout  = (!\c_g0|phase0~q  & (!\cpu|nextAddr.nextAddrHold~3_combout  & (!\cpu|nextAddr.nextAddrDecrH~0_combout  & !\cpu|nextAddr.nextAddrIncrH~2_combout )))

	.dataa(\c_g0|phase0~q ),
	.datab(\cpu|nextAddr.nextAddrHold~3_combout ),
	.datac(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datad(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cin(gnd),
	.combout(\cpu|myAddr[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[0]~7 .lut_mask = 16'h0001;
defparam \cpu|myAddr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \cpu|myAddr[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector64~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[3] .is_wysiwyg = "true";
defparam \cpu|myAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \cpu|Add20~12 (
// Equation(s):
// \cpu|Add20~12_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & ((\cpu|Y [3]))) # (!\cpu|opcInfo [19] & (\cpu|myAddr [3]))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|myAddr [3]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Y [3]),
	.cin(gnd),
	.combout(\cpu|Add20~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~12 .lut_mask = 16'h5404;
defparam \cpu|Add20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \cpu|Add20~13 (
// Equation(s):
// \cpu|Add20~13_combout  = (\cpu|Add20~12_combout ) # ((\cpu|X [3] & \cpu|opcInfo [18]))

	.dataa(\cpu|X [3]),
	.datab(gnd),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~12_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~13 .lut_mask = 16'hFFA0;
defparam \cpu|Add20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \cpu|Add20~24 (
// Equation(s):
// \cpu|Add20~24_combout  = ((\cpu|T [4] $ (\cpu|Add20~11_combout  $ (!\cpu|Add20~23 )))) # (GND)
// \cpu|Add20~25  = CARRY((\cpu|T [4] & ((\cpu|Add20~11_combout ) # (!\cpu|Add20~23 ))) # (!\cpu|T [4] & (\cpu|Add20~11_combout  & !\cpu|Add20~23 )))

	.dataa(\cpu|T [4]),
	.datab(\cpu|Add20~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~23 ),
	.combout(\cpu|Add20~24_combout ),
	.cout(\cpu|Add20~25 ));
// synopsys translate_off
defparam \cpu|Add20~24 .lut_mask = 16'h698E;
defparam \cpu|Add20~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \cpu|Selector63~4 (
// Equation(s):
// \cpu|Selector63~4_combout  = (\cpu|Selector63~6_combout ) # ((\cpu|myAddr[0]~10_combout  & \cpu|Add20~24_combout ))

	.dataa(\cpu|myAddr[0]~10_combout ),
	.datab(\cpu|Selector63~6_combout ),
	.datac(\cpu|Add20~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~4 .lut_mask = 16'hECEC;
defparam \cpu|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \cpu|myAddrIncr[4]~8 (
// Equation(s):
// \cpu|myAddrIncr[4]~8_combout  = (\cpu|myAddr [4] & (\cpu|myAddrIncr[3]~7  $ (GND))) # (!\cpu|myAddr [4] & (!\cpu|myAddrIncr[3]~7  & VCC))
// \cpu|myAddrIncr[4]~9  = CARRY((\cpu|myAddr [4] & !\cpu|myAddrIncr[3]~7 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[3]~7 ),
	.combout(\cpu|myAddrIncr[4]~8_combout ),
	.cout(\cpu|myAddrIncr[4]~9 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[4]~8 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \cpu|Selector39~0 (
// Equation(s):
// \cpu|Selector39~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[4]~8_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [4]))

	.dataa(\cpu|myAddr [4]),
	.datab(gnd),
	.datac(\cpu|myAddrIncr[4]~8_combout ),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector39~0 .lut_mask = 16'hF0AA;
defparam \cpu|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N5
dffeas \cpu|PC[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[4] .is_wysiwyg = "true";
defparam \cpu|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \cpu|Selector63~2 (
// Equation(s):
// \cpu|Selector63~2_combout  = (\cpu|nextAddr.nextAddrStack~1_combout  & ((\cpu|S [4]) # ((\cpu|myAddrIncr[4]~8_combout  & \cpu|myAddr~3_combout )))) # (!\cpu|nextAddr.nextAddrStack~1_combout  & (((\cpu|myAddrIncr[4]~8_combout  & \cpu|myAddr~3_combout ))))

	.dataa(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datab(\cpu|S [4]),
	.datac(\cpu|myAddrIncr[4]~8_combout ),
	.datad(\cpu|myAddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~2 .lut_mask = 16'hF888;
defparam \cpu|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \cpu|Selector63~3 (
// Equation(s):
// \cpu|Selector63~3_combout  = (\cpu|Selector63~2_combout ) # ((\cpu_data_in[4]~14_combout  & (\cpu|nextAddr.nextAddrZeroPage~1_combout  & \cpu_data_in[0]~5_combout )))

	.dataa(\cpu_data_in[4]~14_combout ),
	.datab(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu|Selector63~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~3 .lut_mask = 16'hFF80;
defparam \cpu|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \cpu|Selector63~5 (
// Equation(s):
// \cpu|Selector63~5_combout  = (\cpu|Selector63~4_combout ) # ((\cpu|Selector63~3_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [4])))

	.dataa(\cpu|Selector63~4_combout ),
	.datab(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datac(\cpu|PC [4]),
	.datad(\cpu|Selector63~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector63~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector63~5 .lut_mask = 16'hFFEA;
defparam \cpu|Selector63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \cpu|myAddr[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector63~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[4] .is_wysiwyg = "true";
defparam \cpu|myAddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \cpu|Add20~10 (
// Equation(s):
// \cpu|Add20~10_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & ((\cpu|Y [4]))) # (!\cpu|opcInfo [19] & (\cpu|myAddr [4]))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|myAddr [4]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|Y [4]),
	.cin(gnd),
	.combout(\cpu|Add20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~10 .lut_mask = 16'h5404;
defparam \cpu|Add20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \cpu|Add20~11 (
// Equation(s):
// \cpu|Add20~11_combout  = (\cpu|Add20~10_combout ) # ((\cpu|X [4] & \cpu|opcInfo [18]))

	.dataa(gnd),
	.datab(\cpu|X [4]),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~10_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~11 .lut_mask = 16'hFFC0;
defparam \cpu|Add20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \cpu|Add20~26 (
// Equation(s):
// \cpu|Add20~26_combout  = (\cpu|Add20~9_combout  & ((\cpu|T [5] & (\cpu|Add20~25  & VCC)) # (!\cpu|T [5] & (!\cpu|Add20~25 )))) # (!\cpu|Add20~9_combout  & ((\cpu|T [5] & (!\cpu|Add20~25 )) # (!\cpu|T [5] & ((\cpu|Add20~25 ) # (GND)))))
// \cpu|Add20~27  = CARRY((\cpu|Add20~9_combout  & (!\cpu|T [5] & !\cpu|Add20~25 )) # (!\cpu|Add20~9_combout  & ((!\cpu|Add20~25 ) # (!\cpu|T [5]))))

	.dataa(\cpu|Add20~9_combout ),
	.datab(\cpu|T [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~25 ),
	.combout(\cpu|Add20~26_combout ),
	.cout(\cpu|Add20~27 ));
// synopsys translate_off
defparam \cpu|Add20~26 .lut_mask = 16'h9617;
defparam \cpu|Add20~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \cpu|Add20~28 (
// Equation(s):
// \cpu|Add20~28_combout  = ((\cpu|Add20~7_combout  $ (\cpu|T [6] $ (!\cpu|Add20~27 )))) # (GND)
// \cpu|Add20~29  = CARRY((\cpu|Add20~7_combout  & ((\cpu|T [6]) # (!\cpu|Add20~27 ))) # (!\cpu|Add20~7_combout  & (\cpu|T [6] & !\cpu|Add20~27 )))

	.dataa(\cpu|Add20~7_combout ),
	.datab(\cpu|T [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~27 ),
	.combout(\cpu|Add20~28_combout ),
	.cout(\cpu|Add20~29 ));
// synopsys translate_off
defparam \cpu|Add20~28 .lut_mask = 16'h698E;
defparam \cpu|Add20~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \cpu|Add20~30 (
// Equation(s):
// \cpu|Add20~30_combout  = (\cpu|T [7] & ((\cpu|Add20~5_combout  & (\cpu|Add20~29  & VCC)) # (!\cpu|Add20~5_combout  & (!\cpu|Add20~29 )))) # (!\cpu|T [7] & ((\cpu|Add20~5_combout  & (!\cpu|Add20~29 )) # (!\cpu|Add20~5_combout  & ((\cpu|Add20~29 ) # 
// (GND)))))
// \cpu|Add20~31  = CARRY((\cpu|T [7] & (!\cpu|Add20~5_combout  & !\cpu|Add20~29 )) # (!\cpu|T [7] & ((!\cpu|Add20~29 ) # (!\cpu|Add20~5_combout ))))

	.dataa(\cpu|T [7]),
	.datab(\cpu|Add20~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add20~29 ),
	.combout(\cpu|Add20~30_combout ),
	.cout(\cpu|Add20~31 ));
// synopsys translate_off
defparam \cpu|Add20~30 .lut_mask = 16'h9617;
defparam \cpu|Add20~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \cpu|Selector60~3 (
// Equation(s):
// \cpu|Selector60~3_combout  = ((\cpu|Selector60~2_combout ) # ((\cpu|Add20~30_combout  & \cpu|myAddr[0]~10_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|myAddr~8_combout ),
	.datab(\cpu|Selector60~2_combout ),
	.datac(\cpu|Add20~30_combout ),
	.datad(\cpu|myAddr[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~3 .lut_mask = 16'hFDDD;
defparam \cpu|Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \cpu|Selector60~0 (
// Equation(s):
// \cpu|Selector60~0_combout  = (\cpu|myAddr~3_combout  & ((\cpu|myAddrIncr[7]~14_combout ) # ((\cpu|S [7] & \cpu|nextAddr.nextAddrStack~1_combout )))) # (!\cpu|myAddr~3_combout  & (\cpu|S [7] & ((\cpu|nextAddr.nextAddrStack~1_combout ))))

	.dataa(\cpu|myAddr~3_combout ),
	.datab(\cpu|S [7]),
	.datac(\cpu|myAddrIncr[7]~14_combout ),
	.datad(\cpu|nextAddr.nextAddrStack~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~0 .lut_mask = 16'hECA0;
defparam \cpu|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \cpu|Selector60~1 (
// Equation(s):
// \cpu|Selector60~1_combout  = (\cpu|Selector60~0_combout ) # ((\cpu|nextAddr.nextAddrZeroPage~1_combout  & (\cpu_data_in[0]~5_combout  & \cpu_data_in[7]~20_combout )))

	.dataa(\cpu|Selector60~0_combout ),
	.datab(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[7]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~1 .lut_mask = 16'hEAAA;
defparam \cpu|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \cpu|Selector60~4 (
// Equation(s):
// \cpu|Selector60~4_combout  = (\cpu|Selector60~3_combout ) # ((\cpu|Selector60~1_combout ) # ((\cpu|PC [7] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [7]),
	.datab(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datac(\cpu|Selector60~3_combout ),
	.datad(\cpu|Selector60~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector60~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector60~4 .lut_mask = 16'hFFF8;
defparam \cpu|Selector60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \cpu|myAddr[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector60~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[7] .is_wysiwyg = "true";
defparam \cpu|myAddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \cpu|myAddrIncr[8]~16 (
// Equation(s):
// \cpu|myAddrIncr[8]~16_combout  = (\cpu|myAddr [8] & (\cpu|myAddrIncr[7]~15  $ (GND))) # (!\cpu|myAddr [8] & (!\cpu|myAddrIncr[7]~15  & VCC))
// \cpu|myAddrIncr[8]~17  = CARRY((\cpu|myAddr [8] & !\cpu|myAddrIncr[7]~15 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[7]~15 ),
	.combout(\cpu|myAddrIncr[8]~16_combout ),
	.cout(\cpu|myAddrIncr[8]~17 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[8]~16 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncr[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \cpu|myAddrIncr[9]~18 (
// Equation(s):
// \cpu|myAddrIncr[9]~18_combout  = (\cpu|myAddr [9] & (!\cpu|myAddrIncr[8]~17 )) # (!\cpu|myAddr [9] & ((\cpu|myAddrIncr[8]~17 ) # (GND)))
// \cpu|myAddrIncr[9]~19  = CARRY((!\cpu|myAddrIncr[8]~17 ) # (!\cpu|myAddr [9]))

	.dataa(gnd),
	.datab(\cpu|myAddr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[8]~17 ),
	.combout(\cpu|myAddrIncr[9]~18_combout ),
	.cout(\cpu|myAddrIncr[9]~19 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[9]~18 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \cpu|myAddrIncr[10]~20 (
// Equation(s):
// \cpu|myAddrIncr[10]~20_combout  = (\cpu|myAddr [10] & (\cpu|myAddrIncr[9]~19  $ (GND))) # (!\cpu|myAddr [10] & (!\cpu|myAddrIncr[9]~19  & VCC))
// \cpu|myAddrIncr[10]~21  = CARRY((\cpu|myAddr [10] & !\cpu|myAddrIncr[9]~19 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[9]~19 ),
	.combout(\cpu|myAddrIncr[10]~20_combout ),
	.cout(\cpu|myAddrIncr[10]~21 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[10]~20 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncr[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \cpu|Selector33~0 (
// Equation(s):
// \cpu|Selector33~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[10]~20_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [10])))

	.dataa(\cpu|myAddrIncr[10]~20_combout ),
	.datab(gnd),
	.datac(\cpu|myAddr [10]),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector33~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \cpu|PC[10] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[10] .is_wysiwyg = "true";
defparam \cpu|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \cpu|myAddrIncrH[0]~0 (
// Equation(s):
// \cpu|myAddrIncrH[0]~0_combout  = \cpu|myAddr [8] $ (VCC)
// \cpu|myAddrIncrH[0]~1  = CARRY(\cpu|myAddr [8])

	.dataa(\cpu|myAddr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|myAddrIncrH[0]~0_combout ),
	.cout(\cpu|myAddrIncrH[0]~1 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[0]~0 .lut_mask = 16'h55AA;
defparam \cpu|myAddrIncrH[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \cpu|myAddrIncrH[1]~2 (
// Equation(s):
// \cpu|myAddrIncrH[1]~2_combout  = (\cpu|myAddr [9] & (!\cpu|myAddrIncrH[0]~1 )) # (!\cpu|myAddr [9] & ((\cpu|myAddrIncrH[0]~1 ) # (GND)))
// \cpu|myAddrIncrH[1]~3  = CARRY((!\cpu|myAddrIncrH[0]~1 ) # (!\cpu|myAddr [9]))

	.dataa(\cpu|myAddr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[0]~1 ),
	.combout(\cpu|myAddrIncrH[1]~2_combout ),
	.cout(\cpu|myAddrIncrH[1]~3 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[1]~2 .lut_mask = 16'h5A5F;
defparam \cpu|myAddrIncrH[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \cpu|myAddrIncrH[2]~4 (
// Equation(s):
// \cpu|myAddrIncrH[2]~4_combout  = (\cpu|myAddr [10] & (\cpu|myAddrIncrH[1]~3  $ (GND))) # (!\cpu|myAddr [10] & (!\cpu|myAddrIncrH[1]~3  & VCC))
// \cpu|myAddrIncrH[2]~5  = CARRY((\cpu|myAddr [10] & !\cpu|myAddrIncrH[1]~3 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[1]~3 ),
	.combout(\cpu|myAddrIncrH[2]~4_combout ),
	.cout(\cpu|myAddrIncrH[2]~5 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[2]~4 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncrH[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \cpu|nextAddr.nextAddrIncr~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrIncr~0_combout  = (\RESET_N~input_o  & ((\cpu|Selector45~0_combout ) # ((\cpu|theCpuCycle.cycleEnd~q ) # (\cpu|theCpuCycle.opcodeFetch~q ))))

	.dataa(\cpu|Selector45~0_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu|theCpuCycle.cycleEnd~q ),
	.datad(\cpu|theCpuCycle.opcodeFetch~q ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrIncr~0 .lut_mask = 16'hCCC8;
defparam \cpu|nextAddr.nextAddrIncr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \cpu|Selector57~1 (
// Equation(s):
// \cpu|Selector57~1_combout  = (\cpu|myAddrIncrH[2]~4_combout  & ((\cpu|nextAddr.nextAddrIncrH~2_combout ) # ((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[10]~20_combout )))) # (!\cpu|myAddrIncrH[2]~4_combout  & 
// (\cpu|nextAddr.nextAddrIncr~0_combout  & ((\cpu|myAddrIncr[10]~20_combout ))))

	.dataa(\cpu|myAddrIncrH[2]~4_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.datad(\cpu|myAddrIncr[10]~20_combout ),
	.cin(gnd),
	.combout(\cpu|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector57~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \cpu|Selector9~1 (
// Equation(s):
// \cpu|Selector9~1_combout  = (\cpu|Selector1~0_combout  & (!\cpu|nextAddr~0_combout  & (!\cpu|opcInfo [11] & !\cpu|opcInfo [15])))

	.dataa(\cpu|Selector1~0_combout ),
	.datab(\cpu|nextAddr~0_combout ),
	.datac(\cpu|opcInfo [11]),
	.datad(\cpu|opcInfo [15]),
	.cin(gnd),
	.combout(\cpu|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector9~1 .lut_mask = 16'h0002;
defparam \cpu|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \cpu|Selector9~0 (
// Equation(s):
// \cpu|Selector9~0_combout  = (\cpu|opcInfo [20] & ((\cpu|theCpuCycle.cycleStack3~q ) # ((!\cpu|opcInfo [15] & \cpu|theCpuCycle.cycleStack2~q )))) # (!\cpu|opcInfo [20] & (\cpu|theCpuCycle.cycleStack3~q  & (!\cpu|opcInfo [15])))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|theCpuCycle.cycleStack3~q ),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|theCpuCycle.cycleStack2~q ),
	.cin(gnd),
	.combout(\cpu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector9~0 .lut_mask = 16'h8E8C;
defparam \cpu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \cpu|Selector9~2 (
// Equation(s):
// \cpu|Selector9~2_combout  = (\cpu|Selector9~0_combout ) # ((\cpu|opcInfo [16] & ((\cpu|Selector9~1_combout ) # (\cpu|theCpuCycle.cycleRead~q ))))

	.dataa(\cpu|Selector9~1_combout ),
	.datab(\cpu|theCpuCycle.cycleRead~q ),
	.datac(\cpu|opcInfo [16]),
	.datad(\cpu|Selector9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector9~2 .lut_mask = 16'hFFE0;
defparam \cpu|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \cpu|theCpuCycle.cycleJump (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleJump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleJump .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleJump .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \cpu|Selector57~0 (
// Equation(s):
// \cpu|Selector57~0_combout  = (\cpu_data_in[2]~10_combout  & (\RESET_N~input_o  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\cpu_data_in[2]~10_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector57~0 .lut_mask = 16'hE000;
defparam \cpu|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \cpu|Selector57~2 (
// Equation(s):
// \cpu|Selector57~2_combout  = (\cpu|Selector57~1_combout ) # ((\cpu|Selector57~0_combout ) # ((\cpu|PC [10] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [10]),
	.datab(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datac(\cpu|Selector57~1_combout ),
	.datad(\cpu|Selector57~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector57~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector57~2 .lut_mask = 16'hFFF8;
defparam \cpu|Selector57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \cpu|Selector57~3 (
// Equation(s):
// \cpu|Selector57~3_combout  = ((\cpu|Selector57~2_combout ) # ((\cpu|nextAddr.nextAddrDecrH~0_combout  & \cpu|Add25~4_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|myAddr~8_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|Add25~4_combout ),
	.datad(\cpu|Selector57~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector57~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector57~3 .lut_mask = 16'hFFD5;
defparam \cpu|Selector57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \cpu|WideOr22~0 (
// Equation(s):
// \cpu|WideOr22~0_combout  = (\cpu|nextAddr.nextAddrHold~3_combout ) # ((\RESET_N~input_o  & ((\cpu|theCpuCycle.cycleBranchTaken~q ) # (!\cpu|myAddr~2_combout ))))

	.dataa(\cpu|theCpuCycle.cycleBranchTaken~q ),
	.datab(\cpu|myAddr~2_combout ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu|nextAddr.nextAddrHold~3_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr22~0 .lut_mask = 16'hFFB0;
defparam \cpu|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \cpu|myAddr[9]~9 (
// Equation(s):
// \cpu|myAddr[9]~9_combout  = (!\c_g0|phase0~q  & !\cpu|WideOr22~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|phase0~q ),
	.datad(\cpu|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\cpu|myAddr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[9]~9 .lut_mask = 16'h000F;
defparam \cpu|myAddr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \cpu|myAddr[10] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector57~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[10] .is_wysiwyg = "true";
defparam \cpu|myAddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \cpu|myAddrIncrH[3]~6 (
// Equation(s):
// \cpu|myAddrIncrH[3]~6_combout  = (\cpu|myAddr [11] & (!\cpu|myAddrIncrH[2]~5 )) # (!\cpu|myAddr [11] & ((\cpu|myAddrIncrH[2]~5 ) # (GND)))
// \cpu|myAddrIncrH[3]~7  = CARRY((!\cpu|myAddrIncrH[2]~5 ) # (!\cpu|myAddr [11]))

	.dataa(gnd),
	.datab(\cpu|myAddr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[2]~5 ),
	.combout(\cpu|myAddrIncrH[3]~6_combout ),
	.cout(\cpu|myAddrIncrH[3]~7 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncrH[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \cpu|myAddrIncrH[4]~8 (
// Equation(s):
// \cpu|myAddrIncrH[4]~8_combout  = (\cpu|myAddr [12] & (\cpu|myAddrIncrH[3]~7  $ (GND))) # (!\cpu|myAddr [12] & (!\cpu|myAddrIncrH[3]~7  & VCC))
// \cpu|myAddrIncrH[4]~9  = CARRY((\cpu|myAddr [12] & !\cpu|myAddrIncrH[3]~7 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[3]~7 ),
	.combout(\cpu|myAddrIncrH[4]~8_combout ),
	.cout(\cpu|myAddrIncrH[4]~9 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[4]~8 .lut_mask = 16'hC30C;
defparam \cpu|myAddrIncrH[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \cpu|myAddrIncrH[5]~10 (
// Equation(s):
// \cpu|myAddrIncrH[5]~10_combout  = (\cpu|myAddr [13] & (!\cpu|myAddrIncrH[4]~9 )) # (!\cpu|myAddr [13] & ((\cpu|myAddrIncrH[4]~9 ) # (GND)))
// \cpu|myAddrIncrH[5]~11  = CARRY((!\cpu|myAddrIncrH[4]~9 ) # (!\cpu|myAddr [13]))

	.dataa(\cpu|myAddr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[4]~9 ),
	.combout(\cpu|myAddrIncrH[5]~10_combout ),
	.cout(\cpu|myAddrIncrH[5]~11 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[5]~10 .lut_mask = 16'h5A5F;
defparam \cpu|myAddrIncrH[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \cpu|myAddrIncrH[6]~12 (
// Equation(s):
// \cpu|myAddrIncrH[6]~12_combout  = (\cpu|myAddr [14] & (\cpu|myAddrIncrH[5]~11  $ (GND))) # (!\cpu|myAddr [14] & (!\cpu|myAddrIncrH[5]~11  & VCC))
// \cpu|myAddrIncrH[6]~13  = CARRY((\cpu|myAddr [14] & !\cpu|myAddrIncrH[5]~11 ))

	.dataa(\cpu|myAddr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncrH[5]~11 ),
	.combout(\cpu|myAddrIncrH[6]~12_combout ),
	.cout(\cpu|myAddrIncrH[6]~13 ));
// synopsys translate_off
defparam \cpu|myAddrIncrH[6]~12 .lut_mask = 16'hA50A;
defparam \cpu|myAddrIncrH[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \cpu|Mux66~0 (
// Equation(s):
// \cpu|Mux66~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # (!\cpu|nextOpcInfo[41]~0_combout )))) # 
// (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|nextOpcInfo[41]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux66~0 .lut_mask = 16'h8AC0;
defparam \cpu|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \cpu|Mux66~1 (
// Equation(s):
// \cpu|Mux66~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & (\cpu|Mux66~0_combout  & \cpu|Mux38~2_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datac(\cpu|Mux66~0_combout ),
	.datad(\cpu|Mux38~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux66~1 .lut_mask = 16'h4000;
defparam \cpu|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \cpu|opcInfo[32] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux66~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[32] .is_wysiwyg = "true";
defparam \cpu|opcInfo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \cpu|Selector20~2 (
// Equation(s):
// \cpu|Selector20~2_combout  = (\cpu|myAddrIncrH[6]~12_combout ) # (!\cpu|opcInfo [32])

	.dataa(\cpu|myAddrIncrH[6]~12_combout ),
	.datab(gnd),
	.datac(\cpu|opcInfo [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector20~2 .lut_mask = 16'hAFAF;
defparam \cpu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \cpu|WideNor2 (
// Equation(s):
// \cpu|WideNor2~combout  = (\cpu|nextCpuCycle.cycleStack3~0_combout ) # ((\cpu|Selector8~1_combout ) # (\cpu|Selector5~2_combout ))

	.dataa(gnd),
	.datab(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.datac(\cpu|Selector8~1_combout ),
	.datad(\cpu|Selector5~2_combout ),
	.cin(gnd),
	.combout(\cpu|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor2 .lut_mask = 16'hFFFC;
defparam \cpu|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \cpu|doReg[1]~0 (
// Equation(s):
// \cpu|doReg[1]~0_combout  = (!\cpu|nextCpuCycle.cycleStack3~0_combout  & !\cpu|Selector5~2_combout )

	.dataa(gnd),
	.datab(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.datac(gnd),
	.datad(\cpu|Selector5~2_combout ),
	.cin(gnd),
	.combout(\cpu|doReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|doReg[1]~0 .lut_mask = 16'h0033;
defparam \cpu|doReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \cpu|myAddrIncr[11]~22 (
// Equation(s):
// \cpu|myAddrIncr[11]~22_combout  = (\cpu|myAddr [11] & (!\cpu|myAddrIncr[10]~21 )) # (!\cpu|myAddr [11] & ((\cpu|myAddrIncr[10]~21 ) # (GND)))
// \cpu|myAddrIncr[11]~23  = CARRY((!\cpu|myAddrIncr[10]~21 ) # (!\cpu|myAddr [11]))

	.dataa(\cpu|myAddr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[10]~21 ),
	.combout(\cpu|myAddrIncr[11]~22_combout ),
	.cout(\cpu|myAddrIncr[11]~23 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[11]~22 .lut_mask = 16'h5A5F;
defparam \cpu|myAddrIncr[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \cpu|myAddrIncr[12]~24 (
// Equation(s):
// \cpu|myAddrIncr[12]~24_combout  = (\cpu|myAddr [12] & (\cpu|myAddrIncr[11]~23  $ (GND))) # (!\cpu|myAddr [12] & (!\cpu|myAddrIncr[11]~23  & VCC))
// \cpu|myAddrIncr[12]~25  = CARRY((\cpu|myAddr [12] & !\cpu|myAddrIncr[11]~23 ))

	.dataa(\cpu|myAddr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[11]~23 ),
	.combout(\cpu|myAddrIncr[12]~24_combout ),
	.cout(\cpu|myAddrIncr[12]~25 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[12]~24 .lut_mask = 16'hA50A;
defparam \cpu|myAddrIncr[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \cpu|myAddrIncr[13]~26 (
// Equation(s):
// \cpu|myAddrIncr[13]~26_combout  = (\cpu|myAddr [13] & (!\cpu|myAddrIncr[12]~25 )) # (!\cpu|myAddr [13] & ((\cpu|myAddrIncr[12]~25 ) # (GND)))
// \cpu|myAddrIncr[13]~27  = CARRY((!\cpu|myAddrIncr[12]~25 ) # (!\cpu|myAddr [13]))

	.dataa(gnd),
	.datab(\cpu|myAddr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[12]~25 ),
	.combout(\cpu|myAddrIncr[13]~26_combout ),
	.cout(\cpu|myAddrIncr[13]~27 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[13]~26 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \cpu|myAddrIncr[14]~28 (
// Equation(s):
// \cpu|myAddrIncr[14]~28_combout  = (\cpu|myAddr [14] & (\cpu|myAddrIncr[13]~27  $ (GND))) # (!\cpu|myAddr [14] & (!\cpu|myAddrIncr[13]~27  & VCC))
// \cpu|myAddrIncr[14]~29  = CARRY((\cpu|myAddr [14] & !\cpu|myAddrIncr[13]~27 ))

	.dataa(\cpu|myAddr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[13]~27 ),
	.combout(\cpu|myAddrIncr[14]~28_combout ),
	.cout(\cpu|myAddrIncr[14]~29 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[14]~28 .lut_mask = 16'hA50A;
defparam \cpu|myAddrIncr[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[14]~28_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\cpu|myAddr [14]),
	.datac(\cpu|myAddrIncr[14]~28_combout ),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector29~0 .lut_mask = 16'hF0CC;
defparam \cpu|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \cpu|PC[14] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[14] .is_wysiwyg = "true";
defparam \cpu|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \cpu|Mux59~1 (
// Equation(s):
// \cpu|Mux59~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux48~0_combout  & \cpu|Mux59~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|Mux48~0_combout ),
	.datac(gnd),
	.datad(\cpu|Mux59~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~1 .lut_mask = 16'h4400;
defparam \cpu|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \cpu|opcInfo[25] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux59~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[25] .is_wysiwyg = "true";
defparam \cpu|opcInfo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \cpu|doReg[1]~1 (
// Equation(s):
// \cpu|doReg[1]~1_combout  = (\cpu|Selector5~2_combout ) # ((\cpu|opcInfo [25] & !\cpu|nextCpuCycle.cycleStack3~0_combout ))

	.dataa(gnd),
	.datab(\cpu|opcInfo [25]),
	.datac(\cpu|Selector5~2_combout ),
	.datad(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.cin(gnd),
	.combout(\cpu|doReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|doReg[1]~1 .lut_mask = 16'hF0FC;
defparam \cpu|doReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \cpu|Selector20~0 (
// Equation(s):
// \cpu|Selector20~0_combout  = (\cpu|doReg[1]~0_combout  & (\cpu|doReg[1]~1_combout )) # (!\cpu|doReg[1]~0_combout  & ((\cpu|doReg[1]~1_combout  & ((\cpu_data_in[6]~26_combout ))) # (!\cpu|doReg[1]~1_combout  & (\cpu|PC [6]))))

	.dataa(\cpu|doReg[1]~0_combout ),
	.datab(\cpu|doReg[1]~1_combout ),
	.datac(\cpu|PC [6]),
	.datad(\cpu_data_in[6]~26_combout ),
	.cin(gnd),
	.combout(\cpu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector20~0 .lut_mask = 16'hDC98;
defparam \cpu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \cpu|Selector20~1 (
// Equation(s):
// \cpu|Selector20~1_combout  = (\cpu|doReg[1]~0_combout  & ((\cpu|Selector20~0_combout  & (\cpu|myAddrIncr[14]~28_combout )) # (!\cpu|Selector20~0_combout  & ((\cpu|PC [14]))))) # (!\cpu|doReg[1]~0_combout  & (((\cpu|Selector20~0_combout ))))

	.dataa(\cpu|doReg[1]~0_combout ),
	.datab(\cpu|myAddrIncr[14]~28_combout ),
	.datac(\cpu|PC [14]),
	.datad(\cpu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector20~1 .lut_mask = 16'hDDA0;
defparam \cpu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \cpu|Selector20~3 (
// Equation(s):
// \cpu|Selector20~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector20~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Selector20~2_combout  & (\cpu|Mux2~2_combout )))

	.dataa(\cpu|Selector20~2_combout ),
	.datab(\cpu|WideNor2~combout ),
	.datac(\cpu|Mux2~2_combout ),
	.datad(\cpu|Selector20~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector20~3 .lut_mask = 16'hEC20;
defparam \cpu|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \cpu|doReg[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[6] .is_wysiwyg = "true";
defparam \cpu|doReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \ram_addr[0]~3 (
// Equation(s):
// \ram_addr[0]~3_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [0]))) # (!\c_g0|phase0~q  & (\c_g0|H [0]))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|H [0]),
	.datad(\cpu|myAddr [0]),
	.cin(gnd),
	.combout(\ram_addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[0]~3 .lut_mask = 16'hFC30;
defparam \ram_addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \ram_addr[1]~4 (
// Equation(s):
// \ram_addr[1]~4_combout  = (\c_g0|phase0~q  & (\cpu|myAddr [1])) # (!\c_g0|phase0~q  & ((\c_g0|H [1])))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [1]),
	.datad(\c_g0|H [1]),
	.cin(gnd),
	.combout(\ram_addr[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[1]~4 .lut_mask = 16'hF3C0;
defparam \ram_addr[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \ram_addr[2]~5 (
// Equation(s):
// \ram_addr[2]~5_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [2]))) # (!\c_g0|phase0~q  & (\c_g0|H [2]))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|H [2]),
	.datad(\cpu|myAddr [2]),
	.cin(gnd),
	.combout(\ram_addr[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[2]~5 .lut_mask = 16'hFC30;
defparam \ram_addr[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \c_g0|Add1~0 (
// Equation(s):
// \c_g0|Add1~0_combout  = \c_g0|V [0] $ (VCC)
// \c_g0|Add1~1  = CARRY(\c_g0|V [0])

	.dataa(gnd),
	.datab(\c_g0|V [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\c_g0|Add1~0_combout ),
	.cout(\c_g0|Add1~1 ));
// synopsys translate_off
defparam \c_g0|Add1~0 .lut_mask = 16'h33CC;
defparam \c_g0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \c_g0|Equal1~0 (
// Equation(s):
// \c_g0|Equal1~0_combout  = (((!\c_g0|Add1~6_combout ) # (!\c_g0|Add1~4_combout )) # (!\c_g0|Add1~0_combout )) # (!\c_g0|Add1~2_combout )

	.dataa(\c_g0|Add1~2_combout ),
	.datab(\c_g0|Add1~0_combout ),
	.datac(\c_g0|Add1~4_combout ),
	.datad(\c_g0|Add1~6_combout ),
	.cin(gnd),
	.combout(\c_g0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Equal1~0 .lut_mask = 16'h7FFF;
defparam \c_g0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \c_g0|V~5 (
// Equation(s):
// \c_g0|V~5_combout  = (\c_g0|Add1~14_combout ) # (!\RESET_N~input_o )

	.dataa(\c_g0|Add1~14_combout ),
	.datab(gnd),
	.datac(\RESET_N~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c_g0|V~5_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~5 .lut_mask = 16'hAFAF;
defparam \c_g0|V~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \c_g0|V~2 (
// Equation(s):
// \c_g0|V~2_combout  = (((!\c_g0|Add0~10_combout ) # (!\c_g0|Add0~6_combout )) # (!\c_g0|Add0~8_combout )) # (!\c_g0|H [6])

	.dataa(\c_g0|H [6]),
	.datab(\c_g0|Add0~8_combout ),
	.datac(\c_g0|Add0~6_combout ),
	.datad(\c_g0|Add0~10_combout ),
	.cin(gnd),
	.combout(\c_g0|V~2_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~2 .lut_mask = 16'h7FFF;
defparam \c_g0|V~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \c_g0|V~3 (
// Equation(s):
// \c_g0|V~3_combout  = (((!\c_g0|Add0~4_combout ) # (!\c_g0|Add0~0_combout )) # (!\c_g0|Add0~12_combout )) # (!\c_g0|Add0~2_combout )

	.dataa(\c_g0|Add0~2_combout ),
	.datab(\c_g0|Add0~12_combout ),
	.datac(\c_g0|Add0~0_combout ),
	.datad(\c_g0|Add0~4_combout ),
	.cin(gnd),
	.combout(\c_g0|V~3_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~3 .lut_mask = 16'h7FFF;
defparam \c_g0|V~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \c_g0|V[2]~4 (
// Equation(s):
// \c_g0|V[2]~4_combout  = ((!\c_g0|V~2_combout  & (\c_g0|V~0_combout  & !\c_g0|V~3_combout ))) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\c_g0|V~2_combout ),
	.datac(\c_g0|V~0_combout ),
	.datad(\c_g0|V~3_combout ),
	.cin(gnd),
	.combout(\c_g0|V[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V[2]~4 .lut_mask = 16'h5575;
defparam \c_g0|V[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \c_g0|V[7] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[7] .is_wysiwyg = "true";
defparam \c_g0|V[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \c_g0|Add1~12 (
// Equation(s):
// \c_g0|Add1~12_combout  = (\c_g0|V [6] & (\c_g0|Add1~11  $ (GND))) # (!\c_g0|V [6] & (!\c_g0|Add1~11  & VCC))
// \c_g0|Add1~13  = CARRY((\c_g0|V [6] & !\c_g0|Add1~11 ))

	.dataa(gnd),
	.datab(\c_g0|V [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~11 ),
	.combout(\c_g0|Add1~12_combout ),
	.cout(\c_g0|Add1~13 ));
// synopsys translate_off
defparam \c_g0|Add1~12 .lut_mask = 16'hC30C;
defparam \c_g0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \c_g0|Add1~14 (
// Equation(s):
// \c_g0|Add1~14_combout  = (\c_g0|V [7] & (!\c_g0|Add1~13 )) # (!\c_g0|V [7] & ((\c_g0|Add1~13 ) # (GND)))
// \c_g0|Add1~15  = CARRY((!\c_g0|Add1~13 ) # (!\c_g0|V [7]))

	.dataa(gnd),
	.datab(\c_g0|V [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~13 ),
	.combout(\c_g0|Add1~14_combout ),
	.cout(\c_g0|Add1~15 ));
// synopsys translate_off
defparam \c_g0|Add1~14 .lut_mask = 16'h3C3F;
defparam \c_g0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \c_g0|Equal1~1 (
// Equation(s):
// \c_g0|Equal1~1_combout  = (((!\c_g0|Add1~8_combout ) # (!\c_g0|Add1~12_combout )) # (!\c_g0|Add1~10_combout )) # (!\c_g0|Add1~14_combout )

	.dataa(\c_g0|Add1~14_combout ),
	.datab(\c_g0|Add1~10_combout ),
	.datac(\c_g0|Add1~12_combout ),
	.datad(\c_g0|Add1~8_combout ),
	.cin(gnd),
	.combout(\c_g0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Equal1~1 .lut_mask = 16'h7FFF;
defparam \c_g0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \c_g0|V~13 (
// Equation(s):
// \c_g0|V~13_combout  = (\RESET_N~input_o  & (\c_g0|Add1~16_combout  & ((\c_g0|Equal1~0_combout ) # (\c_g0|Equal1~1_combout ))))

	.dataa(\c_g0|Equal1~0_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|Equal1~1_combout ),
	.datad(\c_g0|Add1~16_combout ),
	.cin(gnd),
	.combout(\c_g0|V~13_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~13 .lut_mask = 16'hC800;
defparam \c_g0|V~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \c_g0|V[8] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[8] .is_wysiwyg = "true";
defparam \c_g0|V[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \c_g0|Add1~16 (
// Equation(s):
// \c_g0|Add1~16_combout  = \c_g0|Add1~15  $ (!\c_g0|V [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|V [8]),
	.cin(\c_g0|Add1~15 ),
	.combout(\c_g0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add1~16 .lut_mask = 16'hF00F;
defparam \c_g0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \c_g0|V[2]~9 (
// Equation(s):
// \c_g0|V[2]~9_combout  = (\RESET_N~input_o  & ((\c_g0|Equal1~0_combout ) # ((\c_g0|Equal1~1_combout ) # (!\c_g0|Add1~16_combout ))))

	.dataa(\c_g0|Equal1~0_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\c_g0|Equal1~1_combout ),
	.datad(\c_g0|Add1~16_combout ),
	.cin(gnd),
	.combout(\c_g0|V[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V[2]~9 .lut_mask = 16'hC8CC;
defparam \c_g0|V[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \c_g0|V~12 (
// Equation(s):
// \c_g0|V~12_combout  = (\c_g0|Add1~0_combout  & \c_g0|V[2]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|Add1~0_combout ),
	.datad(\c_g0|V[2]~9_combout ),
	.cin(gnd),
	.combout(\c_g0|V~12_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~12 .lut_mask = 16'hF000;
defparam \c_g0|V~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \c_g0|V[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[0] .is_wysiwyg = "true";
defparam \c_g0|V[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \c_g0|Add1~2 (
// Equation(s):
// \c_g0|Add1~2_combout  = (\c_g0|V [1] & (!\c_g0|Add1~1 )) # (!\c_g0|V [1] & ((\c_g0|Add1~1 ) # (GND)))
// \c_g0|Add1~3  = CARRY((!\c_g0|Add1~1 ) # (!\c_g0|V [1]))

	.dataa(\c_g0|V [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~1 ),
	.combout(\c_g0|Add1~2_combout ),
	.cout(\c_g0|Add1~3 ));
// synopsys translate_off
defparam \c_g0|Add1~2 .lut_mask = 16'h5A5F;
defparam \c_g0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \c_g0|V~11 (
// Equation(s):
// \c_g0|V~11_combout  = (\c_g0|Add1~2_combout ) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_N~input_o ),
	.datad(\c_g0|Add1~2_combout ),
	.cin(gnd),
	.combout(\c_g0|V~11_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~11 .lut_mask = 16'hFF0F;
defparam \c_g0|V~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N31
dffeas \c_g0|V[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[1] .is_wysiwyg = "true";
defparam \c_g0|V[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \c_g0|Add1~4 (
// Equation(s):
// \c_g0|Add1~4_combout  = (\c_g0|V [2] & (\c_g0|Add1~3  $ (GND))) # (!\c_g0|V [2] & (!\c_g0|Add1~3  & VCC))
// \c_g0|Add1~5  = CARRY((\c_g0|V [2] & !\c_g0|Add1~3 ))

	.dataa(\c_g0|V [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~3 ),
	.combout(\c_g0|Add1~4_combout ),
	.cout(\c_g0|Add1~5 ));
// synopsys translate_off
defparam \c_g0|Add1~4 .lut_mask = 16'hA50A;
defparam \c_g0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \c_g0|V~10 (
// Equation(s):
// \c_g0|V~10_combout  = (\c_g0|Add1~4_combout  & \c_g0|V[2]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|Add1~4_combout ),
	.datad(\c_g0|V[2]~9_combout ),
	.cin(gnd),
	.combout(\c_g0|V~10_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~10 .lut_mask = 16'hF000;
defparam \c_g0|V~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \c_g0|V[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[2] .is_wysiwyg = "true";
defparam \c_g0|V[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \c_g0|Add1~6 (
// Equation(s):
// \c_g0|Add1~6_combout  = (\c_g0|V [3] & (!\c_g0|Add1~5 )) # (!\c_g0|V [3] & ((\c_g0|Add1~5 ) # (GND)))
// \c_g0|Add1~7  = CARRY((!\c_g0|Add1~5 ) # (!\c_g0|V [3]))

	.dataa(gnd),
	.datab(\c_g0|V [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~5 ),
	.combout(\c_g0|Add1~6_combout ),
	.cout(\c_g0|Add1~7 ));
// synopsys translate_off
defparam \c_g0|Add1~6 .lut_mask = 16'h3C3F;
defparam \c_g0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \c_g0|V~8 (
// Equation(s):
// \c_g0|V~8_combout  = (\c_g0|Add1~6_combout ) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|Add1~6_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\c_g0|V~8_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~8 .lut_mask = 16'hF0FF;
defparam \c_g0|V~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \c_g0|V[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[3] .is_wysiwyg = "true";
defparam \c_g0|V[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \c_g0|Add1~8 (
// Equation(s):
// \c_g0|Add1~8_combout  = (\c_g0|V [4] & (\c_g0|Add1~7  $ (GND))) # (!\c_g0|V [4] & (!\c_g0|Add1~7  & VCC))
// \c_g0|Add1~9  = CARRY((\c_g0|V [4] & !\c_g0|Add1~7 ))

	.dataa(\c_g0|V [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~7 ),
	.combout(\c_g0|Add1~8_combout ),
	.cout(\c_g0|Add1~9 ));
// synopsys translate_off
defparam \c_g0|Add1~8 .lut_mask = 16'hA50A;
defparam \c_g0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \c_g0|V~7 (
// Equation(s):
// \c_g0|V~7_combout  = (\c_g0|Add1~8_combout ) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|Add1~8_combout ),
	.cin(gnd),
	.combout(\c_g0|V~7_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~7 .lut_mask = 16'hFF55;
defparam \c_g0|V~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N9
dffeas \c_g0|V[4] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c_g0|V~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[4] .is_wysiwyg = "true";
defparam \c_g0|V[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \c_g0|Add1~10 (
// Equation(s):
// \c_g0|Add1~10_combout  = (\c_g0|V [5] & (!\c_g0|Add1~9 )) # (!\c_g0|V [5] & ((\c_g0|Add1~9 ) # (GND)))
// \c_g0|Add1~11  = CARRY((!\c_g0|Add1~9 ) # (!\c_g0|V [5]))

	.dataa(gnd),
	.datab(\c_g0|V [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add1~9 ),
	.combout(\c_g0|Add1~10_combout ),
	.cout(\c_g0|Add1~11 ));
// synopsys translate_off
defparam \c_g0|Add1~10 .lut_mask = 16'h3C3F;
defparam \c_g0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \c_g0|V~6 (
// Equation(s):
// \c_g0|V~6_combout  = (\c_g0|Add1~10_combout ) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|Add1~10_combout ),
	.cin(gnd),
	.combout(\c_g0|V~6_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~6 .lut_mask = 16'hFF55;
defparam \c_g0|V~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N19
dffeas \c_g0|V[5] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c_g0|V~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[5] .is_wysiwyg = "true";
defparam \c_g0|V[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \c_g0|V~1 (
// Equation(s):
// \c_g0|V~1_combout  = (\c_g0|Add1~12_combout ) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c_g0|Add1~12_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\c_g0|V~1_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|V~1 .lut_mask = 16'hF0FF;
defparam \c_g0|V~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \c_g0|V[6] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\c_g0|V~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|V[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c_g0|V [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c_g0|V[6] .is_wysiwyg = "true";
defparam \c_g0|V[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \c_g0|Add2~0 (
// Equation(s):
// \c_g0|Add2~0_combout  = (\c_g0|H [3] & ((\c_g0|V [6]) # (GND))) # (!\c_g0|H [3] & (\c_g0|V [6] $ (VCC)))
// \c_g0|Add2~1  = CARRY((\c_g0|H [3]) # (\c_g0|V [6]))

	.dataa(\c_g0|H [3]),
	.datab(\c_g0|V [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\c_g0|Add2~0_combout ),
	.cout(\c_g0|Add2~1 ));
// synopsys translate_off
defparam \c_g0|Add2~0 .lut_mask = 16'h99EE;
defparam \c_g0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \c_g0|Add2~2 (
// Equation(s):
// \c_g0|Add2~2_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [3]))) # (!\c_g0|phase0~q  & (\c_g0|Add2~0_combout ))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|Add2~0_combout ),
	.datad(\cpu|myAddr [3]),
	.cin(gnd),
	.combout(\c_g0|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add2~2 .lut_mask = 16'hFC30;
defparam \c_g0|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \c_g0|Add2~3 (
// Equation(s):
// \c_g0|Add2~3_combout  = (\c_g0|H [4] & ((\c_g0|V [7] & (\c_g0|Add2~1  & VCC)) # (!\c_g0|V [7] & (!\c_g0|Add2~1 )))) # (!\c_g0|H [4] & ((\c_g0|V [7] & (!\c_g0|Add2~1 )) # (!\c_g0|V [7] & ((\c_g0|Add2~1 ) # (GND)))))
// \c_g0|Add2~4  = CARRY((\c_g0|H [4] & (!\c_g0|V [7] & !\c_g0|Add2~1 )) # (!\c_g0|H [4] & ((!\c_g0|Add2~1 ) # (!\c_g0|V [7]))))

	.dataa(\c_g0|H [4]),
	.datab(\c_g0|V [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add2~1 ),
	.combout(\c_g0|Add2~3_combout ),
	.cout(\c_g0|Add2~4 ));
// synopsys translate_off
defparam \c_g0|Add2~3 .lut_mask = 16'h9617;
defparam \c_g0|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \c_g0|Add2~5 (
// Equation(s):
// \c_g0|Add2~5_combout  = (\c_g0|phase0~q  & (\cpu|myAddr [4])) # (!\c_g0|phase0~q  & ((\c_g0|Add2~3_combout )))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [4]),
	.datad(\c_g0|Add2~3_combout ),
	.cin(gnd),
	.combout(\c_g0|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add2~5 .lut_mask = 16'hF3C0;
defparam \c_g0|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \c_g0|Add2~6 (
// Equation(s):
// \c_g0|Add2~6_combout  = ((\c_g0|H [5] $ (\c_g0|V [6] $ (\c_g0|Add2~4 )))) # (GND)
// \c_g0|Add2~7  = CARRY((\c_g0|H [5] & (\c_g0|V [6] & !\c_g0|Add2~4 )) # (!\c_g0|H [5] & ((\c_g0|V [6]) # (!\c_g0|Add2~4 ))))

	.dataa(\c_g0|H [5]),
	.datab(\c_g0|V [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\c_g0|Add2~4 ),
	.combout(\c_g0|Add2~6_combout ),
	.cout(\c_g0|Add2~7 ));
// synopsys translate_off
defparam \c_g0|Add2~6 .lut_mask = 16'h964D;
defparam \c_g0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \c_g0|Add2~8 (
// Equation(s):
// \c_g0|Add2~8_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [5]))) # (!\c_g0|phase0~q  & (\c_g0|Add2~6_combout ))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|Add2~6_combout ),
	.datad(\cpu|myAddr [5]),
	.cin(gnd),
	.combout(\c_g0|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add2~8 .lut_mask = 16'hFC30;
defparam \c_g0|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \c_g0|Add2~9 (
// Equation(s):
// \c_g0|Add2~9_combout  = \c_g0|H [5] $ (\c_g0|Add2~7  $ (!\c_g0|V [7]))

	.dataa(\c_g0|H [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\c_g0|V [7]),
	.cin(\c_g0|Add2~7 ),
	.combout(\c_g0|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add2~9 .lut_mask = 16'h5AA5;
defparam \c_g0|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \c_g0|Add2~11 (
// Equation(s):
// \c_g0|Add2~11_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [6]))) # (!\c_g0|phase0~q  & (\c_g0|Add2~9_combout ))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|Add2~9_combout ),
	.datad(\cpu|myAddr [6]),
	.cin(gnd),
	.combout(\c_g0|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|Add2~11 .lut_mask = 16'hFC30;
defparam \c_g0|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \ram_addr[7]~6 (
// Equation(s):
// \ram_addr[7]~6_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [7]))) # (!\c_g0|phase0~q  & (\c_g0|V [3]))

	.dataa(\c_g0|V [3]),
	.datab(\c_g0|phase0~q ),
	.datac(gnd),
	.datad(\cpu|myAddr [7]),
	.cin(gnd),
	.combout(\ram_addr[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[7]~6 .lut_mask = 16'hEE22;
defparam \ram_addr[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \ram_addr[8]~7 (
// Equation(s):
// \ram_addr[8]~7_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [8]))) # (!\c_g0|phase0~q  & (\c_g0|V [4]))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|V [4]),
	.datad(\cpu|myAddr [8]),
	.cin(gnd),
	.combout(\ram_addr[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[8]~7 .lut_mask = 16'hFC30;
defparam \ram_addr[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \ram_addr[9]~8 (
// Equation(s):
// \ram_addr[9]~8_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [9]))) # (!\c_g0|phase0~q  & (\c_g0|V [5]))

	.dataa(\c_g0|V [5]),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_addr[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[9]~8 .lut_mask = 16'hE2E2;
defparam \ram_addr[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \c_g0|rasn_q0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c_g0|rasn_q0~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c_g0|rasn_q0~clkctrl_outclk ));
// synopsys translate_off
defparam \c_g0|rasn_q0~clkctrl .clock_type = "global clock";
defparam \c_g0|rasn_q0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \soft_switches[0]~0 (
// Equation(s):
// \soft_switches[0]~0_combout  = (\cpu|myAddr [6] & (!\cpu|myAddr [3] & \c_g0|phase0~q ))

	.dataa(\cpu|myAddr [6]),
	.datab(\cpu|myAddr [3]),
	.datac(gnd),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\soft_switches[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[0]~0 .lut_mask = 16'h2200;
defparam \soft_switches[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N16
cycloneive_lcell_comb \io_select~2 (
// Equation(s):
// \io_select~2_combout  = (!\cpu|myAddr [13] & (!\cpu|myAddr [12] & !\cpu|myAddr [11]))

	.dataa(gnd),
	.datab(\cpu|myAddr [13]),
	.datac(\cpu|myAddr [12]),
	.datad(\cpu|myAddr [11]),
	.cin(gnd),
	.combout(\io_select~2_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~2 .lut_mask = 16'h0003;
defparam \io_select~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N28
cycloneive_lcell_comb \Decoder13~0 (
// Equation(s):
// \Decoder13~0_combout  = (\cpu|myAddr [14] & \cpu|myAddr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddr [14]),
	.datad(\cpu|myAddr [15]),
	.cin(gnd),
	.combout(\Decoder13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder13~0 .lut_mask = 16'hF000;
defparam \Decoder13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N20
cycloneive_lcell_comb \read_key~0 (
// Equation(s):
// \read_key~0_combout  = (\io_select~2_combout  & (\Decoder13~0_combout  & (!\cpu|myAddr [7] & \io_select~3_combout )))

	.dataa(\io_select~2_combout ),
	.datab(\Decoder13~0_combout ),
	.datac(\cpu|myAddr [7]),
	.datad(\io_select~3_combout ),
	.cin(gnd),
	.combout(\read_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \read_key~0 .lut_mask = 16'h0800;
defparam \read_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \soft_switches[0]~1 (
// Equation(s):
// \soft_switches[0]~1_combout  = (\soft_switches[0]~0_combout  & (!\cpu|myAddr [5] & (\cpu|myAddr [4] & \read_key~0_combout )))

	.dataa(\soft_switches[0]~0_combout ),
	.datab(\cpu|myAddr [5]),
	.datac(\cpu|myAddr [4]),
	.datad(\read_key~0_combout ),
	.cin(gnd),
	.combout(\soft_switches[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[0]~1 .lut_mask = 16'h2000;
defparam \soft_switches[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \soft_switches[1]~4 (
// Equation(s):
// \soft_switches[1]~4_combout  = (\cpu|myAddr [0] & (\cpu|myAddr [1] & \soft_switches[0]~1_combout ))

	.dataa(\cpu|myAddr [0]),
	.datab(gnd),
	.datac(\cpu|myAddr [1]),
	.datad(\soft_switches[0]~1_combout ),
	.cin(gnd),
	.combout(\soft_switches[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[1]~4 .lut_mask = 16'hA000;
defparam \soft_switches[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \soft_switches[1]~6 (
// Equation(s):
// \soft_switches[1]~6_combout  = (\cpu|myAddr [2] & (((soft_switches[1])))) # (!\cpu|myAddr [2] & ((\soft_switches[1]~4_combout ) # ((!\soft_switches[1]~5_combout  & soft_switches[1]))))

	.dataa(\cpu|myAddr [2]),
	.datab(\soft_switches[1]~5_combout ),
	.datac(soft_switches[1]),
	.datad(\soft_switches[1]~4_combout ),
	.cin(gnd),
	.combout(\soft_switches[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[1]~6 .lut_mask = 16'hF5B0;
defparam \soft_switches[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \soft_switches[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\soft_switches[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(soft_switches[1]),
	.prn(vcc));
// synopsys translate_off
defparam \soft_switches[1] .is_wysiwyg = "true";
defparam \soft_switches[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \soft_switches[0]~2 (
// Equation(s):
// \soft_switches[0]~2_combout  = (!\cpu|myAddr [2] & !\cpu|myAddr [1])

	.dataa(\cpu|myAddr [2]),
	.datab(gnd),
	.datac(\cpu|myAddr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\soft_switches[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[0]~2 .lut_mask = 16'h0505;
defparam \soft_switches[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \soft_switches[0]~3 (
// Equation(s):
// \soft_switches[0]~3_combout  = (\soft_switches[0]~1_combout  & ((\soft_switches[0]~2_combout  & (\cpu|myAddr [0])) # (!\soft_switches[0]~2_combout  & ((soft_switches[0]))))) # (!\soft_switches[0]~1_combout  & (((soft_switches[0]))))

	.dataa(\cpu|myAddr [0]),
	.datab(\soft_switches[0]~1_combout ),
	.datac(soft_switches[0]),
	.datad(\soft_switches[0]~2_combout ),
	.cin(gnd),
	.combout(\soft_switches[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[0]~3 .lut_mask = 16'hB8F0;
defparam \soft_switches[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \soft_switches[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\soft_switches[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(soft_switches[0]),
	.prn(vcc));
// synopsys translate_off
defparam \soft_switches[0] .is_wysiwyg = "true";
defparam \soft_switches[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \vid_gen|comb~0 (
// Equation(s):
// \vid_gen|comb~0_combout  = (!soft_switches[0] & (((!\c_g0|V [7]) # (!\c_g0|V [5])) # (!soft_switches[1])))

	.dataa(soft_switches[1]),
	.datab(\c_g0|V [5]),
	.datac(soft_switches[0]),
	.datad(\c_g0|V [7]),
	.cin(gnd),
	.combout(\vid_gen|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|comb~0 .lut_mask = 16'h070F;
defparam \vid_gen|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \vid_gen|b5|q[0] (
	.clk(\c_g0|rasn_q0~clkctrl_outclk ),
	.d(\vid_gen|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b5|q[0] .is_wysiwyg = "true";
defparam \vid_gen|b5|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \vid_gen|b8_1|q~0 (
// Equation(s):
// \vid_gen|b8_1|q~0_combout  = (\RESET_N~input_o  & \vid_gen|b5|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_N~input_o ),
	.datad(\vid_gen|b5|q [0]),
	.cin(gnd),
	.combout(\vid_gen|b8_1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b8_1|q~0 .lut_mask = 16'hF000;
defparam \vid_gen|b8_1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \vid_gen|b8_1|q[0] (
	.clk(\c_g0|rasn_q0~clkctrl_outclk ),
	.d(\vid_gen|b8_1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b8_1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b8_1|q[0] .is_wysiwyg = "true";
defparam \vid_gen|b8_1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \vid_gen|b8_2|q~0 (
// Equation(s):
// \vid_gen|b8_2|q~0_combout  = (\RESET_N~input_o  & \vid_gen|b8_1|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET_N~input_o ),
	.datad(\vid_gen|b8_1|q [0]),
	.cin(gnd),
	.combout(\vid_gen|b8_2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b8_2|q~0 .lut_mask = 16'hF000;
defparam \vid_gen|b8_2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \vid_gen|b8_2|q[0] (
	.clk(\c_g0|rasn_q0~clkctrl_outclk ),
	.d(\vid_gen|b8_2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b8_2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b8_2|q[0] .is_wysiwyg = "true";
defparam \vid_gen|b8_2|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \ram_addr[10]~9 (
// Equation(s):
// \ram_addr[10]~9_combout  = (\vid_gen|b8_2|q [0] & ((soft_switches[3] & ((\c_g0|V [0]))) # (!soft_switches[3] & (!soft_switches[2])))) # (!\vid_gen|b8_2|q [0] & (((!soft_switches[2]))))

	.dataa(\vid_gen|b8_2|q [0]),
	.datab(soft_switches[3]),
	.datac(soft_switches[2]),
	.datad(\c_g0|V [0]),
	.cin(gnd),
	.combout(\ram_addr[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[10]~9 .lut_mask = 16'h8F07;
defparam \ram_addr[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \ram_addr[10]~10 (
// Equation(s):
// \ram_addr[10]~10_combout  = (\c_g0|phase0~q  & (\cpu|myAddr [10])) # (!\c_g0|phase0~q  & ((\ram_addr[10]~9_combout )))

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [10]),
	.datad(\ram_addr[10]~9_combout ),
	.cin(gnd),
	.combout(\ram_addr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[10]~10 .lut_mask = 16'hF3C0;
defparam \ram_addr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \ram_addr[11]~11 (
// Equation(s):
// \ram_addr[11]~11_combout  = (\vid_gen|b8_2|q [0] & ((soft_switches[3] & ((\c_g0|V [1]))) # (!soft_switches[3] & (soft_switches[2])))) # (!\vid_gen|b8_2|q [0] & (((soft_switches[2]))))

	.dataa(\vid_gen|b8_2|q [0]),
	.datab(soft_switches[3]),
	.datac(soft_switches[2]),
	.datad(\c_g0|V [1]),
	.cin(gnd),
	.combout(\ram_addr[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[11]~11 .lut_mask = 16'hF870;
defparam \ram_addr[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \ram_addr[11]~12 (
// Equation(s):
// \ram_addr[11]~12_combout  = (\c_g0|phase0~q  & ((\cpu|myAddr [11]))) # (!\c_g0|phase0~q  & (\ram_addr[11]~11_combout ))

	.dataa(\ram_addr[11]~11_combout ),
	.datab(\c_g0|phase0~q ),
	.datac(gnd),
	.datad(\cpu|myAddr [11]),
	.cin(gnd),
	.combout(\ram_addr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[11]~12 .lut_mask = 16'hEE22;
defparam \ram_addr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \vid_gen|HBL~0 (
// Equation(s):
// \vid_gen|HBL~0_combout  = (\c_g0|H [5]) # ((\c_g0|H [4] & \c_g0|H [3]))

	.dataa(gnd),
	.datab(\c_g0|H [5]),
	.datac(\c_g0|H [4]),
	.datad(\c_g0|H [3]),
	.cin(gnd),
	.combout(\vid_gen|HBL~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|HBL~0 .lut_mask = 16'hFCCC;
defparam \vid_gen|HBL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \ram_addr[12]~13 (
// Equation(s):
// \ram_addr[12]~13_combout  = (!\c_g0|phase0~q  & ((\vid_gen|HIRES~combout  & (\c_g0|V [2])) # (!\vid_gen|HIRES~combout  & ((!\vid_gen|HBL~0_combout )))))

	.dataa(\c_g0|V [2]),
	.datab(\c_g0|phase0~q ),
	.datac(\vid_gen|HIRES~combout ),
	.datad(\vid_gen|HBL~0_combout ),
	.cin(gnd),
	.combout(\ram_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[12]~13 .lut_mask = 16'h2023;
defparam \ram_addr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \ram_addr[12]~14 (
// Equation(s):
// \ram_addr[12]~14_combout  = (\ram_addr[12]~13_combout ) # ((\cpu|myAddr [12] & \c_g0|phase0~q ))

	.dataa(\cpu|myAddr [12]),
	.datab(gnd),
	.datac(\c_g0|phase0~q ),
	.datad(\ram_addr[12]~13_combout ),
	.cin(gnd),
	.combout(\ram_addr[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[12]~14 .lut_mask = 16'hFFA0;
defparam \ram_addr[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  = (\c_g0|phase0~q  & (\cpu|myAddr [13] & (!\c_g0|rasn_q0~q  & \cpu|theWe~q )))

	.dataa(\c_g0|phase0~q ),
	.datab(\cpu|myAddr [13]),
	.datac(\c_g0|rasn_q0~q ),
	.datad(\cpu|theWe~q ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0 .lut_mask = 16'h0800;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout  = (\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  & (\cpu|myAddr [15] & \cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datac(\cpu|myAddr [15]),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2 .lut_mask = 16'hC000;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout  = (\cpu|myAddr [15] & (\c_g0|phase0~q  & (\ram_addr[14]~2_combout  & \ram_addr[13]~0_combout )))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2 .lut_mask = 16'h8000;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40 .lut_mask = 16'hA820;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout  = (\cpu|myAddr [15] & (\c_g0|phase0~q  & (!\ram_addr[14]~2_combout  & !\ram_addr[13]~0_combout )))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2 .lut_mask = 16'h0008;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout  = (\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  & (\cpu|myAddr [15] & !\cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datac(\cpu|myAddr [15]),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0 .lut_mask = 16'h00C0;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout  = (\cpu|myAddr [15] & (\c_g0|phase0~q  & (!\ram_addr[14]~2_combout  & \ram_addr[13]~0_combout )))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2 .lut_mask = 16'h0800;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a46~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout  = (\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  & (!\cpu|myAddr [15] & \cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datac(\cpu|myAddr [15]),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0 .lut_mask = 16'h0C00;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout  = (\ram_addr[14]~2_combout  & (!\ram_addr[13]~0_combout  & ((!\c_g0|phase0~q ) # (!\cpu|myAddr [15]))))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2 .lut_mask = 16'h0070;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout  = (!\cpu|myAddr [15] & (\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  & \cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\cpu|myAddr [15]),
	.datac(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0 .lut_mask = 16'h3000;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout  = (\ram_addr[14]~2_combout  & (\ram_addr[13]~0_combout  & ((!\c_g0|phase0~q ) # (!\cpu|myAddr [15]))))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2 .lut_mask = 16'h7000;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37 .lut_mask = 16'hA820;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout  = (!\cpu|myAddr [15] & (\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  & !\cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\cpu|myAddr [15]),
	.datac(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1 .lut_mask = 16'h0030;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3] = (!\ram_addr[14]~2_combout  & (!\ram_addr[13]~0_combout  & ((!\c_g0|phase0~q ) # (!\cpu|myAddr [15]))))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 16'h0007;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout  = (\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout  & (!\cpu|myAddr [15] & !\cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datac(\cpu|myAddr [15]),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1 .lut_mask = 16'h000C;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout  = (!\ram_addr[14]~2_combout  & (\ram_addr[13]~0_combout  & ((!\c_g0|phase0~q ) # (!\cpu|myAddr [15]))))

	.dataa(\cpu|myAddr [15]),
	.datab(\c_g0|phase0~q ),
	.datac(\ram_addr[14]~2_combout ),
	.datad(\ram_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2 .lut_mask = 16'h0700;
defparam \ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [6]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36 .lut_mask = 16'h0E02;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41 .lut_mask = 16'hFFC8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\c_g0|ax_q1~q  & (!\c_g0|casn_q2~q  & !\c_g0|rasn_q0~q ))

	.dataa(\c_g0|ax_q1~q ),
	.datab(\c_g0|casn_q2~q ),
	.datac(gnd),
	.datad(\c_g0|rasn_q0~q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0022;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \ram_data_out_l[6] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[6] .is_wysiwyg = "true";
defparam \ram_data_out_l[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \cpu_data_in[6]~17 (
// Equation(s):
// \cpu_data_in[6]~17_combout  = (\cpu_data_in[2]~2_combout  & (((\cpu_data_in[2]~1_combout ) # (ram_data_out_l[6])))) # (!\cpu_data_in[2]~2_combout  & (\keyboard_data_l[6]~input_o  & (!\cpu_data_in[2]~1_combout )))

	.dataa(\keyboard_data_l[6]~input_o ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(\cpu_data_in[2]~1_combout ),
	.datad(ram_data_out_l[6]),
	.cin(gnd),
	.combout(\cpu_data_in[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[6]~17 .lut_mask = 16'hCEC2;
defparam \cpu_data_in[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \cpu|myAddr[12]~_wirecell (
// Equation(s):
// \cpu|myAddr[12]~_wirecell_combout  = !\cpu|myAddr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|myAddr[12]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[12]~_wirecell .lut_mask = 16'h0F0F;
defparam \cpu|myAddr[12]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hD8AD2A940000091A3621273A10220C0A810386C40C86AD028015A241318CD4027DE1696A04C4398358302040E9EADE0F1E160208012000CC0402042BA428C0A2A90F5C444E1C38700289404086220D376C190320B40A7420A00B200A946B4289047084E093BF2C43E1B1DC2231A8082ABAB81D60A8A50200A0040C248082631080B2E0B356AD5259B62AD00060048412FA327034E00484421082B02021008421154888A9C01D4208208A800034114514258237BE0AC0EE092DFE643A20092100121084579FF9A69A603DF084210AA27746C8D1234480E519402100143E05EAAA007900000AD55554C30C30C32AAE83CA001A2082083035000030202040810385;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h2222C101C015803B8DC1335AE306406C35B51B6D0613CDA011C23142B10077132616A1D06BA8A12E580388B34505F52E65AC0D4032E1C5A4CEFAE5AEEAAB84A0DCB752AA230B20681B50404ED252209028410432596002805134EAB4A5C55B2D1641A35515DDC0038EF541C7A20A0AAE102D54698B77780000147B062A10105D54C00040C00970D3333213D04E9021242489004E926E183564927536093583B050039C913A3300000084502142C201A30A20DA2A24600707031D70895B884EC104B2A01C3030006D44FA1A4CA8A4915160EE1444C344008824C922433F2840C02105108209248102A10220A0A30E0FD67E43628EE0506154000021525B40602D;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'hA0730007192CD44216801F100A040022150020D40888706332CEA474D0C2FB1A61F8401040DF285400D29F7A0447BA20BFFB6E00824924999DCE4926AF50F4999570541F07756D75664A09522601B142A5280361A05C00841242400317EF6383227F1FDF6D31C0AEC14C722CB9E200083AA31A8FD344000A2050006D24288802000C402AEEA2226F3117A004854AF17D5309CB684079BD389BDC3851D7025C27C7D236A56EA24210200600C140C4C30986C204C5CE9341A8C9AAEB929A1A8F60B555EB40C4D28DFEF70000050484D9FF60AC5C41094410E93C136931775A14158202FCB4ABAE6DE6D658D5055A6D2BAAA7021E56ACD099D79CC0C5FC1A561C48;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h28C50614E0D249260E345A808DB5B5293189D8137898A8E221A8BF840824309A080EE476C2A6BE057449AE938E48AAD6AAAAA484C4D6474011491B402A4A024589D77038752964EE1CDD68AE008811C5F4D41FB209A48EA4811E0AAB437A5226155B08AA4AA1084AA91FFD3371837564454143488B8AC30968E952F76DCA9A769A52269CD0BD43008610C29122B722448008A3C7C63EFF5FFF5FFBBFFBBFFF7FEFFEDFFF5FFFBFFD7FF6FFFFEFFEDFEFEFFFEFEF3BEF7FDFFFFFFFFFEFFFFE3F0FFFBFBFFFFFFFFFFFFFFFF7FFFF7FFFFFF7DFFEFFFFFFFFFFBEFFFFFFBFEFFFFEDFFFFFFFFFF7FF7DBEBFBFAFBAFB2AEEBEBBFE7EBEAEBFFFFAFFFFEBFAFABF;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hF52E02525003081DB6CB003E04A00393F026C13249CAAAAB736B4BA2098D6318DF3E1E2931434FFF99ADE12484020124D05D4369B4C6B18C47348DA088EF02B59D0128877F8B8774C62200070D032288C59C6269C35507029D926429B9910A339BC74C98378BF555137EF6CC021409160024444300A59243BCFB78E11109DDD93910E90A4B00C207FFFFF7726578B48A45A57086A00001364DB45CD9BFFFBEAB7BAC698A2A663A2F102EB19D42E52D5336DB4927E8C9C60EBBB003F03F907F2F20A4402C221000101402300010119190101010131007E0ECB68CD3F334050DF380043325718CFDC65400100EC8A48D0278330004403081E40013396919110C19;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hF3F51770C500C0618A62AC554F0D7298901E59A4CE0324102822DB6D601378D1F3369D6287B1428D6DC57F785C85AA888AC340BC1C57F785C85AA888AC340BC1B32F89AA320004E3FD03EB9AB588935CC239BAF32B5ACBCB77519C8DF18C3889A931285C0C014E1D11205A124899226188813211124288A68A20400432D5C1F800836B61B6F299C36F3544035DF6F4B5336EAC13326F31112445FA22AAF05511555555655688C7AABBAEEDB5554EEDBAC0371ADB8BBB58496912CCD9DA823D603B10EAD59EC420236ADE4505555F6F765052460C2F100800B0042AF72D1CA80372CFBDFE4B58BCCA1EAD03313FE53304C08152AF8603060C13D632B181092A04;
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & ((\main_rom|rom_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\main_rom|rom_rtl_0|auto_generated|ram_block1a6~portadataout ))

	.dataa(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6 .lut_mask = 16'hFA50;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \cpu_data_in[6]~18 (
// Equation(s):
// \cpu_data_in[6]~18_combout  = (\cpu_data_in[2]~1_combout  & ((\cpu_data_in[6]~17_combout  & ((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout ))) # (!\cpu_data_in[6]~17_combout  & (\peripheral_out[6]~input_o )))) # 
// (!\cpu_data_in[2]~1_combout  & (((\cpu_data_in[6]~17_combout ))))

	.dataa(\peripheral_out[6]~input_o ),
	.datab(\cpu_data_in[2]~1_combout ),
	.datac(\cpu_data_in[6]~17_combout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[6]~18 .lut_mask = 16'hF838;
defparam \cpu_data_in[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[6]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[6]~0_combout  = ((\cpu_data_in[0]~5_combout  & \cpu_data_in[6]~18_combout )) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(gnd),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[6]~18_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[6]~0 .lut_mask = 16'hF555;
defparam \cpu|calcNextOpcode:myNextOpcode[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & \cpu|Mux48~0_combout ))

	.dataa(gnd),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datad(\cpu|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~0 .lut_mask = 16'hC000;
defparam \cpu|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \cpu|opcInfo[23] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[23] .is_wysiwyg = "true";
defparam \cpu|opcInfo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleEnd~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleEnd~0_combout  = (\cpu|opcInfo [23] & \cpu|theCpuCycle.cycleJump~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [23]),
	.datad(\cpu|theCpuCycle.cycleJump~q ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleEnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleEnd~0 .lut_mask = 16'hF000;
defparam \cpu|nextCpuCycle.cycleEnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \cpu|theCpuCycle.cycleEnd (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cycleEnd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleEnd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleEnd .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleEnd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \cpu|nextCpuCycle.cyclePreRead~2 (
// Equation(s):
// \cpu|nextCpuCycle.cyclePreRead~2_combout  = (!\cpu|opcInfo [13] & (\cpu|nextCpuCycle.cyclePreIndirect~0_combout  & !\cpu|opcInfo [21]))

	.dataa(\cpu|opcInfo [13]),
	.datab(\cpu|nextCpuCycle.cyclePreIndirect~0_combout ),
	.datac(gnd),
	.datad(\cpu|opcInfo [21]),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cyclePreRead~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cyclePreRead~2 .lut_mask = 16'h0044;
defparam \cpu|nextCpuCycle.cyclePreRead~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \cpu|nextCpuCycle.cyclePreRead~3 (
// Equation(s):
// \cpu|nextCpuCycle.cyclePreRead~3_combout  = (\cpu|opcInfo [12] & (\cpu|nextCpuCycle.cyclePreRead~2_combout  & ((\cpu|opcInfo [18]) # (\cpu|opcInfo [19]))))

	.dataa(\cpu|opcInfo [12]),
	.datab(\cpu|opcInfo [18]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|nextCpuCycle.cyclePreRead~2_combout ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cyclePreRead~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cyclePreRead~3 .lut_mask = 16'hA800;
defparam \cpu|nextCpuCycle.cyclePreRead~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \cpu|theCpuCycle.cyclePreRead (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cyclePreRead~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cyclePreRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cyclePreRead .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cyclePreRead .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = (\cpu|theCpuCycle.cyclePreRead~q  & (((\cpu|theCpuCycle.cycleJump~q  & !\cpu|opcInfo [23])) # (!\cpu|opcInfo [12]))) # (!\cpu|theCpuCycle.cyclePreRead~q  & (\cpu|theCpuCycle.cycleJump~q  & ((!\cpu|opcInfo [23]))))

	.dataa(\cpu|theCpuCycle.cyclePreRead~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\cpu|opcInfo [12]),
	.datad(\cpu|opcInfo [23]),
	.cin(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~0 .lut_mask = 16'h0ACE;
defparam \cpu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \cpu|Selector0~1 (
// Equation(s):
// \cpu|Selector0~1_combout  = (\cpu|Selector0~0_combout ) # ((\cpu|theCpuCycle.cycleBranchTaken~q  & (\cpu|T [7] $ (!\cpu|indexOut[8]~3_combout ))))

	.dataa(\cpu|Selector0~0_combout ),
	.datab(\cpu|theCpuCycle.cycleBranchTaken~q ),
	.datac(\cpu|T [7]),
	.datad(\cpu|indexOut[8]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~1 .lut_mask = 16'hEAAE;
defparam \cpu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \cpu|Selector0~2 (
// Equation(s):
// \cpu|Selector0~2_combout  = (!\cpu|opcInfo [17] & ((\cpu|opcInfo [16]) # ((\cpu|opcInfo [20]) # (!\cpu|nextAddr.nextAddrHold~0_combout ))))

	.dataa(\cpu|opcInfo [16]),
	.datab(\cpu|opcInfo [17]),
	.datac(\cpu|nextAddr.nextAddrHold~0_combout ),
	.datad(\cpu|opcInfo [20]),
	.cin(gnd),
	.combout(\cpu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~2 .lut_mask = 16'h3323;
defparam \cpu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \cpu|Selector0~3 (
// Equation(s):
// \cpu|Selector0~3_combout  = (\cpu|Selector0~1_combout ) # ((!\cpu|nextCpuCycle.cycleBranchTaken~0_combout  & (!\cpu|theCpuCycle.cycle2~q  & !\cpu|Selector0~2_combout )))

	.dataa(\cpu|nextCpuCycle.cycleBranchTaken~0_combout ),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(\cpu|Selector0~1_combout ),
	.datad(\cpu|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~3 .lut_mask = 16'hF0F1;
defparam \cpu|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \cpu|theCpuCycle.cycleWrite (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleWrite .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \cpu|nextAddr.nextAddrPc~1 (
// Equation(s):
// \cpu|nextAddr.nextAddrPc~1_combout  = (!\cpu|theCpuCycle.cycleWrite~q  & ((\cpu|opcInfo [22]) # (!\cpu|nextAddr.nextAddrPc~0_combout )))

	.dataa(gnd),
	.datab(\cpu|opcInfo [22]),
	.datac(\cpu|nextAddr.nextAddrPc~0_combout ),
	.datad(\cpu|theCpuCycle.cycleWrite~q ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrPc~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrPc~1 .lut_mask = 16'h00CF;
defparam \cpu|nextAddr.nextAddrPc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \cpu|Selector0~4 (
// Equation(s):
// \cpu|Selector0~4_combout  = (\cpu|theCpuCycle.cycleEnd~q ) # ((\cpu|Selector0~3_combout ) # ((\cpu|theCpuCycle.cycleBranchPage~q ) # (!\cpu|nextAddr.nextAddrPc~1_combout )))

	.dataa(\cpu|theCpuCycle.cycleEnd~q ),
	.datab(\cpu|Selector0~3_combout ),
	.datac(\cpu|theCpuCycle.cycleBranchPage~q ),
	.datad(\cpu|nextAddr.nextAddrPc~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~4 .lut_mask = 16'hFEFF;
defparam \cpu|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \cpu|theCpuCycle.opcodeFetch (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.opcodeFetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.opcodeFetch .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.opcodeFetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \cpu|opcInfo[16]~0 (
// Equation(s):
// \cpu|opcInfo[16]~0_combout  = (!\c_g0|phase0~q  & ((\cpu|theCpuCycle.opcodeFetch~q ) # (!\RESET_N~input_o )))

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.opcodeFetch~q ),
	.datac(\c_g0|phase0~q ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|opcInfo[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|opcInfo[16]~0 .lut_mask = 16'h0C0F;
defparam \cpu|opcInfo[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \cpu|opcInfo[14] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[14] .is_wysiwyg = "true";
defparam \cpu|opcInfo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ((\cpu|nextCpuCycle.cycleStack1~1_combout  & ((\cpu|opcInfo [15]) # (!\cpu|opcInfo [14])))) # (!\cpu|S[3]~12_combout )

	.dataa(\cpu|opcInfo [14]),
	.datab(\cpu|S[3]~12_combout ),
	.datac(\cpu|nextCpuCycle.cycleStack1~1_combout ),
	.datad(\cpu|opcInfo [15]),
	.cin(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector27~0 .lut_mask = 16'hF373;
defparam \cpu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = (\cpu|Selector7~4_combout ) # ((\cpu|Selector5~2_combout ) # ((\cpu|Selector27~0_combout  & !\cpu|opcInfo [20])))

	.dataa(\cpu|Selector27~0_combout ),
	.datab(\cpu|Selector7~4_combout ),
	.datac(\cpu|opcInfo [20]),
	.datad(\cpu|Selector5~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector27~1 .lut_mask = 16'hFFCE;
defparam \cpu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N1
dffeas \cpu|theWe (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theWe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theWe .is_wysiwyg = "true";
defparam \cpu|theWe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  = (\c_g0|phase0~q  & (!\cpu|myAddr [13] & (!\c_g0|rasn_q0~q  & \cpu|theWe~q )))

	.dataa(\c_g0|phase0~q ),
	.datab(\cpu|myAddr [13]),
	.datac(\c_g0|rasn_q0~q ),
	.datad(\cpu|theWe~q ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0 .lut_mask = 16'h0200;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout  = (\cpu|myAddr [15] & (\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout  & !\cpu|myAddr [14]))

	.dataa(gnd),
	.datab(\cpu|myAddr [15]),
	.datac(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0 .lut_mask = 16'h00C0;
defparam \ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = (\cpu|myAddrIncrH[4]~8_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(\cpu|myAddrIncrH[4]~8_combout ),
	.datac(\cpu|opcInfo [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector22~2 .lut_mask = 16'hCFCF;
defparam \cpu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \cpu|Selector31~0 (
// Equation(s):
// \cpu|Selector31~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[12]~24_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [12]))

	.dataa(gnd),
	.datab(\cpu|PC[12]~0_combout ),
	.datac(\cpu|myAddr [12]),
	.datad(\cpu|myAddrIncr[12]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector31~0 .lut_mask = 16'hFC30;
defparam \cpu|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \cpu|PC[12] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[12] .is_wysiwyg = "true";
defparam \cpu|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = (\cpu|doReg[1]~1_combout  & (((\cpu|doReg[1]~0_combout ) # (\cpu_data_in[4]~24_combout )))) # (!\cpu|doReg[1]~1_combout  & (\cpu|PC [4] & (!\cpu|doReg[1]~0_combout )))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|PC [4]),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu_data_in[4]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector22~0 .lut_mask = 16'hAEA4;
defparam \cpu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = (\cpu|doReg[1]~0_combout  & ((\cpu|Selector22~0_combout  & ((\cpu|myAddrIncr[12]~24_combout ))) # (!\cpu|Selector22~0_combout  & (\cpu|PC [12])))) # (!\cpu|doReg[1]~0_combout  & (((\cpu|Selector22~0_combout ))))

	.dataa(\cpu|PC [12]),
	.datab(\cpu|myAddrIncr[12]~24_combout ),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu|Selector22~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector22~1 .lut_mask = 16'hCFA0;
defparam \cpu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \cpu|Selector22~3 (
// Equation(s):
// \cpu|Selector22~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector22~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Selector22~2_combout  & (\cpu|Mux4~1_combout )))

	.dataa(\cpu|Selector22~2_combout ),
	.datab(\cpu|Mux4~1_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector22~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector22~3 .lut_mask = 16'hF808;
defparam \cpu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \cpu|doReg[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[4] .is_wysiwyg = "true";
defparam \cpu|doReg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28 .lut_mask = 16'hC808;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25 .lut_mask = 16'hA820;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [4]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout )))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26 .lut_mask = 16'h5550;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29 .lut_mask = 16'hFFC8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \ram_data_out_l[4] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[4] .is_wysiwyg = "true";
defparam \ram_data_out_l[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \cpu_data_in[4]~13 (
// Equation(s):
// \cpu_data_in[4]~13_combout  = (\cpu_data_in[2]~2_combout  & (((ram_data_out_l[4]) # (\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & (\keyboard_data_l[4]~input_o  & ((!\cpu_data_in[2]~1_combout ))))

	.dataa(\keyboard_data_l[4]~input_o ),
	.datab(ram_data_out_l[4]),
	.datac(\cpu_data_in[2]~2_combout ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[4]~13 .lut_mask = 16'hF0CA;
defparam \cpu_data_in[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'hE5F6B4AC9114F44A8C643439F6D4035BAAA491B348900000424A093B052DE312C91E4C15A48208032D800B20954350A66F44AB659E86610DEDDE765C4E08D76E4CA443420125308EDC325514092B361916CC4A4B666C321A4E9210702224401819A3001A718EF09AA8463161070E58400020300100701A01EDB6404040044CC484046502180098000002889354E4984D8C2131A68440059244901920BDD18DA865994F0802031AAC000C79104285685A92494D2668A4848000331CF0333289450E8B400E664455551408D02A2220242232323230628B40CD26F0C8A3E74C08A58005298621B4ECC09088140EA09929A80260A0830026003480118838C8524110;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'hC230416890AA195558688156528928BA551248B688A8CB64B0884125345A22D93307C51048A09DA52869B12CD5CD628A02717081469B12CD5CD628A027170814048CA000000007253E43AABB992D315584A962A4C14A81180800C109A3933C11122607998E3E0A51A52F46D25C418952220485259B186E300808000000006ADBA221212112DB36B369A513336512C020C40933848B4D2045A10736AAAAD95555555555A555AA8422C89AA515159225325132E88B30A14B09A412648650826880CA172C509280282A4011C004554FCFDC505246042D76022030046AC2D46130229DD76B397B7D89084280489205241182C50142200481100501524A9548102800;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h0880A00082088408120C12C848090403028112500202040B3E8390048498440F1DAB0FFE5086408028A8020049A01E1E1E0ECA0011A4236208451609C62080C33800096EA3460818034983544489843932541E8291282680C80C86AA5418FC572A2E12100801529889C9E4F59A146D4A2226B134888EC00A0100049015002680885848891172E1645100008051100C1863386710DA00E74398C2902485A0D631940022300008241000054011E90106382E1516020200300CE080C0131BB711800318C653400000000E090A52108000041222440812085251E06B4AF1AE028AAAB8144555130991108208AAA200533137A001144000421000229B132648912544;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hB02181A082DA821234202020618050060091892502E965140809081A2D05052304483144209850010C99690964442680CD400425A81840844CCA4848D8CCC2A089ABF8A8444C0000096968048005465AA22A60B0535202AB9ECDB33BDF8E6A681B6AD5999411282B48940186A2A008AD0381508E18C90A00CCDA6802A2040D4C4554002A401908844444491404025290311A0804C0081220324025A48C0612982AA081018D8850480A31C05220108081403064E2E00019B8646CBC80133176403301306007070041860E016EB43B2EF11989415263108411800011299689A48854680031B6DB18C015A89A0A004C6C0C9929C38894046C9288021B3A4D68A534;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h144522435186486033AD11148D000A81188023800C8C45399B020026D9106C1A449088C06098B49C00DA324006EC40948998A0A84000004111492402651C90CEFBF2A62F6323C949B34C8401994130053632D7658A9A739C73A0200D0000A3022251840EB53998A66735BC648DB6A80AB22A4186C8128848211B956DA428DAA20A0850AA69822069A511000055689325533C494908498DE003D9210511329CC2C40BB37398AB14A5101200498105044F2010805B864A413298AAAA92EA0E812284462995C6822C0E11C000126B924B09A4D85A28BC09ADA9364924B1A4514140AAA2D1B4A208ED24D14155559AF668AAA55748D62051033A25533174585615D3;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h5B5BE794AAD4018448914A8A89209097304192337998F8A8A1572D8EB378321A002CD9B672A686244D6888AA28A858540008A4D0000946F99749F8FA0153CFE9659B323646ED81985047E1490228E66670C62D0684A08CE688248EB162BC68073413CC004AB462222B18B3E68454401D1458E342099A4AA964AD5332ED1822C3686D08B1B71ABF7B3566B3295423524484288420802C12014842408A0087243C800A829601D5842C0700D15A6008198CA76B8CAC0228445C0A26607D255E43E10B90988C90C89885092CBAC2D1A48D609B88203B821A083060C3A055A9609821201EC20713209CCEC9251004F4006D01BAF5A2BA6BEBFABAFEBAEAEBBBEEBFFA;
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & (\main_rom|rom_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\main_rom|rom_rtl_0|auto_generated|ram_block1a4~portadataout )))

	.dataa(gnd),
	.datab(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hF3C0;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \cpu_data_in[4]~14 (
// Equation(s):
// \cpu_data_in[4]~14_combout  = (\cpu_data_in[4]~13_combout  & (((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout ) # (!\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[4]~13_combout  & (\peripheral_out[4]~input_o  & 
// (\cpu_data_in[2]~1_combout )))

	.dataa(\peripheral_out[4]~input_o ),
	.datab(\cpu_data_in[4]~13_combout ),
	.datac(\cpu_data_in[2]~1_combout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[4]~14 .lut_mask = 16'hEC2C;
defparam \cpu_data_in[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \cpu|Mux70~1 (
// Equation(s):
// \cpu|Mux70~1_combout  = ((\cpu_data_in[0]~5_combout  & (\cpu_data_in[3]~12_combout  & !\cpu_data_in[4]~14_combout ))) # (!\RESET_N~input_o )

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[3]~12_combout ),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~1 .lut_mask = 16'h33B3;
defparam \cpu|Mux70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \cpu|Mux72~2 (
// Equation(s):
// \cpu|Mux72~2_combout  = \cpu|calcNextOpcode:myNextOpcode[5]~0_combout  $ (((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & (\cpu|Mux70~1_combout  & !\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|Mux70~1_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux72~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux72~2 .lut_mask = 16'hCC6C;
defparam \cpu|Mux72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \cpu|Mux72~1 (
// Equation(s):
// \cpu|Mux72~1_combout  = (!\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|nextOpcInfo[41]~0_combout ) # ((!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & \cpu|Mux72~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|Mux72~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux72~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux72~1 .lut_mask = 16'h0D0C;
defparam \cpu|Mux72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \cpu|Mux72~3 (
// Equation(s):
// \cpu|Mux72~3_combout  = (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & ((\cpu|Mux72~1_combout ) # ((\cpu|nextOpcInfo[41]~0_combout  & !\cpu|Mux72~2_combout ))))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datac(\cpu|Mux72~2_combout ),
	.datad(\cpu|Mux72~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux72~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux72~3 .lut_mask = 16'h3302;
defparam \cpu|Mux72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \cpu|opcInfo[38] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux72~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[38] .is_wysiwyg = "true";
defparam \cpu|opcInfo[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \cpu|Mux30~0 (
// Equation(s):
// \cpu|Mux30~0_combout  = ((!\cpu|D~q ) # (!\cpu|opcInfo [40])) # (!\cpu|opcInfo [39])

	.dataa(\cpu|opcInfo [39]),
	.datab(\cpu|opcInfo [40]),
	.datac(gnd),
	.datad(\cpu|D~q ),
	.cin(gnd),
	.combout(\cpu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~0 .lut_mask = 16'h77FF;
defparam \cpu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \cpu|Add14~1 (
// Equation(s):
// \cpu|Add14~1_combout  = (((!\cpu|processAluInput:temp[1]~1_combout ) # (!\cpu|processAluInput:temp[1]~0_combout )) # (!\cpu|processAluInput:temp[1]~2_combout )) # (!\cpu|processAluInput:temp[0]~3_combout )

	.dataa(\cpu|processAluInput:temp[0]~3_combout ),
	.datab(\cpu|processAluInput:temp[1]~2_combout ),
	.datac(\cpu|processAluInput:temp[1]~0_combout ),
	.datad(\cpu|processAluInput:temp[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Add14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add14~1 .lut_mask = 16'h7FFF;
defparam \cpu|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \cpu|Add14~0 (
// Equation(s):
// \cpu|Add14~0_combout  = \cpu|processAluInput:temp[0]~3_combout  $ (\cpu|processAluInput:temp[1]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|processAluInput:temp[0]~3_combout ),
	.datad(\cpu|processAluInput:temp[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add14~0 .lut_mask = 16'h0FF0;
defparam \cpu|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \cpu|Mux30~1 (
// Equation(s):
// \cpu|Mux30~1_combout  = (\cpu|processAluInput:temp[3]~3_combout ) # ((\cpu|processAluInput:temp[2]~3_combout  & ((\cpu|Add14~0_combout ) # (!\cpu|Add14~1_combout ))) # (!\cpu|processAluInput:temp[2]~3_combout  & (!\cpu|Add14~1_combout  & 
// \cpu|Add14~0_combout )))

	.dataa(\cpu|processAluInput:temp[3]~3_combout ),
	.datab(\cpu|processAluInput:temp[2]~3_combout ),
	.datac(\cpu|Add14~1_combout ),
	.datad(\cpu|Add14~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~1 .lut_mask = 16'hEFAE;
defparam \cpu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \cpu|Mux30~2 (
// Equation(s):
// \cpu|Mux30~2_combout  = (\cpu|Mux30~0_combout ) # ((\cpu|opcInfo [38] & (!\cpu|Mux30~1_combout )) # (!\cpu|opcInfo [38] & ((!\cpu|Add2~14_combout ))))

	.dataa(\cpu|opcInfo [38]),
	.datab(\cpu|Mux30~0_combout ),
	.datac(\cpu|Mux30~1_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~2 .lut_mask = 16'hCEDF;
defparam \cpu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = \cpu|Mux30~2_combout  $ (\cpu|Mux25~0_combout )

	.dataa(gnd),
	.datab(\cpu|Mux30~2_combout ),
	.datac(gnd),
	.datad(\cpu|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~0 .lut_mask = 16'h33CC;
defparam \cpu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \cpu|X[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[1] .is_wysiwyg = "true";
defparam \cpu|X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \cpu|Add20~16 (
// Equation(s):
// \cpu|Add20~16_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & (\cpu|Y [1])) # (!\cpu|opcInfo [19] & ((\cpu|myAddr [1])))))

	.dataa(\cpu|opcInfo [18]),
	.datab(\cpu|Y [1]),
	.datac(\cpu|opcInfo [19]),
	.datad(\cpu|myAddr [1]),
	.cin(gnd),
	.combout(\cpu|Add20~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~16 .lut_mask = 16'h4540;
defparam \cpu|Add20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \cpu|Add20~17 (
// Equation(s):
// \cpu|Add20~17_combout  = (\cpu|Add20~16_combout ) # ((\cpu|X [1] & \cpu|opcInfo [18]))

	.dataa(\cpu|X [1]),
	.datab(\cpu|Add20~16_combout ),
	.datac(gnd),
	.datad(\cpu|opcInfo [18]),
	.cin(gnd),
	.combout(\cpu|Add20~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~17 .lut_mask = 16'hEECC;
defparam \cpu|Add20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \cpu|Selector66~3 (
// Equation(s):
// \cpu|Selector66~3_combout  = (\cpu|Selector66~2_combout ) # ((\cpu|Add20~18_combout  & \cpu|myAddr[0]~10_combout ))

	.dataa(\cpu|Selector66~2_combout ),
	.datab(\cpu|Add20~18_combout ),
	.datac(\cpu|myAddr[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector66~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector66~3 .lut_mask = 16'hEAEA;
defparam \cpu|Selector66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \cpu|Selector42~0 (
// Equation(s):
// \cpu|Selector42~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[1]~2_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [1]))

	.dataa(\cpu|PC[12]~0_combout ),
	.datab(gnd),
	.datac(\cpu|myAddr [1]),
	.datad(\cpu|myAddrIncr[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector42~0 .lut_mask = 16'hFA50;
defparam \cpu|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N29
dffeas \cpu|PC[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[1] .is_wysiwyg = "true";
defparam \cpu|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \cpu|Selector66~0 (
// Equation(s):
// \cpu|Selector66~0_combout  = (\cpu|myAddr~3_combout  & ((\cpu|myAddrIncr[1]~2_combout ) # ((\cpu|S [1] & \cpu|nextAddr.nextAddrStack~1_combout )))) # (!\cpu|myAddr~3_combout  & (\cpu|S [1] & (\cpu|nextAddr.nextAddrStack~1_combout )))

	.dataa(\cpu|myAddr~3_combout ),
	.datab(\cpu|S [1]),
	.datac(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datad(\cpu|myAddrIncr[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector66~0 .lut_mask = 16'hEAC0;
defparam \cpu|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \cpu|Selector66~1 (
// Equation(s):
// \cpu|Selector66~1_combout  = (\cpu|Selector66~0_combout ) # ((\cpu|nextAddr.nextAddrZeroPage~1_combout  & (\cpu_data_in[0]~5_combout  & \cpu_data_in[1]~7_combout )))

	.dataa(\cpu|Selector66~0_combout ),
	.datab(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector66~1 .lut_mask = 16'hEAAA;
defparam \cpu|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \cpu|Selector66~4 (
// Equation(s):
// \cpu|Selector66~4_combout  = (\cpu|Selector66~3_combout ) # ((\cpu|Selector66~1_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [1])))

	.dataa(\cpu|Selector66~3_combout ),
	.datab(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datac(\cpu|PC [1]),
	.datad(\cpu|Selector66~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector66~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector66~4 .lut_mask = 16'hFFEA;
defparam \cpu|Selector66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N23
dffeas \cpu|myAddr[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector66~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[1] .is_wysiwyg = "true";
defparam \cpu|myAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \soft_switches[1]~5 (
// Equation(s):
// \soft_switches[1]~5_combout  = (\cpu|myAddr [1] & \soft_switches[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddr [1]),
	.datad(\soft_switches[0]~1_combout ),
	.cin(gnd),
	.combout(\soft_switches[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[1]~5 .lut_mask = 16'hF000;
defparam \soft_switches[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \soft_switches[3]~7 (
// Equation(s):
// \soft_switches[3]~7_combout  = (\cpu|myAddr [2] & ((\soft_switches[1]~4_combout ) # ((!\soft_switches[1]~5_combout  & soft_switches[3])))) # (!\cpu|myAddr [2] & (((soft_switches[3]))))

	.dataa(\cpu|myAddr [2]),
	.datab(\soft_switches[1]~5_combout ),
	.datac(soft_switches[3]),
	.datad(\soft_switches[1]~4_combout ),
	.cin(gnd),
	.combout(\soft_switches[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[3]~7 .lut_mask = 16'hFA70;
defparam \soft_switches[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \soft_switches[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\soft_switches[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(soft_switches[3]),
	.prn(vcc));
// synopsys translate_off
defparam \soft_switches[3] .is_wysiwyg = "true";
defparam \soft_switches[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \vid_gen|HIRES (
// Equation(s):
// \vid_gen|HIRES~combout  = (soft_switches[3] & \vid_gen|b8_2|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(soft_switches[3]),
	.datad(\vid_gen|b8_2|q [0]),
	.cin(gnd),
	.combout(\vid_gen|HIRES~combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|HIRES .lut_mask = 16'hF000;
defparam \vid_gen|HIRES .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \ram_addr[13]~0 (
// Equation(s):
// \ram_addr[13]~0_combout  = (\c_g0|phase0~q  & (((\cpu|myAddr [13])))) # (!\c_g0|phase0~q  & (!soft_switches[2] & ((\vid_gen|HIRES~combout ))))

	.dataa(soft_switches[2]),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [13]),
	.datad(\vid_gen|HIRES~combout ),
	.cin(gnd),
	.combout(\ram_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[13]~0 .lut_mask = 16'hD1C0;
defparam \ram_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \ram|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_addr[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = (\cpu|myAddrIncrH[1]~2_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddrIncrH[1]~2_combout ),
	.datad(\cpu|opcInfo [32]),
	.cin(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector25~2 .lut_mask = 16'hF0FF;
defparam \cpu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \cpu|Selector34~0 (
// Equation(s):
// \cpu|Selector34~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[9]~18_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [9]))

	.dataa(\cpu|PC[12]~0_combout ),
	.datab(gnd),
	.datac(\cpu|myAddr [9]),
	.datad(\cpu|myAddrIncr[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector34~0 .lut_mask = 16'hFA50;
defparam \cpu|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \cpu|PC[9] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[9] .is_wysiwyg = "true";
defparam \cpu|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = (\cpu|doReg[1]~1_combout  & (((\cpu|doReg[1]~0_combout )))) # (!\cpu|doReg[1]~1_combout  & ((\cpu|doReg[1]~0_combout  & ((\cpu|PC [9]))) # (!\cpu|doReg[1]~0_combout  & (\cpu|PC [1]))))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|PC [1]),
	.datac(\cpu|PC [9]),
	.datad(\cpu|doReg[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector25~0 .lut_mask = 16'hFA44;
defparam \cpu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = (\cpu|doReg[1]~1_combout  & ((\cpu|Selector25~0_combout  & (\cpu|myAddrIncr[9]~18_combout )) # (!\cpu|Selector25~0_combout  & ((\cpu_data_in[1]~22_combout ))))) # (!\cpu|doReg[1]~1_combout  & (((\cpu|Selector25~0_combout ))))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|myAddrIncr[9]~18_combout ),
	.datac(\cpu|Selector25~0_combout ),
	.datad(\cpu_data_in[1]~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector25~1 .lut_mask = 16'hDAD0;
defparam \cpu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \cpu|Selector25~3 (
// Equation(s):
// \cpu|Selector25~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector25~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Selector25~2_combout  & (\cpu|Mux7~2_combout )))

	.dataa(\cpu|Selector25~2_combout ),
	.datab(\cpu|Mux7~2_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector25~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector25~3 .lut_mask = 16'hF808;
defparam \cpu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N5
dffeas \cpu|doReg[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[1] .is_wysiwyg = "true";
defparam \cpu|doReg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'h3120;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'h8A80;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'hC840;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [1]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \ram_data_out_l[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[1] .is_wysiwyg = "true";
defparam \ram_data_out_l[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N22
cycloneive_io_ibuf \keyboard_data_l[1]~input (
	.i(keyboard_data_l[1]),
	.ibar(gnd),
	.o(\keyboard_data_l[1]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[1]~input .bus_hold = "false";
defparam \keyboard_data_l[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \peripheral_out[1]~input (
	.i(peripheral_out[1]),
	.ibar(gnd),
	.o(\peripheral_out[1]~input_o ));
// synopsys translate_off
defparam \peripheral_out[1]~input .bus_hold = "false";
defparam \peripheral_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \cpu_data_in[1]~6 (
// Equation(s):
// \cpu_data_in[1]~6_combout  = (\cpu_data_in[2]~2_combout  & (((\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & ((\cpu_data_in[2]~1_combout  & ((\peripheral_out[1]~input_o ))) # (!\cpu_data_in[2]~1_combout  & (\keyboard_data_l[1]~input_o 
// ))))

	.dataa(\keyboard_data_l[1]~input_o ),
	.datab(\peripheral_out[1]~input_o ),
	.datac(\cpu_data_in[2]~2_combout ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[1]~6 .lut_mask = 16'hFC0A;
defparam \cpu_data_in[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hDB2D8B0A008C9D4AAC03A2061A00851C11A11654844689888021016835A0540266517FB162A8A888105895631048DF0E86828E0001005551C00C0B840444B094AA20A8D4295A3040821522AD2D441D064CAC558890106904840C21E61077AD4019800A8D5980046904723850AB108031044402A04615300A00128C0055900860A42254012050200A08018840D31615814A6090F120D085529082F4864122942114802A9387F19554000ABD6040800A8A19C034A4D8C04EDA1C10529400020122AA50845295FAAA00002AC2100000A3290062818B160040ACC0210DD39F002FAB202008A2052EE6648208AAAA8AFCC142F54155400048001577EC150291200508;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h29220060A8810774810AA968041C92E07400180006826C832048008723C8AA24420220828904001009110272684521127504089011108385440B3515109884A00E00112C9880A12802241020800838191A0A842C7D48BB8C88AA265085280FA890C081131CA29292041D9522E46C833100930501024D8C09440B2D1C5061202A02545B8B4231084888880125224084062204D522C9455825800821160DA248C0669604121304AD1710214808E1EA0D692642055540905221541360191A4401D32A0801C27A921860B0C4408852E264AA110466504A10080290208022358802400008C204A492148081804A822054B40400A09114126050A06242220288430000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h5AC8214853A6D8ACDD02E952008C0B221382AA10101021421B244086588529008134206510C81220005A54A8080298015004050015009054A2482406270E888400A259DAD0148B4A2A1000095441308ACAC501200B380280A0C368860810892340498788B150A491080421D2C1348088244B4842D2002054008000CD07211213208C60246450236D2529884E046298241110010A084909519AD8543922000C0286C01100400A00002000208182008A14130000D0120A11B0601420FC08295220412040A5208124050831A15980404288B7184000ACC242253240203424995004AA0052A0A802410400144100AB80A0288180291A1040092B000400B0184CA64C;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h08001410300C053214A14AAAA4A01000B07498025090A96A0301CD08E61034120010133020280A00016800420A081468828228C411524053220220A61848A05E1A12A9428209004502080472A28000220A028D028A80C2A561D2DAE14628028A14508A88483028A08895C13A284950090450684D702F2114E12D18226D2111020C585402B155C810843A94495230CC894854002CC47CCD3227341B03F3354402821A5A86211E8A04C9863B610200C6E22C45E22100A45C5644978CEE0F7B2E75D1642F253147534521D4E37B5AD805A28BB8A094DA5B0EAD44866514A436DD3083B06200807A9FF9A992FEEE5B8EE776BA2F4D14802BFEA7FFAE7EABA80BAA09;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hBEC3FC2BC6B5E00C84509ED0283FFF18823655936830B0B008080401502001424112A4A0A01813EB2D10C04151C130AA18A829010002800422108529083245590828551078015742401511400092044A081A89026880904A4A100001D8040144006914020082146623B400000900802022026840028808000820004189010A8108100000140CA015FFF911434041501500432280450010908010001821F500E840A00C0C01600848184BA330D18B50D832084DA265248D70463F5C8EB88000364280030E2E882A6A008382342828282820202C0021A083540AA2514402B2E0442A04011892A2E8866A654A005C44A0AD78920F282BA8452008A8002400A8A289;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hE2308E00C00051044D228000A8800F920412480480B89A3A53888E19131242502A8689842120204264AECE1110000D52D22C2DBF6AECE1110400D52D22C2DBF618428E4ABAF6B4001C08000AA4504010100A3AA210008128810032A20A00E044748894817085A8AE0A005910000010444028024A2000812841AAFFF2B80CAB8A228029001090442A4922426A411246831432D9000B332005A6BD3700A2C9510010546E1542009480A0008C8050280C86735305B347060018083041089040000A120C499B0642002B626E418910004042006806A07A89208830407F7008A8C83F19CAC07706ABD262842C5024B03EA5616D81EF1312A216391204982545058342;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & ((\main_rom|rom_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\main_rom|rom_rtl_0|auto_generated|ram_block1a1~portadataout ))

	.dataa(\main_rom|rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hEE22;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \cpu_data_in[1]~7 (
// Equation(s):
// \cpu_data_in[1]~7_combout  = (\cpu_data_in[1]~6_combout  & (((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # (!\cpu_data_in[2]~2_combout )))) # (!\cpu_data_in[1]~6_combout  & (ram_data_out_l[1] & (\cpu_data_in[2]~2_combout )))

	.dataa(ram_data_out_l[1]),
	.datab(\cpu_data_in[1]~6_combout ),
	.datac(\cpu_data_in[2]~2_combout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[1]~7 .lut_mask = 16'hEC2C;
defparam \cpu_data_in[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[1]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[1]~0_combout  = (\cpu_data_in[0]~5_combout  & (\RESET_N~input_o  & \cpu_data_in[1]~7_combout ))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(gnd),
	.datad(\cpu_data_in[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[1]~0 .lut_mask = 16'h8800;
defparam \cpu|calcNextOpcode:myNextOpcode[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = (!\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[5]~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & 
// ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout )))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~0 .lut_mask = 16'h00D8;
defparam \cpu|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \cpu|Mux54~1 (
// Equation(s):
// \cpu|Mux54~1_combout  = (\cpu|Mux70~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & \cpu|Mux54~0_combout )))

	.dataa(\cpu|Mux70~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~1 .lut_mask = 16'h0200;
defparam \cpu|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \cpu|opcInfo[20] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[20] .is_wysiwyg = "true";
defparam \cpu|opcInfo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleStack3~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleStack3~0_combout  = (!\cpu|opcInfo [24] & (\cpu|theCpuCycle.cycleStack2~q  & ((\cpu|opcInfo [15]) # (!\cpu|opcInfo [20]))))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|opcInfo [24]),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|theCpuCycle.cycleStack2~q ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleStack3~0 .lut_mask = 16'h3100;
defparam \cpu|nextCpuCycle.cycleStack3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \cpu|theCpuCycle.cycleStack3~feeder (
// Equation(s):
// \cpu|theCpuCycle.cycleStack3~feeder_combout  = \cpu|nextCpuCycle.cycleStack3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|nextCpuCycle.cycleStack3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|theCpuCycle.cycleStack3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack3~feeder .lut_mask = 16'hF0F0;
defparam \cpu|theCpuCycle.cycleStack3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \cpu|theCpuCycle.cycleStack3 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|theCpuCycle.cycleStack3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleStack3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack3 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleStack3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \cpu|nextAddr.nextAddrPc~2 (
// Equation(s):
// \cpu|nextAddr.nextAddrPc~2_combout  = (\RESET_N~input_o  & (((\cpu|theCpuCycle.cycleStack3~q  & !\cpu|opcInfo [15])) # (!\cpu|nextAddr.nextAddrPc~1_combout )))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|theCpuCycle.cycleStack3~q ),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|nextAddr.nextAddrPc~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrPc~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrPc~2 .lut_mask = 16'h08AA;
defparam \cpu|nextAddr.nextAddrPc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \cpu|Selector53~1 (
// Equation(s):
// \cpu|Selector53~1_combout  = (\cpu|myAddrIncr[14]~28_combout  & ((\cpu|nextAddr.nextAddrIncr~0_combout ) # ((\cpu|myAddrIncrH[6]~12_combout  & \cpu|nextAddr.nextAddrIncrH~2_combout )))) # (!\cpu|myAddrIncr[14]~28_combout  & 
// (((\cpu|myAddrIncrH[6]~12_combout  & \cpu|nextAddr.nextAddrIncrH~2_combout ))))

	.dataa(\cpu|myAddrIncr[14]~28_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|myAddrIncrH[6]~12_combout ),
	.datad(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector53~1 .lut_mask = 16'hF888;
defparam \cpu|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \cpu|Selector53~0 (
// Equation(s):
// \cpu|Selector53~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[6]~26_combout  & ((\cpu|theCpuCycle.cycleJump~q ) # (\cpu|theCpuCycle.cycle3~q ))))

	.dataa(\cpu|theCpuCycle.cycleJump~q ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu|theCpuCycle.cycle3~q ),
	.datad(\cpu_data_in[6]~26_combout ),
	.cin(gnd),
	.combout(\cpu|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector53~0 .lut_mask = 16'hC800;
defparam \cpu|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \cpu|Selector53~2 (
// Equation(s):
// \cpu|Selector53~2_combout  = (\cpu|Selector53~1_combout ) # ((\cpu|Selector53~0_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [14])))

	.dataa(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datab(\cpu|Selector53~1_combout ),
	.datac(\cpu|PC [14]),
	.datad(\cpu|Selector53~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector53~2 .lut_mask = 16'hFFEC;
defparam \cpu|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \cpu|Selector53~3 (
// Equation(s):
// \cpu|Selector53~3_combout  = ((\cpu|Selector53~2_combout ) # ((\cpu|Add25~12_combout  & \cpu|nextAddr.nextAddrDecrH~0_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|myAddr~8_combout ),
	.datab(\cpu|Add25~12_combout ),
	.datac(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datad(\cpu|Selector53~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector53~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector53~3 .lut_mask = 16'hFFD5;
defparam \cpu|Selector53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \cpu|myAddr[14] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector53~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[14] .is_wysiwyg = "true";
defparam \cpu|myAddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \cpu|Add25~14 (
// Equation(s):
// \cpu|Add25~14_combout  = \cpu|myAddr [15] $ (!\cpu|Add25~13 )

	.dataa(\cpu|myAddr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add25~13 ),
	.combout(\cpu|Add25~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add25~14 .lut_mask = 16'hA5A5;
defparam \cpu|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \cpu|myAddrIncr[15]~30 (
// Equation(s):
// \cpu|myAddrIncr[15]~30_combout  = \cpu|myAddrIncr[14]~29  $ (\cpu|myAddr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|myAddr [15]),
	.cin(\cpu|myAddrIncr[14]~29 ),
	.combout(\cpu|myAddrIncr[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddrIncr[15]~30 .lut_mask = 16'h0FF0;
defparam \cpu|myAddrIncr[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[15]~30_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [15]))

	.dataa(gnd),
	.datab(\cpu|PC[12]~0_combout ),
	.datac(\cpu|myAddr [15]),
	.datad(\cpu|myAddrIncr[15]~30_combout ),
	.cin(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector28~0 .lut_mask = 16'hFC30;
defparam \cpu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \cpu|PC[15] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[15] .is_wysiwyg = "true";
defparam \cpu|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \cpu|myAddrIncrH[7]~14 (
// Equation(s):
// \cpu|myAddrIncrH[7]~14_combout  = \cpu|myAddr [15] $ (\cpu|myAddrIncrH[6]~13 )

	.dataa(\cpu|myAddr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|myAddrIncrH[6]~13 ),
	.combout(\cpu|myAddrIncrH[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddrIncrH[7]~14 .lut_mask = 16'h5A5A;
defparam \cpu|myAddrIncrH[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \cpu|Selector52~1 (
// Equation(s):
// \cpu|Selector52~1_combout  = (\cpu|myAddrIncrH[7]~14_combout  & ((\cpu|nextAddr.nextAddrIncrH~2_combout ) # ((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[15]~30_combout )))) # (!\cpu|myAddrIncrH[7]~14_combout  & 
// (\cpu|nextAddr.nextAddrIncr~0_combout  & (\cpu|myAddrIncr[15]~30_combout )))

	.dataa(\cpu|myAddrIncrH[7]~14_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|myAddrIncr[15]~30_combout ),
	.datad(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector52~1 .lut_mask = 16'hEAC0;
defparam \cpu|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \cpu|Selector52~0 (
// Equation(s):
// \cpu|Selector52~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[7]~27_combout  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|theCpuCycle.cycle3~q ),
	.datac(\cpu|theCpuCycle.cycleJump~q ),
	.datad(\cpu_data_in[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector52~0 .lut_mask = 16'hA800;
defparam \cpu|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \cpu|Selector52~2 (
// Equation(s):
// \cpu|Selector52~2_combout  = (\cpu|Selector52~1_combout ) # ((\cpu|Selector52~0_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [15])))

	.dataa(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datab(\cpu|PC [15]),
	.datac(\cpu|Selector52~1_combout ),
	.datad(\cpu|Selector52~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector52~2 .lut_mask = 16'hFFF8;
defparam \cpu|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \cpu|Selector52~3 (
// Equation(s):
// \cpu|Selector52~3_combout  = ((\cpu|Selector52~2_combout ) # ((\cpu|nextAddr.nextAddrDecrH~0_combout  & \cpu|Add25~14_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|myAddr~8_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|Add25~14_combout ),
	.datad(\cpu|Selector52~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector52~3 .lut_mask = 16'hFFD5;
defparam \cpu|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \cpu|myAddr[15] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector52~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[15] .is_wysiwyg = "true";
defparam \cpu|myAddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \ram_addr[15]~1 (
// Equation(s):
// \ram_addr[15]~1_combout  = (\c_g0|phase0~q  & \cpu|myAddr [15])

	.dataa(gnd),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_addr[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[15]~1 .lut_mask = 16'hC0C0;
defparam \ram_addr[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \ram|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram_addr[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \cpu|Selector21~2 (
// Equation(s):
// \cpu|Selector21~2_combout  = (\cpu|myAddrIncrH[5]~10_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [32]),
	.datad(\cpu|myAddrIncrH[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector21~2 .lut_mask = 16'hFF0F;
defparam \cpu|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \cpu|myAddrIncr[5]~10 (
// Equation(s):
// \cpu|myAddrIncr[5]~10_combout  = (\cpu|myAddr [5] & (!\cpu|myAddrIncr[4]~9 )) # (!\cpu|myAddr [5] & ((\cpu|myAddrIncr[4]~9 ) # (GND)))
// \cpu|myAddrIncr[5]~11  = CARRY((!\cpu|myAddrIncr[4]~9 ) # (!\cpu|myAddr [5]))

	.dataa(gnd),
	.datab(\cpu|myAddr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|myAddrIncr[4]~9 ),
	.combout(\cpu|myAddrIncr[5]~10_combout ),
	.cout(\cpu|myAddrIncr[5]~11 ));
// synopsys translate_off
defparam \cpu|myAddrIncr[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu|myAddrIncr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \cpu|Selector38~0 (
// Equation(s):
// \cpu|Selector38~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[5]~10_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [5])))

	.dataa(\cpu|myAddrIncr[5]~10_combout ),
	.datab(gnd),
	.datac(\cpu|myAddr [5]),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector38~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \cpu|PC[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[5] .is_wysiwyg = "true";
defparam \cpu|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \cpu|Selector30~0 (
// Equation(s):
// \cpu|Selector30~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[13]~26_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [13])))

	.dataa(gnd),
	.datab(\cpu|myAddrIncr[13]~26_combout ),
	.datac(\cpu|myAddr [13]),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector30~0 .lut_mask = 16'hCCF0;
defparam \cpu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \cpu|PC[13] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[13] .is_wysiwyg = "true";
defparam \cpu|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \cpu|Selector21~0 (
// Equation(s):
// \cpu|Selector21~0_combout  = (\cpu|doReg[1]~0_combout  & (((\cpu|PC [13]) # (\cpu|doReg[1]~1_combout )))) # (!\cpu|doReg[1]~0_combout  & (\cpu|PC [5] & ((!\cpu|doReg[1]~1_combout ))))

	.dataa(\cpu|PC [5]),
	.datab(\cpu|PC [13]),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu|doReg[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector21~0 .lut_mask = 16'hF0CA;
defparam \cpu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \cpu|Selector21~1 (
// Equation(s):
// \cpu|Selector21~1_combout  = (\cpu|doReg[1]~1_combout  & ((\cpu|Selector21~0_combout  & (\cpu|myAddrIncr[13]~26_combout )) # (!\cpu|Selector21~0_combout  & ((\cpu_data_in[5]~25_combout ))))) # (!\cpu|doReg[1]~1_combout  & (\cpu|Selector21~0_combout ))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|Selector21~0_combout ),
	.datac(\cpu|myAddrIncr[13]~26_combout ),
	.datad(\cpu_data_in[5]~25_combout ),
	.cin(gnd),
	.combout(\cpu|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector21~1 .lut_mask = 16'hE6C4;
defparam \cpu|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \cpu|Selector21~3 (
// Equation(s):
// \cpu|Selector21~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector21~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Mux3~4_combout  & (\cpu|Selector21~2_combout )))

	.dataa(\cpu|Mux3~4_combout ),
	.datab(\cpu|Selector21~2_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector21~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector21~3 .lut_mask = 16'hF808;
defparam \cpu|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \cpu|doReg[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[5] .is_wysiwyg = "true";
defparam \cpu|doReg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34 .lut_mask = 16'hA820;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a45~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [5]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31 .lut_mask = 16'hA820;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hFFA8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N23
dffeas \ram_data_out_l[5] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[5] .is_wysiwyg = "true";
defparam \ram_data_out_l[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \keyboard_data_l[5]~input (
	.i(keyboard_data_l[5]),
	.ibar(gnd),
	.o(\keyboard_data_l[5]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[5]~input .bus_hold = "false";
defparam \keyboard_data_l[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \peripheral_out[5]~input (
	.i(peripheral_out[5]),
	.ibar(gnd),
	.o(\peripheral_out[5]~input_o ));
// synopsys translate_off
defparam \peripheral_out[5]~input .bus_hold = "false";
defparam \peripheral_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \cpu_data_in[5]~15 (
// Equation(s):
// \cpu_data_in[5]~15_combout  = (\cpu_data_in[2]~2_combout  & (((\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & ((\cpu_data_in[2]~1_combout  & ((\peripheral_out[5]~input_o ))) # (!\cpu_data_in[2]~1_combout  & (\keyboard_data_l[5]~input_o 
// ))))

	.dataa(\keyboard_data_l[5]~input_o ),
	.datab(\peripheral_out[5]~input_o ),
	.datac(\cpu_data_in[2]~2_combout ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[5]~15 .lut_mask = 16'hFC0A;
defparam \cpu_data_in[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'hF7FFFF2F19927FFFF7575EB4BE82FFD8776B2FEFADCFFBE643A7A7F079C7FA033C717B56F6B51BD6951D79F587FFFE0F170E020A852101EF823B4DCDC7D58C982EC0D828CE9DBF76B2693C40DE8A5FC6C71FA3F4FEAAC1D486D5FD0FEAEF5A1F4445C18D77DAFF452F1D9A2345CD11A32320E3864C4417A0C672EFCEA03F725EE7D647FD8B060396DB6B6A29CA25AFD656B7497E86DE10D846343AAB70824294A1AECCC3B00393CF7DF9FF9B74ACB0C37DA37FF79DE2ED9D3F26DEE02489ECA3A94A52843FFBEFBEF110DDEFFFFAA6E3FDFFBBF7FFF16C1B606B5E3422052AAA0F7D31119C344CCEBAEB249AFFAA832E5F9869B7DF3869AECC446A244C993377;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h4E9DA445AC36FCE1EF1AAFEFE8A55A58AC26B4987F473AF5F3AE5B4994D7C2AEEB7255B8F969093E77F56A1FB677A5F720BD5A141F63A9E88010E5864754570F7CB648C3DCD1EFFAB68CDB6B6DC0B1243C514976A82441404070956A5BFC15052911428AA188D443AC61E3F4050F1AF2375F54411FC27052222317FD03D3B068476141C0A1EBFD711112DA164B2652DF610A8A4B64D40C0B8B648ADB1768EDFBC407FFB570F70EF45194962176042C16BBAB080016D48A458BDA20FB4D0A2835C03A8A8180405ABE3590BF59C7C552440BE41E64B1986311E4D2448475FC176C2015300A400022168A4020F0F3A060FA0653083C60F8EB0C8E0054832FCE7196;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h8087B06E6EE5F15ABE61C3DA2BD5F0282BDEED71A2E1A210ED1F1BDB6E5CC57F77B3BA395A634289FF6C0408D190DC3E589DF8B1B56DB688DBE492DF0A6F01266281A3818D9EB4706790C8088362CA2D18FAB9B74D42318C53F7F58FB7EF6AC1A8008020D2BA05D09F359D93029EE94BD32DB7927F87C66C23465D138E3A23A70F06437D1405AE90CE4AD0ADD7B7D8C579ABFDF88F8302EBBE218CC21B8B661E28FD5B2B19EDC421782DA5BABDB0B2C16F4C6DE47B24A0C341505149413C1F8B52267497B12B37FD33C1447F2C76DB301AC6765943ECF936436DB6CA9A335F5F29A5487919E7770D679FD7D60D1217AFA7FC4C39A1D1DE38211907C367F9DE79;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h6B5B69B4FF34926B60FEA071B6CAD9D8CBA8644CC567E6B113CA8058158A59677E6A0A99543070B24593489BEF490F89AAFAF934F4F28D2A902104507F7288C42F51121C07ED3B98400DF1A10446A23278E530F117EDD8B6839F90028D24ABB141EE0DAF49480C4EBF33648157BB7D64C98A109BB04BECA6BAB6A6C99785B05F9EC4545667B0060822C46ED62E9CA210042307E0090100A000A004400440008010012000A00040028009000010012010100010104410802000000000100001C0F00040400000000000000008000080000008200100000000004100000040100001200000000066817DF6ABABBFAEC23E050E4945404EEBA6FFFFBFFEBEBA4D15;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'hB53248A9507DFCEEEC84349CB39E077E99BDF7D6FB120354E7F7ADEFD5FFFFD5F7752FEBFE9EABFE3FE4E1A8BFC8F3B3CB59EAD3E7FD7FFBD4F73C0DCFA27506FEB2694F83F71937BFE8F71EDB7C6C04B0ECFEF4F344379B7CBEC9A28BC6F954DF3F9B73217FABCFED1CE5D2F6BCBE66EEFBABE79B69B7BE36D3CDDE6EBA044BDEFBC7D7A1A2C709FFFD9196DEE2912010A9E0ADD33733C95248D07AC1D041AD5F5FFBFC46E628A44418BBDC48B18A7C5924DBEB5AEDB684443C5EFE73F25032F4745FF099BA888863F0008C282A28282828282A31FE7D8A1DBBBB3BFF257B3F3CB5AF0CAB75F8901554DEA7F2CC7B7E81E9A095E8B1C2679ECF5A6A6BAEEC74;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h1B5B23A16399EB2CA8FAAD50098799DE4D3BCFEF20C35591A233FBEF3A9CC3BD2AB7DF2F8BCE0A02D71440CA0AA0DC119C787A0211440CE0AE0DC119C787A021B329F5BA4E15DD6CFC80515574D6628BE71ED8E32A1053533B523CE99DACAEEDEBB7DB5AD7DB15ACCD51F9FEA5A28E481A7185DAE6F32FB4E8A7DB168955959C44C4989C49DC2A17D9E81556E309541FB9E68CB764A24F324DDE0199990DDDDD9999981DDBBB3A99367D9AF4D21D9AE7D39F3B9E61F3EFAB36D636FFE5AB7F34FCF3F8F1CD641C1CBFCE0D2D56B8404A828A4B1129550D007807BB05FE6F981E18DEED0A5BD5B0FF0DDFA068C0186AC4D28184332F67AF5E3E7D3FE92FC7FFCF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & ((\main_rom|rom_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\main_rom|rom_rtl_0|auto_generated|ram_block1a5~portadataout ))

	.dataa(gnd),
	.datab(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5 .lut_mask = 16'hFC30;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \cpu_data_in[5]~16 (
// Equation(s):
// \cpu_data_in[5]~16_combout  = (\cpu_data_in[2]~2_combout  & ((\cpu_data_in[5]~15_combout  & ((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout ))) # (!\cpu_data_in[5]~15_combout  & (ram_data_out_l[5])))) # (!\cpu_data_in[2]~2_combout  & 
// (((\cpu_data_in[5]~15_combout ))))

	.dataa(ram_data_out_l[5]),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(\cpu_data_in[5]~15_combout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[5]~16 .lut_mask = 16'hF838;
defparam \cpu_data_in[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \cpu|Mux64~1 (
// Equation(s):
// \cpu|Mux64~1_combout  = (\cpu_data_in[0]~5_combout  & (\RESET_N~input_o  & (\cpu_data_in[5]~16_combout  & \cpu_data_in[1]~7_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[5]~16_combout ),
	.datad(\cpu_data_in[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux64~1 .lut_mask = 16'h8000;
defparam \cpu|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \cpu|Mux74~1 (
// Equation(s):
// \cpu|Mux74~1_combout  = (\cpu|nextOpcInfo[41]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ) # ((\cpu|Mux61~0_combout  & \cpu|Mux64~1_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux61~0_combout ),
	.datad(\cpu|Mux64~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux74~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux74~1 .lut_mask = 16'hC888;
defparam \cpu|Mux74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \cpu|Mux74~2 (
// Equation(s):
// \cpu|Mux74~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux74~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux74~2 .lut_mask = 16'h080A;
defparam \cpu|Mux74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \cpu|Mux74~3 (
// Equation(s):
// \cpu|Mux74~3_combout  = (!\cpu|nextOpcInfo[41]~0_combout  & (\cpu|Mux74~2_combout  & ((!\cpu_data_in[4]~24_combout ) # (!\RESET_N~input_o ))))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux74~2_combout ),
	.datad(\cpu_data_in[4]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Mux74~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux74~3 .lut_mask = 16'h1030;
defparam \cpu|Mux74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \cpu|Mux74~0 (
// Equation(s):
// \cpu|Mux74~0_combout  = (\cpu|nextOpcInfo[41]~0_combout  & (\cpu|Mux59~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout  & !\cpu|Mux60~7_combout )))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|Mux59~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datad(\cpu|Mux60~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux74~0 .lut_mask = 16'h0008;
defparam \cpu|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \cpu|Mux74~4 (
// Equation(s):
// \cpu|Mux74~4_combout  = (\cpu|Mux74~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout  & ((\cpu|Mux74~1_combout ) # (\cpu|Mux74~3_combout ))))

	.dataa(\cpu|Mux74~1_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|Mux74~3_combout ),
	.datad(\cpu|Mux74~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux74~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux74~4 .lut_mask = 16'hFFC8;
defparam \cpu|Mux74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \cpu|opcInfo[40] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux74~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[40] .is_wysiwyg = "true";
defparam \cpu|opcInfo[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \cpu|Mux28~1 (
// Equation(s):
// \cpu|Mux28~1_combout  = (\cpu|opcInfo [39] & (\cpu|opcInfo [40] $ (!\cpu|opcInfo [38])))

	.dataa(\cpu|opcInfo [40]),
	.datab(\cpu|opcInfo [38]),
	.datac(\cpu|opcInfo [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~1 .lut_mask = 16'h9090;
defparam \cpu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \cpu|Mux27~0 (
// Equation(s):
// \cpu|Mux27~0_combout  = (\cpu|Mux28~1_combout  & ((\cpu|Add11~2_combout ) # (\cpu|Add11~4_combout ))) # (!\cpu|Mux28~1_combout  & ((!\cpu|Add11~4_combout ) # (!\cpu|Add11~2_combout )))

	.dataa(\cpu|Mux28~1_combout ),
	.datab(\cpu|Add11~2_combout ),
	.datac(gnd),
	.datad(\cpu|Add11~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~0 .lut_mask = 16'hBBDD;
defparam \cpu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \cpu|Mux27~1 (
// Equation(s):
// \cpu|Mux27~1_combout  = \cpu|Add11~6_combout  $ (((\cpu|Mux27~0_combout  & (!\cpu|Mux28~3_combout  & !\cpu|Mux28~2_combout ))))

	.dataa(\cpu|Mux27~0_combout ),
	.datab(\cpu|Add11~6_combout ),
	.datac(\cpu|Mux28~3_combout ),
	.datad(\cpu|Mux28~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~1 .lut_mask = 16'hCCC6;
defparam \cpu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \cpu|X[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Mux27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|X[7] .is_wysiwyg = "true";
defparam \cpu|X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \cpu|Add20~4 (
// Equation(s):
// \cpu|Add20~4_combout  = (!\cpu|opcInfo [18] & ((\cpu|opcInfo [19] & ((\cpu|Y [7]))) # (!\cpu|opcInfo [19] & (\cpu|myAddr [7]))))

	.dataa(\cpu|opcInfo [19]),
	.datab(\cpu|myAddr [7]),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Y [7]),
	.cin(gnd),
	.combout(\cpu|Add20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~4 .lut_mask = 16'h0E04;
defparam \cpu|Add20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \cpu|Add20~5 (
// Equation(s):
// \cpu|Add20~5_combout  = (\cpu|Add20~4_combout ) # ((\cpu|X [7] & \cpu|opcInfo [18]))

	.dataa(\cpu|X [7]),
	.datab(gnd),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|Add20~4_combout ),
	.cin(gnd),
	.combout(\cpu|Add20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~5 .lut_mask = 16'hFFA0;
defparam \cpu|Add20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \cpu|Add20~32 (
// Equation(s):
// \cpu|Add20~32_combout  = !\cpu|Add20~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|Add20~31 ),
	.combout(\cpu|Add20~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add20~32 .lut_mask = 16'h0F0F;
defparam \cpu|Add20~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \cpu|indexOut[0]~2 (
// Equation(s):
// \cpu|indexOut[0]~2_combout  = (\cpu|opcInfo [18]) # (\cpu|opcInfo [19])

	.dataa(\cpu|opcInfo [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|opcInfo [19]),
	.cin(gnd),
	.combout(\cpu|indexOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|indexOut[0]~2 .lut_mask = 16'hFFAA;
defparam \cpu|indexOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \cpu|Selector4~2 (
// Equation(s):
// \cpu|Selector4~2_combout  = (\cpu|myAddr[0]~4_combout  & ((\cpu|Add20~32_combout ) # ((\cpu|indexOut[0]~2_combout  & \cpu|opcInfo [22])))) # (!\cpu|myAddr[0]~4_combout  & (((\cpu|indexOut[0]~2_combout  & \cpu|opcInfo [22]))))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|Add20~32_combout ),
	.datac(\cpu|indexOut[0]~2_combout ),
	.datad(\cpu|opcInfo [22]),
	.cin(gnd),
	.combout(\cpu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector4~2 .lut_mask = 16'hF888;
defparam \cpu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \cpu|Selector4~1 (
// Equation(s):
// \cpu|Selector4~1_combout  = (\cpu|theCpuCycle.cycle3~q  & (\cpu|opcInfo [13] & (\cpu|opcInfo [18] & !\cpu|opcInfo [21])))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|opcInfo [13]),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|opcInfo [21]),
	.cin(gnd),
	.combout(\cpu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector4~1 .lut_mask = 16'h0080;
defparam \cpu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = (\cpu|opcInfo [12] & ((\cpu|theCpuCycle.cyclePreRead~q ) # ((!\cpu|indexOut[0]~2_combout  & \cpu|nextCpuCycle.cyclePreRead~2_combout ))))

	.dataa(\cpu|theCpuCycle.cyclePreRead~q ),
	.datab(\cpu|indexOut[0]~2_combout ),
	.datac(\cpu|opcInfo [12]),
	.datad(\cpu|nextCpuCycle.cyclePreRead~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector4~0 .lut_mask = 16'hB0A0;
defparam \cpu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \cpu|Selector4~3 (
// Equation(s):
// \cpu|Selector4~3_combout  = (\cpu|Selector4~1_combout ) # ((\cpu|Selector4~0_combout ) # ((\cpu|Selector4~2_combout  & \cpu|nextAddr.nextAddrIncrH~0_combout )))

	.dataa(\cpu|Selector4~2_combout ),
	.datab(\cpu|Selector4~1_combout ),
	.datac(\cpu|nextAddr.nextAddrIncrH~0_combout ),
	.datad(\cpu|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector4~3 .lut_mask = 16'hFFEC;
defparam \cpu|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \cpu|theCpuCycle.cycleRead2 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleRead2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleRead2 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleRead2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \cpu|WideNor0~0 (
// Equation(s):
// \cpu|WideNor0~0_combout  = (!\cpu|theCpuCycle.cycleStack2~q  & (!\cpu|theCpuCycle.cycleRead2~q  & (!\cpu|theCpuCycle.cycleStack1~q  & \cpu|theCpuCycle.cycle2~q )))

	.dataa(\cpu|theCpuCycle.cycleStack2~q ),
	.datab(\cpu|theCpuCycle.cycleRead2~q ),
	.datac(\cpu|theCpuCycle.cycleStack1~q ),
	.datad(\cpu|theCpuCycle.cycle2~q ),
	.cin(gnd),
	.combout(\cpu|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor0~0 .lut_mask = 16'h0100;
defparam \cpu|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \cpu|T[7]~0 (
// Equation(s):
// \cpu|T[7]~0_combout  = (\c_g0|phase0~q ) # ((!\cpu|opcInfo [20] & ((\cpu|theCpuCycle.cycleStack1~q ) # (\cpu|theCpuCycle.cycleStack2~q ))))

	.dataa(\cpu|opcInfo [20]),
	.datab(\cpu|theCpuCycle.cycleStack1~q ),
	.datac(\c_g0|phase0~q ),
	.datad(\cpu|theCpuCycle.cycleStack2~q ),
	.cin(gnd),
	.combout(\cpu|T[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|T[7]~0 .lut_mask = 16'hF5F4;
defparam \cpu|T[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \cpu|T[7]~1 (
// Equation(s):
// \cpu|T[7]~1_combout  = (!\cpu|T[7]~0_combout  & (((\cpu|theCpuCycle.cycleRead~q ) # (\cpu|theCpuCycle.cycleIndirect~q )) # (!\cpu|WideNor0~0_combout )))

	.dataa(\cpu|WideNor0~0_combout ),
	.datab(\cpu|theCpuCycle.cycleRead~q ),
	.datac(\cpu|theCpuCycle.cycleIndirect~q ),
	.datad(\cpu|T[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|T[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|T[7]~1 .lut_mask = 16'h00FD;
defparam \cpu|T[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \cpu|T[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu_data_in[7]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|T[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|T [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|T[7] .is_wysiwyg = "true";
defparam \cpu|T[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \cpu|nextAddr.nextAddrDecrH~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrDecrH~0_combout  = (\cpu|T [7] & (\RESET_N~input_o  & \cpu|theCpuCycle.cycleBranchPage~q ))

	.dataa(\cpu|T [7]),
	.datab(\RESET_N~input_o ),
	.datac(\cpu|theCpuCycle.cycleBranchPage~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrDecrH~0 .lut_mask = 16'h8080;
defparam \cpu|nextAddr.nextAddrDecrH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \cpu|Selector54~0 (
// Equation(s):
// \cpu|Selector54~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[5]~25_combout  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu_data_in[5]~25_combout ),
	.cin(gnd),
	.combout(\cpu|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector54~0 .lut_mask = 16'hE000;
defparam \cpu|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \cpu|Selector54~1 (
// Equation(s):
// \cpu|Selector54~1_combout  = (\cpu|myAddrIncr[13]~26_combout  & ((\cpu|nextAddr.nextAddrIncr~0_combout ) # ((\cpu|nextAddr.nextAddrIncrH~2_combout  & \cpu|myAddrIncrH[5]~10_combout )))) # (!\cpu|myAddrIncr[13]~26_combout  & 
// (((\cpu|nextAddr.nextAddrIncrH~2_combout  & \cpu|myAddrIncrH[5]~10_combout ))))

	.dataa(\cpu|myAddrIncr[13]~26_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.datad(\cpu|myAddrIncrH[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector54~1 .lut_mask = 16'hF888;
defparam \cpu|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \cpu|Selector54~2 (
// Equation(s):
// \cpu|Selector54~2_combout  = (\cpu|Selector54~0_combout ) # ((\cpu|Selector54~1_combout ) # ((\cpu|PC [13] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [13]),
	.datab(\cpu|Selector54~0_combout ),
	.datac(\cpu|Selector54~1_combout ),
	.datad(\cpu|nextAddr.nextAddrPc~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector54~2 .lut_mask = 16'hFEFC;
defparam \cpu|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \cpu|Selector54~3 (
// Equation(s):
// \cpu|Selector54~3_combout  = (\cpu|Selector54~2_combout ) # (((\cpu|Add25~10_combout  & \cpu|nextAddr.nextAddrDecrH~0_combout )) # (!\cpu|myAddr~8_combout ))

	.dataa(\cpu|Add25~10_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|Selector54~2_combout ),
	.datad(\cpu|myAddr~8_combout ),
	.cin(gnd),
	.combout(\cpu|Selector54~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector54~3 .lut_mask = 16'hF8FF;
defparam \cpu|Selector54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \cpu|myAddr[13] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector54~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[13] .is_wysiwyg = "true";
defparam \cpu|myAddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \rom_addr[13] (
// Equation(s):
// rom_addr[13] = (\cpu|myAddr [13] & \cpu|myAddr [12])

	.dataa(gnd),
	.datab(\cpu|myAddr [13]),
	.datac(gnd),
	.datad(\cpu|myAddr [12]),
	.cin(gnd),
	.combout(rom_addr[13]),
	.cout());
// synopsys translate_off
defparam \rom_addr[13] .lut_mask = 16'hCC00;
defparam \rom_addr[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \main_rom|rom_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rom_addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \main_rom|rom_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hC03D0710D753693A6231108430D63C605F0F1CDE306C11165DCD6D29E325C61138C2DE03C9D30D871A5054E01621DE0E864A0804D595AEC92FF240D22701D4C93CA0DC0016E75B9613219A129672E9091209212FF4C0AA52C0E92099D24E6529042865D6B9892288170A850E6A090111899C8C65647480DD5FA44838CA280381D08E626BA51A95A14124259D69AC666D022C45208B2872E9CA72210406955A56923D7D4408020AFEAFE008861A280280C21E619281C054810C8169C5A11ADE95D5695A4808857F57F442199C671DD44B4A4B93AC4CBD7E88A02D4843B30804544241828208408081DFDDFDD744411FD82234AFEAFEA74520A08004EF4BBD2BA2;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'hAB4AC081C20C383581BD77411A849142265891964C3C09904809492A50140828265B10046C101E4181778808035E348442809C042808D887A60807951044429980F06820CCCC01C1330258B40585C5524F5771E850AFE6588120514853612A17084F4A88932E27E6D6127F6993338661A0E0676423680A40FAE282164888F4993352643811019084444464A596674A5E0332699405E93143B16C82265530140262615E02D53122000DF38CED04057256090D0960790EF874E7A8A5427849D90CB3260363834BE4E40956681904A73634D942CCEB0853F5750B464196610679C8128F6342F6DB3AF0D3A569333033563762F0C9E6181AC12508BD46CF11492904;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h44292C4050345B1114A2213C664098C5B10D76DA1677C0FE83000B20C890B18844808900A9D880A44BCA4C9C2B01D9333362212D7AB2CB252641965C30815306306E2028532444FAEE28BBF7765A260100A5432528D3ED6FEE4B43794000418F40A6AAD1A1D8A8D54296A4068784A4CE74C920105B2653B39A2A944914784282393C5A4A4466764D8685969449C3441199060DEC5CC968C018C90248AD25652B9AD2B184730B35AD149C39C8A6D82354A33DA480C66427828763D50137FA004202B101254B0DAC14844E420214D92E04012DF357C06292D8244592E78281272625910A16577720B21ABE19CE2082AC333048B516591A3CA4213066205A34E010;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hA56824860901B2A6469589B5DD06C9C9A61AC1461291292289860931B359D5B3994079903B7340213101260F5F1500123333314ABEFB2C5983323CB38CF78D80703A628B315F9662EF93090021F691938512288080E299FF0B148313A12405F99268DE33D674A1DCCC22A2A949E2EBEDEBFC0B00A58208892D092A20C4A25C00680C86000C8296290AA94C1CE8F0257BBFA37C0F22526A29D32D3B2D53295F5347348F593A2D91D4A6F278B4E7344DE66293466218C21E85714F9C1E038E9692B54A29166D63272B675714F5655AB6A77C579E455B34B5CB8CEF5C98C456448887612D9268918DC84FF501F20EF97036344A4F7A8BD6F158402A6A4F12EBEB8D;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'hCFD7F8D5CB19046E52CA3013F3100B10A236DB0960448C8CEF6772082A25202900001204124930010C90198268290A22458B270290DC7398C15054567C40BC88489108BB01B388008E65BEEEC90AC19C53C96E6648192B172B9A0161002E41E649000010A0A99483D6018C51401450BCBD418F940D0D003230C312EEB4709131234442102651C5B80000263310615015035FA1A01FBAAA19964A80206BF9A2EA211DE39B5E020ED9EB19CD2091DAD7F03B64A5830132890300000000000000007AF5183CEED6FDF804AC7198646664606060644094B0668844159135F702283605396814A510E0082237B482A62219218050507C94716E005A8960C0805554C8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hA6111005CAF559EAE987D7A8879090C807AB2CD2168F452908F5082124481A4AF3090018500211114C1801C56E029A0D086646C101801C16E429A0D086646C106330D1B5CD0BCDDA8406F548C82ABBAA4AFCA17124AFD78F10EA845454842CE6985158E406C07F505474E4BCE00724E8996058C5550516ACD0DF121945423E014354B50442505E716514AF3B631910442FC0138B5C4003AE0054A2F57D913EFAEBEBC126B8F5187D1F47D98BFA27D9A3499808C34800040480084080033509910024040804C8C665630B01033382E2EC4895FAF281343B5D549CA23129130063840D61E3071F4261B41176C44463BBFB662139D008551E0CBA189043B323866A;
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & ((\main_rom|rom_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\main_rom|rom_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hFA50;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \keyboard_data_l[0]~input (
	.i(keyboard_data_l[0]),
	.ibar(gnd),
	.o(\keyboard_data_l[0]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[0]~input .bus_hold = "false";
defparam \keyboard_data_l[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = (\cpu|myAddrIncrH[0]~0_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [32]),
	.datad(\cpu|myAddrIncrH[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector26~2 .lut_mask = 16'hFF0F;
defparam \cpu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \cpu|Selector35~0 (
// Equation(s):
// \cpu|Selector35~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[8]~16_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [8]))

	.dataa(\cpu|myAddr [8]),
	.datab(\cpu|PC[12]~0_combout ),
	.datac(gnd),
	.datad(\cpu|myAddrIncr[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector35~0 .lut_mask = 16'hEE22;
defparam \cpu|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \cpu|PC[8] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[8] .is_wysiwyg = "true";
defparam \cpu|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = (\cpu|doReg[1]~1_combout  & (((\cpu|doReg[1]~0_combout ) # (\cpu_data_in[0]~21_combout )))) # (!\cpu|doReg[1]~1_combout  & (\cpu|PC [0] & (!\cpu|doReg[1]~0_combout )))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|PC [0]),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu_data_in[0]~21_combout ),
	.cin(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector26~0 .lut_mask = 16'hAEA4;
defparam \cpu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = (\cpu|doReg[1]~0_combout  & ((\cpu|Selector26~0_combout  & ((\cpu|myAddrIncr[8]~16_combout ))) # (!\cpu|Selector26~0_combout  & (\cpu|PC [8])))) # (!\cpu|doReg[1]~0_combout  & (((\cpu|Selector26~0_combout ))))

	.dataa(\cpu|PC [8]),
	.datab(\cpu|myAddrIncr[8]~16_combout ),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu|Selector26~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector26~1 .lut_mask = 16'hCFA0;
defparam \cpu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \cpu|Selector26~3 (
// Equation(s):
// \cpu|Selector26~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector26~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Mux8~2_combout  & (\cpu|Selector26~2_combout )))

	.dataa(\cpu|Mux8~2_combout ),
	.datab(\cpu|Selector26~2_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector26~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector26~3 .lut_mask = 16'hF808;
defparam \cpu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \cpu|doReg[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[0] .is_wysiwyg = "true";
defparam \cpu|doReg[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a40~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a48~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'hC480;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h3120;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [0]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hE040;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFFA8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \ram_data_out_l[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[0] .is_wysiwyg = "true";
defparam \ram_data_out_l[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \cpu_data_in[0]~3 (
// Equation(s):
// \cpu_data_in[0]~3_combout  = (\cpu_data_in[2]~2_combout  & (((ram_data_out_l[0]) # (\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & (\keyboard_data_l[0]~input_o  & ((!\cpu_data_in[2]~1_combout ))))

	.dataa(\keyboard_data_l[0]~input_o ),
	.datab(ram_data_out_l[0]),
	.datac(\cpu_data_in[2]~2_combout ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[0]~3 .lut_mask = 16'hF0CA;
defparam \cpu_data_in[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \cpu_data_in[0]~4 (
// Equation(s):
// \cpu_data_in[0]~4_combout  = (\cpu_data_in[2]~1_combout  & ((\cpu_data_in[0]~3_combout  & ((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))) # (!\cpu_data_in[0]~3_combout  & (\peripheral_out[0]~input_o )))) # 
// (!\cpu_data_in[2]~1_combout  & (((\cpu_data_in[0]~3_combout ))))

	.dataa(\peripheral_out[0]~input_o ),
	.datab(\cpu_data_in[2]~1_combout ),
	.datac(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\cpu_data_in[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[0]~4 .lut_mask = 16'hF388;
defparam \cpu_data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \cpu|nextOpcInfo[41]~0 (
// Equation(s):
// \cpu|nextOpcInfo[41]~0_combout  = (\cpu_data_in[0]~5_combout  & (\RESET_N~input_o  & \cpu_data_in[0]~4_combout ))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|nextOpcInfo[41]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextOpcInfo[41]~0 .lut_mask = 16'h8080;
defparam \cpu|nextOpcInfo[41]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \cpu|Mux45~1 (
// Equation(s):
// \cpu|Mux45~1_combout  = (!\cpu_data_in[2]~9_combout  & (\RESET_N~input_o  & (\cpu_data_in[0]~5_combout  & \cpu_data_in[4]~14_combout )))

	.dataa(\cpu_data_in[2]~9_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~1 .lut_mask = 16'h4000;
defparam \cpu|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \cpu|Mux45~0 (
// Equation(s):
// \cpu|Mux45~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & ((\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # ((\cpu|nextOpcInfo[41]~0_combout ) # (!\cpu|Mux40~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux40~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~0 .lut_mask = 16'hCC8C;
defparam \cpu|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \cpu|Mux45~2 (
// Equation(s):
// \cpu|Mux45~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & ((\cpu|Mux45~0_combout ) # ((\cpu|nextOpcInfo[41]~0_combout  & \cpu|Mux45~1_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|nextOpcInfo[41]~0_combout ),
	.datac(\cpu|Mux45~1_combout ),
	.datad(\cpu|Mux45~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~2 .lut_mask = 16'hAA80;
defparam \cpu|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N31
dffeas \cpu|opcInfo[11] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux45~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[11] .is_wysiwyg = "true";
defparam \cpu|opcInfo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \cpu|nextAddr.nextAddrZeroPage~1 (
// Equation(s):
// \cpu|nextAddr.nextAddrZeroPage~1_combout  = (!\cpu|opcInfo [11] & (\cpu|nextAddr.nextAddrZeroPage~0_combout  & (\cpu|nextAddr~0_combout  & \RESET_N~input_o )))

	.dataa(\cpu|opcInfo [11]),
	.datab(\cpu|nextAddr.nextAddrZeroPage~0_combout ),
	.datac(\cpu|nextAddr~0_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrZeroPage~1 .lut_mask = 16'h4000;
defparam \cpu|nextAddr.nextAddrZeroPage~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \cpu|Selector65~2 (
// Equation(s):
// \cpu|Selector65~2_combout  = (\cpu|T [2] & ((\cpu|Add20~20_combout ) # ((!\cpu|myAddr[0]~10_combout )))) # (!\cpu|T [2] & (!\cpu|myAddr[0]~6_combout  & ((\cpu|Add20~20_combout ) # (!\cpu|myAddr[0]~10_combout ))))

	.dataa(\cpu|T [2]),
	.datab(\cpu|Add20~20_combout ),
	.datac(\cpu|myAddr[0]~6_combout ),
	.datad(\cpu|myAddr[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|Selector65~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector65~2 .lut_mask = 16'h8CAF;
defparam \cpu|Selector65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \cpu|Selector65~1 (
// Equation(s):
// \cpu|Selector65~1_combout  = (\cpu|myAddr~3_combout  & (\cpu|myAddrIncr[2]~4_combout  & ((\cpu|S [2]) # (!\cpu|nextAddr.nextAddrStack~1_combout )))) # (!\cpu|myAddr~3_combout  & ((\cpu|S [2]) # ((!\cpu|nextAddr.nextAddrStack~1_combout ))))

	.dataa(\cpu|myAddr~3_combout ),
	.datab(\cpu|S [2]),
	.datac(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datad(\cpu|myAddrIncr[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector65~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector65~1 .lut_mask = 16'hCF45;
defparam \cpu|Selector65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \cpu|Selector65~3 (
// Equation(s):
// \cpu|Selector65~3_combout  = (\cpu|Selector65~2_combout  & (\cpu|Selector65~1_combout  & ((\cpu_data_in[2]~10_combout ) # (!\cpu|nextAddr.nextAddrZeroPage~1_combout ))))

	.dataa(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datab(\cpu|Selector65~2_combout ),
	.datac(\cpu_data_in[2]~10_combout ),
	.datad(\cpu|Selector65~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector65~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector65~3 .lut_mask = 16'hC400;
defparam \cpu|Selector65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \cpu|Selector41~0 (
// Equation(s):
// \cpu|Selector41~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[2]~4_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [2]))

	.dataa(\cpu|PC[12]~0_combout ),
	.datab(\cpu|myAddr [2]),
	.datac(gnd),
	.datad(\cpu|myAddrIncr[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector41~0 .lut_mask = 16'hEE44;
defparam \cpu|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N3
dffeas \cpu|PC[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[2] .is_wysiwyg = "true";
defparam \cpu|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \cpu|Selector65~0 (
// Equation(s):
// \cpu|Selector65~0_combout  = (!\cpu|nextAddr.nextAddrDecrH~0_combout  & (!\cpu|nextAddr.nextAddrHold~3_combout  & !\cpu|nextAddr.nextAddrIncrH~2_combout ))

	.dataa(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datab(gnd),
	.datac(\cpu|nextAddr.nextAddrHold~3_combout ),
	.datad(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector65~0 .lut_mask = 16'h0005;
defparam \cpu|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \cpu|Selector65~4 (
// Equation(s):
// \cpu|Selector65~4_combout  = (\cpu|Selector65~3_combout  & (\cpu|Selector65~0_combout  & ((\cpu|PC [2]) # (!\cpu|nextAddr.nextAddrPc~2_combout ))))

	.dataa(\cpu|Selector65~3_combout ),
	.datab(\cpu|PC [2]),
	.datac(\cpu|Selector65~0_combout ),
	.datad(\cpu|nextAddr.nextAddrPc~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector65~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector65~4 .lut_mask = 16'h80A0;
defparam \cpu|Selector65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \cpu|myAddr[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector65~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[2] .is_wysiwyg = "true";
defparam \cpu|myAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \soft_switches[2]~8 (
// Equation(s):
// \soft_switches[2]~8_combout  = (\cpu|myAddr [2] & !\cpu|myAddr [1])

	.dataa(\cpu|myAddr [2]),
	.datab(gnd),
	.datac(\cpu|myAddr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\soft_switches[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[2]~8 .lut_mask = 16'h0A0A;
defparam \soft_switches[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \soft_switches[2]~9 (
// Equation(s):
// \soft_switches[2]~9_combout  = (\soft_switches[2]~8_combout  & ((\soft_switches[0]~1_combout  & (\cpu|myAddr [0])) # (!\soft_switches[0]~1_combout  & ((soft_switches[2]))))) # (!\soft_switches[2]~8_combout  & (((soft_switches[2]))))

	.dataa(\soft_switches[2]~8_combout ),
	.datab(\cpu|myAddr [0]),
	.datac(soft_switches[2]),
	.datad(\soft_switches[0]~1_combout ),
	.cin(gnd),
	.combout(\soft_switches[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \soft_switches[2]~9 .lut_mask = 16'hD8F0;
defparam \soft_switches[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \soft_switches[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\soft_switches[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(soft_switches[2]),
	.prn(vcc));
// synopsys translate_off
defparam \soft_switches[2] .is_wysiwyg = "true";
defparam \soft_switches[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \ram_addr[14]~2 (
// Equation(s):
// \ram_addr[14]~2_combout  = (\c_g0|phase0~q  & (((\cpu|myAddr [14])))) # (!\c_g0|phase0~q  & (soft_switches[2] & ((\vid_gen|HIRES~combout ))))

	.dataa(soft_switches[2]),
	.datab(\c_g0|phase0~q ),
	.datac(\cpu|myAddr [14]),
	.datad(\vid_gen|HIRES~combout ),
	.cin(gnd),
	.combout(\ram_addr[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[14]~2 .lut_mask = 16'hE2C0;
defparam \ram_addr[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \ram|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_addr[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \cpu|Selector19~2 (
// Equation(s):
// \cpu|Selector19~2_combout  = (\cpu|myAddrIncrH[7]~14_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|myAddrIncrH[7]~14_combout ),
	.datad(\cpu|opcInfo [32]),
	.cin(gnd),
	.combout(\cpu|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector19~2 .lut_mask = 16'hF0FF;
defparam \cpu|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \cpu|Selector19~0 (
// Equation(s):
// \cpu|Selector19~0_combout  = (\cpu|doReg[1]~0_combout  & (((\cpu|PC [15]) # (\cpu|doReg[1]~1_combout )))) # (!\cpu|doReg[1]~0_combout  & (\cpu|PC [7] & ((!\cpu|doReg[1]~1_combout ))))

	.dataa(\cpu|PC [7]),
	.datab(\cpu|PC [15]),
	.datac(\cpu|doReg[1]~0_combout ),
	.datad(\cpu|doReg[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector19~0 .lut_mask = 16'hF0CA;
defparam \cpu|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \cpu|Selector19~1 (
// Equation(s):
// \cpu|Selector19~1_combout  = (\cpu|Selector19~0_combout  & (((\cpu|myAddrIncr[15]~30_combout )) # (!\cpu|doReg[1]~1_combout ))) # (!\cpu|Selector19~0_combout  & (\cpu|doReg[1]~1_combout  & ((\cpu_data_in[7]~27_combout ))))

	.dataa(\cpu|Selector19~0_combout ),
	.datab(\cpu|doReg[1]~1_combout ),
	.datac(\cpu|myAddrIncr[15]~30_combout ),
	.datad(\cpu_data_in[7]~27_combout ),
	.cin(gnd),
	.combout(\cpu|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector19~1 .lut_mask = 16'hE6A2;
defparam \cpu|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \cpu|Selector19~3 (
// Equation(s):
// \cpu|Selector19~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector19~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Selector19~2_combout  & (\cpu|Mux1~2_combout )))

	.dataa(\cpu|Selector19~2_combout ),
	.datab(\cpu|Mux1~2_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector19~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector19~3 .lut_mask = 16'hF808;
defparam \cpu|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \cpu|doReg[7] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[7] .is_wysiwyg = "true";
defparam \cpu|doReg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a55~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'hA280;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43 .lut_mask = 16'hB080;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [7]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hFFC8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \ram_data_out_l[7] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[7] .is_wysiwyg = "true";
defparam \ram_data_out_l[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'hA5390F7FD17FF2AEDF6D2ABD55A0063BF5768F3B4CB45454EF6F6BB7239DE739C91E2E73B2172BEB0924CBAC8EAAAA75556D16631EDE77BCE55E55552D2AAFBD284703C301B1299ECEF22A8ED995F799D79EE76DC7772B172F9A2568A820569179D315BD7F9EF2555556B46DDF3558515561755755F43A176DBE62655559F77BE5557B9F2E411081FFFFFFF35C68F58E5739B9AC8AAAAB2D5B6ABCBB7FFFFEA94B9DEBBD5762FABF557EFB146AF5AE733DB6ED366C928401C3C0140EE62AC4C1911A0F108028B3A277FDC33282828082828282814953EDDDBCDDD5F3F74559F5C0AD7DAF6396EFE09DEA3EECB4E95994026040409044202C5555A83958405950;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hE7315F65CA77DA9A68E576AC556E9759AAB248E6CE967195AB77CF3D27FB7A99FC1FDD1D6FB2AAAAC8D571FCF6CF3FFDDFF9F9C2AD571FCF6CF3FFDDFF9F9C2AF67D1D3E07004C1FFDFEBEDBD5A03BF6877FAFA77DEFD11FB1FAC9D985893C230266421C8E464B4D05303A0A6DDF44899DD2648406175FF62B610009067EC5F155D6DE4564DA2F776DB2D7F74B2DCBABEEABBBA5DE2B32EF23BFB7FF77D13BFFEEEEFFB6ECFFDC55D575590AAB1559356ABA4FBA6FA74F793D726FCDDBD77D8ABB3AEDDB848175766555EAAAACBACACAAAAB6ED3FFF55F7562AEF72B2D5BB85DC520C0D41DCF186D74F9AEF0FFFCAF2BC8C0CE623C773E7CB26E1B732787B76C;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h93D9B63CFFDFFDF3FE73905EFBE8F9FBFF3E3C9CF46CFDBEFFA5C647E7139E10F004E2002BB7491E31B9E1C78EED9E1F1F9FC21295A5326CCA5E476BB7EEBEEBB3FF09C4F9F3E7C7BBADDC7E9CA0DDBE7C1DA3B7E6AEC77EE55933F59A18D76A486257DF791324C987F1F83EEAD9254ABABA9554AEADD5FF8FEBFCFB9D5DE3FBE59F4EEEDDBB797A7D554FFD5FBE2EDF7BBDFF63FEFB7B1DEF7567AEDEFB7BDEAB377767981BBFFFFFFAEA922D3DF7DF7F9E63A6DD817EDC39A05BE3C031DEFBEDEF7AAB600659659399DBDEF7B556676E6D9BB66EDF3E1D11A525495009C0028F787555D62DDDDFBEFBEFBED553B97AAA8DDF7DF7CF74FFFFDD73A74E9D3D37;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'hCA1EF5F4BF5DFFE39DBEEF6D74BC53C2E44AB092FEFF691FEA894ADD46FFC72FE45A55CAE98D5ED1ADFF7A7B655F2DA6AA14FCBDFA1ACB8AAAA52A0AA976545F8543ACD5FEDD27E9FB4D9BB48DEFFFFBD73EF8FCAA8FFD7DD7555DAC63CF75502ECE7CCEAB157F7F8AAABBC555F5D55CFA52AAAAD440F5FAEEF3577EABF7EE5D57FFEABF9FEB918EEEECED95B46FFEDCEBFFFBB4CDC9F9B7B36DB7A67D24DF72EFD56AD15FCC9AED5D7BAFDEE5CE6FBCF72BCCFAFBBEBD7EEEBFFEFAB9B7B6BFBF8802FDF3F3DEED159EB85D627BE77DFAABEA896754E711DB46D48573BDF388DF782FB8FFFFBFF57FBE8F5F51EE6E32BF35FBEABEAAC1146B79E5575E6AC524;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h8AE62D4B5BA4D946BFE8DFFEAEFCFFE6BB9F8D912EEDC5FFDA365BA699D4FD33E5B7FA2D5FD8629D499A3C7897579A9EBEFAC8A57DB6DB271561B6DC52BFDB8EFBFDF7459B23D0D9117CB782AE5B328FBCF20265AB3B394A52E66FCF2FFFAB3F2A00000027AB0767EEFBDEBEDBB2BFF7E2AA30949353D2AAABC017E82E480AFDFFFDAAD648A6364D339592AC7ACFD932AB8A6C69E4C9B8FB9B993D7597161CAA8ED222A56EAA3FFF67BEFFDBBD7575EAEA3FEC8184277FA254411401D55D536287F76915E7DBA81EF7D5554B79DB254D12F9FB7DD8ADE55D344C96F32448AAAAD555D0B4D4516DA6CBAE2AFB1764745556FA5C5C3D2D55B625595D74522C5A5B;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hD7BD6BAADF9DB7344EB6C5FE393648D5B26591F67091A8FFFEA7BD1FFFBD72B0D9AABFF475744E2D7549AEAE79155D2C555555DA3A2DEE7FD7AD777F55FB8FEDEFDF72E9552DFEAA5C7F69EFD7FF557515D03D025E21DEC6CBBC7D58ACF6CDD54AB3ED556D777735553D7A9436EECA8FBABAC6477917EAF9E8D9BA62CD892AAAEF5D4AA96A1FFFFBBBB75BFEF9738A74E72EE7E000008000800200004000800400100010008004000200101000100200002080004410892244924924909249E9F89445449088844888A2410C0A448210410820890420410210411110884091111124512422249B49A6DBEBBEEFAFFB3BBBFAFFBA6EABEFEAAAAABAFFABFFFBFA;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & (\main_rom|rom_rtl_0|auto_generated|ram_block1a15~portadataout )) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\main_rom|rom_rtl_0|auto_generated|ram_block1a7~portadataout )))

	.dataa(gnd),
	.datab(\main_rom|rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7 .lut_mask = 16'hCFC0;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \cpu_data_in[7]~20 (
// Equation(s):
// \cpu_data_in[7]~20_combout  = (\cpu_data_in[7]~19_combout  & (((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout )) # (!\cpu_data_in[2]~2_combout ))) # (!\cpu_data_in[7]~19_combout  & (\cpu_data_in[2]~2_combout  & (ram_data_out_l[7])))

	.dataa(\cpu_data_in[7]~19_combout ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(ram_data_out_l[7]),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[7]~20 .lut_mask = 16'hEA62;
defparam \cpu_data_in[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \cpu|Mux70~0 (
// Equation(s):
// \cpu|Mux70~0_combout  = (((!\cpu_data_in[7]~20_combout  & !\cpu_data_in[4]~14_combout )) # (!\cpu_data_in[0]~5_combout )) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[7]~20_combout ),
	.datad(\cpu_data_in[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux70~0 .lut_mask = 16'h777F;
defparam \cpu|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = (\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ) # ((\cpu|nextOpcInfo[41]~0_combout ) # ((\cpu|calcNextOpcode:myNextOpcode[5]~0_combout  & !\cpu|calcNextOpcode:myNextOpcode[3]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[5]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~0 .lut_mask = 16'hFFAE;
defparam \cpu|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \cpu|Mux49~1 (
// Equation(s):
// \cpu|Mux49~1_combout  = (\cpu|Mux70~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & !\cpu|Mux49~0_combout ))

	.dataa(\cpu|Mux70~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datad(\cpu|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~1 .lut_mask = 16'h000A;
defparam \cpu|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \cpu|opcInfo[15] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux49~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[15] .is_wysiwyg = "true";
defparam \cpu|opcInfo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleStack4~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleStack4~0_combout  = (\cpu|opcInfo [15] & (\cpu|theCpuCycle.cycleStack3~q  & (\cpu|opcInfo [14] & !\cpu|opcInfo [20])))

	.dataa(\cpu|opcInfo [15]),
	.datab(\cpu|theCpuCycle.cycleStack3~q ),
	.datac(\cpu|opcInfo [14]),
	.datad(\cpu|opcInfo [20]),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleStack4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleStack4~0 .lut_mask = 16'h0080;
defparam \cpu|nextCpuCycle.cycleStack4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \cpu|theCpuCycle.cycleStack4 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|nextCpuCycle.cycleStack4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleStack4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack4 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleStack4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \cpu|myAddr~8 (
// Equation(s):
// \cpu|myAddr~8_combout  = (\RESET_N~input_o  & !\cpu|theCpuCycle.cycleStack4~q )

	.dataa(\RESET_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|theCpuCycle.cycleStack4~q ),
	.cin(gnd),
	.combout(\cpu|myAddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr~8 .lut_mask = 16'h00AA;
defparam \cpu|myAddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneive_lcell_comb \cpu|Add25~6 (
// Equation(s):
// \cpu|Add25~6_combout  = (\cpu|myAddr [11] & (\cpu|Add25~5  & VCC)) # (!\cpu|myAddr [11] & (!\cpu|Add25~5 ))
// \cpu|Add25~7  = CARRY((!\cpu|myAddr [11] & !\cpu|Add25~5 ))

	.dataa(gnd),
	.datab(\cpu|myAddr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add25~5 ),
	.combout(\cpu|Add25~6_combout ),
	.cout(\cpu|Add25~7 ));
// synopsys translate_off
defparam \cpu|Add25~6 .lut_mask = 16'hC303;
defparam \cpu|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \cpu|Selector32~0 (
// Equation(s):
// \cpu|Selector32~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[11]~22_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [11])))

	.dataa(gnd),
	.datab(\cpu|PC[12]~0_combout ),
	.datac(\cpu|myAddrIncr[11]~22_combout ),
	.datad(\cpu|myAddr [11]),
	.cin(gnd),
	.combout(\cpu|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector32~0 .lut_mask = 16'hF3C0;
defparam \cpu|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \cpu|PC[11] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[11] .is_wysiwyg = "true";
defparam \cpu|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \cpu|Selector56~1 (
// Equation(s):
// \cpu|Selector56~1_combout  = (\cpu|myAddrIncrH[3]~6_combout  & ((\cpu|nextAddr.nextAddrIncrH~2_combout ) # ((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[11]~22_combout )))) # (!\cpu|myAddrIncrH[3]~6_combout  & 
// (\cpu|nextAddr.nextAddrIncr~0_combout  & ((\cpu|myAddrIncr[11]~22_combout ))))

	.dataa(\cpu|myAddrIncrH[3]~6_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.datad(\cpu|myAddrIncr[11]~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector56~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \cpu|Selector56~0 (
// Equation(s):
// \cpu|Selector56~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[3]~23_combout  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu_data_in[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector56~0 .lut_mask = 16'hE000;
defparam \cpu|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \cpu|Selector56~2 (
// Equation(s):
// \cpu|Selector56~2_combout  = (\cpu|Selector56~1_combout ) # ((\cpu|Selector56~0_combout ) # ((\cpu|PC [11] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [11]),
	.datab(\cpu|Selector56~1_combout ),
	.datac(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datad(\cpu|Selector56~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector56~2 .lut_mask = 16'hFFEC;
defparam \cpu|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \cpu|Selector56~3 (
// Equation(s):
// \cpu|Selector56~3_combout  = ((\cpu|Selector56~2_combout ) # ((\cpu|Add25~6_combout  & \cpu|nextAddr.nextAddrDecrH~0_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|myAddr~8_combout ),
	.datab(\cpu|Add25~6_combout ),
	.datac(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datad(\cpu|Selector56~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector56~3 .lut_mask = 16'hFFD5;
defparam \cpu|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \cpu|myAddr[11] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector56~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[11] .is_wysiwyg = "true";
defparam \cpu|myAddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \cpu|Selector55~1 (
// Equation(s):
// \cpu|Selector55~1_combout  = (\cpu|nextAddr.nextAddrIncrH~2_combout  & ((\cpu|myAddrIncrH[4]~8_combout ) # ((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[12]~24_combout )))) # (!\cpu|nextAddr.nextAddrIncrH~2_combout  & 
// (((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[12]~24_combout ))))

	.dataa(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.datab(\cpu|myAddrIncrH[4]~8_combout ),
	.datac(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datad(\cpu|myAddrIncr[12]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector55~1 .lut_mask = 16'hF888;
defparam \cpu|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \cpu|Selector55~0 (
// Equation(s):
// \cpu|Selector55~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[4]~24_combout  & ((\cpu|theCpuCycle.cycleJump~q ) # (\cpu|theCpuCycle.cycle3~q ))))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\cpu|theCpuCycle.cycle3~q ),
	.datad(\cpu_data_in[4]~24_combout ),
	.cin(gnd),
	.combout(\cpu|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector55~0 .lut_mask = 16'hA800;
defparam \cpu|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \cpu|Selector55~2 (
// Equation(s):
// \cpu|Selector55~2_combout  = (\cpu|Selector55~1_combout ) # ((\cpu|Selector55~0_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [12])))

	.dataa(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datab(\cpu|PC [12]),
	.datac(\cpu|Selector55~1_combout ),
	.datad(\cpu|Selector55~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector55~2 .lut_mask = 16'hFFF8;
defparam \cpu|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \cpu|Selector55~3 (
// Equation(s):
// \cpu|Selector55~3_combout  = ((\cpu|Selector55~2_combout ) # ((\cpu|Add25~8_combout  & \cpu|nextAddr.nextAddrDecrH~0_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|Add25~8_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|myAddr~8_combout ),
	.datad(\cpu|Selector55~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector55~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector55~3 .lut_mask = 16'hFF8F;
defparam \cpu|Selector55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \cpu|myAddr[12] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector55~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[12] .is_wysiwyg = "true";
defparam \cpu|myAddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \cpu_data_in[2]~2 (
// Equation(s):
// \cpu_data_in[2]~2_combout  = (\cpu|myAddr [12]) # (((\cpu|myAddr [13]) # (!\cpu|myAddr [14])) # (!\cpu|myAddr [15]))

	.dataa(\cpu|myAddr [12]),
	.datab(\cpu|myAddr [15]),
	.datac(\cpu|myAddr [13]),
	.datad(\cpu|myAddr [14]),
	.cin(gnd),
	.combout(\cpu_data_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~2 .lut_mask = 16'hFBFF;
defparam \cpu_data_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \keyboard_data_l[3]~input (
	.i(keyboard_data_l[3]),
	.ibar(gnd),
	.o(\keyboard_data_l[3]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[3]~input .bus_hold = "false";
defparam \keyboard_data_l[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \cpu_data_in[3]~11 (
// Equation(s):
// \cpu_data_in[3]~11_combout  = (\cpu_data_in[2]~2_combout  & (((\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & ((\cpu_data_in[2]~1_combout  & (\peripheral_out[3]~input_o )) # (!\cpu_data_in[2]~1_combout  & ((\keyboard_data_l[3]~input_o 
// )))))

	.dataa(\peripheral_out[3]~input_o ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(\keyboard_data_l[3]~input_o ),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[3]~11 .lut_mask = 16'hEE30;
defparam \cpu_data_in[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = (\cpu|myAddrIncrH[3]~6_combout ) # (!\cpu|opcInfo [32])

	.dataa(\cpu|myAddrIncrH[3]~6_combout ),
	.datab(\cpu|opcInfo [32]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector23~2 .lut_mask = 16'hBBBB;
defparam \cpu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = (\cpu|doReg[1]~1_combout  & (((\cpu|doReg[1]~0_combout )))) # (!\cpu|doReg[1]~1_combout  & ((\cpu|doReg[1]~0_combout  & ((\cpu|PC [11]))) # (!\cpu|doReg[1]~0_combout  & (\cpu|PC [3]))))

	.dataa(\cpu|PC [3]),
	.datab(\cpu|PC [11]),
	.datac(\cpu|doReg[1]~1_combout ),
	.datad(\cpu|doReg[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector23~0 .lut_mask = 16'hFC0A;
defparam \cpu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = (\cpu|doReg[1]~1_combout  & ((\cpu|Selector23~0_combout  & (\cpu|myAddrIncr[11]~22_combout )) # (!\cpu|Selector23~0_combout  & ((\cpu_data_in[3]~23_combout ))))) # (!\cpu|doReg[1]~1_combout  & (((\cpu|Selector23~0_combout ))))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|myAddrIncr[11]~22_combout ),
	.datac(\cpu|Selector23~0_combout ),
	.datad(\cpu_data_in[3]~23_combout ),
	.cin(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector23~1 .lut_mask = 16'hDAD0;
defparam \cpu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \cpu|Selector23~3 (
// Equation(s):
// \cpu|Selector23~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector23~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Mux5~3_combout  & (\cpu|Selector23~2_combout )))

	.dataa(\cpu|Mux5~3_combout ),
	.datab(\cpu|Selector23~2_combout ),
	.datac(\cpu|WideNor2~combout ),
	.datad(\cpu|Selector23~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector23~3 .lut_mask = 16'hF808;
defparam \cpu|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \cpu|doReg[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[3] .is_wysiwyg = "true";
defparam \cpu|doReg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22 .lut_mask = 16'hA280;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21 .lut_mask = 16'h4450;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19 .lut_mask = 16'hA280;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [3]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18 .lut_mask = 16'h5410;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23 .lut_mask = 16'hFFA8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \ram_data_out_l[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[3] .is_wysiwyg = "true";
defparam \ram_data_out_l[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h9A3887969A18857A4E3B0E406AA3AD51C5AB8CCCA4CC98A094163A63A186D60417BB3518F0C2BD8E7290E562A0699F1F0E0A4E0095C533DF4A7D6AE73745E4F93F8FFCC46F5E387813A5F834DE77882A5689652E74C0D270E1CF24A086FBFECE3BD26E3453363E8B4158A9158AB5A841DDD806E06075A10AF1342830952443B0F0EBE105E091A4200C007281F534272B90A95222B012AD66B182A0019564B52915C0220977F36411145202AA06C82A086AD5613E89801281997E60A9271611468A96B450E00000208D7CB294212007525CA9D6264AB9F30900000E233603600005CB00008088822AE30CBAE310515394A09F14441102478822AB3106081031C0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h8A14E081CA0B40A9286A323940020000412602400499E11541C0604A2D557110140CE2482294E5BE7D01D1E963067A98C578A5F8C9F14E80910A857507BB88A0C00E976BBB8A85014010316E923A188808628D085158AAA882A82ED4A4080A299490A1771448824044555200A1AA82022226054142F0708044462050C952AD122AD5542A1401F0CBBBBA5BC16C92B5B62C95916E9B0F5862E6D263B41C01212A72823500044CEA3F0929421084C20551655A925944F4D42B4542225340864554AEBBC35EB2320A8460644900898AED2031455464E8C48499E48932402D0E68800129C093ADB6B182A00230AAA066739E346EA504545080CC82C040431143201B;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h207100001B8E550E15560F1C35D0AA84370438C484147073F3FAE4F6D8879E30A1CE610800970848FFDB891242A1623526662E01516D249984CF6D24ED64F693344AA2C887707B6406AE229A271303C51120176063663108C7C2201F07FFC0020088A342BD9140BC6D6D6B1CB1702A0AA9821A1DC946AF635360056D447D10A28A0843E9EA253C6BA7259280556B71785100E3E05ED87D5900941C33CC614C63DF1231DCB3030A520518AA01408A8A2006820286DE922128020020B438B006F0F0B1AFC042898CF0CAAAA2322B96923E69307269A504AE098E164D835125555029A1243408A0E9E68405045448190F80AA551650095493EE999C460E12066811;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h5294C1144AD6C9240234DA3AC9A325B707FC10671859246A83E513B2AED4709B1840177620303B03302C674BAC89FB86AAA20904D4848C976A94A3AA21738D18D45EA31C33CDF266661AC9C762E6B133861032380CF092F74B1602AB46EA32AA3502AEAA6C0108888224A962935D715B15502968AA82A2A56C4C20F4ECCA101ED053A442B0C402804440A1E34682B840843027E42610E4023612B3153B188B1048F29D50182002800AD22C3508E044434826434519412102C4992682980039D5F06545410236630034D2402106518098203DF7057481D60C07514E2106DD23DED8C201A0C15297E97D6410005BEF717A74A4F3FE3EE1440D414085500045B2B3;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'hE42EC9344019501BD79B3404A0B5F29AF42487BA68DB01037767358355AD6359D714962DB5832FEABD09C182704D52225A29EA4B14DE379D488421080C0045981D0129BE7FBD9756D660D537C9AAF19C6192636CE2BB271383D3098313CF8154786F66342F83B48AA800E7464305A9872AA4000400819A42BAE394408008BBBB200813B322AECF2FFFFC777A7FF211301B148BF6A2662309924CB4384DD191A86BADEF984764EA310032F9092458853A7B6DE9A6E86DD67C8AC302028CC4548D206E5F2E447E7777157A30204042C0C06040404129AAE4FD9C2EC471F5A82D777435AE01B1ACE3AF68FCD686BB26ED29F9260F3603338B8E1208594D280824F3;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h21F7BD51828851145AEA2D0108A64B3AC5251482922ABAE211AA4124D5CA080A6A812457D0A7F50008A88E140140400280BE3F3F4A88E100100400280BE3F3F400CBCE4070E526B05E22002208810201108E40F0C2101BE0CE03040450760691991129C70321500822487418982B3170E04212000828C726810C24E43180BA2AA224909649E885232EB046E173493580550111008901A644B455CEAA22380044554455E005229B8822000100404881030198A3EB9EAD72B5CAAA9140512884D40A602B5E88840C2D088084410210706004836E98420EA380C001E291B9BB101E7CE6B15DCA3454811E3923A13287510ED701738E98070C28338C28619028054C;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & ((\main_rom|rom_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\main_rom|rom_rtl_0|auto_generated|ram_block1a3~portadataout ))

	.dataa(gnd),
	.datab(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3 .lut_mask = 16'hFC30;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \cpu_data_in[3]~12 (
// Equation(s):
// \cpu_data_in[3]~12_combout  = (\cpu_data_in[3]~11_combout  & (((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout )) # (!\cpu_data_in[2]~2_combout ))) # (!\cpu_data_in[3]~11_combout  & (\cpu_data_in[2]~2_combout  & (ram_data_out_l[3])))

	.dataa(\cpu_data_in[3]~11_combout ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(ram_data_out_l[3]),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[3]~12 .lut_mask = 16'hEA62;
defparam \cpu_data_in[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[3]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[3]~0_combout  = ((\cpu_data_in[0]~5_combout  & \cpu_data_in[3]~12_combout )) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[0]~5_combout ),
	.datad(\cpu_data_in[3]~12_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[3]~0 .lut_mask = 16'hF333;
defparam \cpu|calcNextOpcode:myNextOpcode[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|nextOpcInfo[41]~0_combout  & \cpu|calcNextOpcode:myNextOpcode[4]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|nextOpcInfo[41]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~0 .lut_mask = 16'h0100;
defparam \cpu|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \cpu|opcInfo[17] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[17] .is_wysiwyg = "true";
defparam \cpu|opcInfo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleStack1~0 (
// Equation(s):
// \cpu|nextCpuCycle.cycleStack1~0_combout  = (\cpu|opcInfo [20]) # ((\cpu|opcInfo [14] & !\cpu|opcInfo [15]))

	.dataa(\cpu|opcInfo [14]),
	.datab(\cpu|opcInfo [20]),
	.datac(gnd),
	.datad(\cpu|opcInfo [15]),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleStack1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleStack1~0 .lut_mask = 16'hCCEE;
defparam \cpu|nextCpuCycle.cycleStack1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \cpu|nextCpuCycle.cycleStack1~1 (
// Equation(s):
// \cpu|nextCpuCycle.cycleStack1~1_combout  = (!\cpu|opcInfo [17] & (!\cpu|theCpuCycle.cycle2~q  & \cpu|nextCpuCycle.cycleStack1~0_combout ))

	.dataa(\cpu|opcInfo [17]),
	.datab(\cpu|theCpuCycle.cycle2~q ),
	.datac(gnd),
	.datad(\cpu|nextCpuCycle.cycleStack1~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextCpuCycle.cycleStack1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextCpuCycle.cycleStack1~1 .lut_mask = 16'h1100;
defparam \cpu|nextCpuCycle.cycleStack1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \cpu|theCpuCycle.cycleStack1~feeder (
// Equation(s):
// \cpu|theCpuCycle.cycleStack1~feeder_combout  = \cpu|nextCpuCycle.cycleStack1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|nextCpuCycle.cycleStack1~1_combout ),
	.cin(gnd),
	.combout(\cpu|theCpuCycle.cycleStack1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack1~feeder .lut_mask = 16'hFF00;
defparam \cpu|theCpuCycle.cycleStack1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \cpu|theCpuCycle.cycleStack1 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|theCpuCycle.cycleStack1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleStack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack1 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleStack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \cpu|Selector8~0 (
// Equation(s):
// \cpu|Selector8~0_combout  = (!\cpu|theCpuCycle.cycle2~q  & (!\cpu|opcInfo [20] & (\cpu|opcInfo [15] & !\cpu|opcInfo [17])))

	.dataa(\cpu|theCpuCycle.cycle2~q ),
	.datab(\cpu|opcInfo [20]),
	.datac(\cpu|opcInfo [15]),
	.datad(\cpu|opcInfo [17]),
	.cin(gnd),
	.combout(\cpu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector8~0 .lut_mask = 16'h0010;
defparam \cpu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \cpu|Selector8~1 (
// Equation(s):
// \cpu|Selector8~1_combout  = (\cpu|opcInfo [14] & ((\cpu|theCpuCycle.cycleStack1~q ) # (\cpu|Selector8~0_combout )))

	.dataa(gnd),
	.datab(\cpu|theCpuCycle.cycleStack1~q ),
	.datac(\cpu|opcInfo [14]),
	.datad(\cpu|Selector8~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector8~1 .lut_mask = 16'hF0C0;
defparam \cpu|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \cpu|theCpuCycle.cycleStack2~feeder (
// Equation(s):
// \cpu|theCpuCycle.cycleStack2~feeder_combout  = \cpu|Selector8~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cpu|theCpuCycle.cycleStack2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack2~feeder .lut_mask = 16'hFF00;
defparam \cpu|theCpuCycle.cycleStack2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \cpu|theCpuCycle.cycleStack2 (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|theCpuCycle.cycleStack2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\cpu|theCpuCycle.cycleStack4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theCpuCycle.cycleStack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theCpuCycle.cycleStack2 .is_wysiwyg = "true";
defparam \cpu|theCpuCycle.cycleStack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \cpu|nextAddr.nextAddrStack~0 (
// Equation(s):
// \cpu|nextAddr.nextAddrStack~0_combout  = (\cpu|theCpuCycle.cycle2~q  & (\cpu|theCpuCycle.cycleStack3~q  & ((\cpu|opcInfo [15])))) # (!\cpu|theCpuCycle.cycle2~q  & (((\cpu|opcInfo [14]) # (\cpu|opcInfo [15]))))

	.dataa(\cpu|theCpuCycle.cycle2~q ),
	.datab(\cpu|theCpuCycle.cycleStack3~q ),
	.datac(\cpu|opcInfo [14]),
	.datad(\cpu|opcInfo [15]),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrStack~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrStack~0 .lut_mask = 16'hDD50;
defparam \cpu|nextAddr.nextAddrStack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \cpu|nextAddr.nextAddrStack~1 (
// Equation(s):
// \cpu|nextAddr.nextAddrStack~1_combout  = (\RESET_N~input_o  & ((\cpu|theCpuCycle.cycleStack2~q ) # ((\cpu|nextAddr.nextAddrStack~0_combout ) # (\cpu|theCpuCycle.cycleStack1~q ))))

	.dataa(\cpu|theCpuCycle.cycleStack2~q ),
	.datab(\cpu|nextAddr.nextAddrStack~0_combout ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu|theCpuCycle.cycleStack1~q ),
	.cin(gnd),
	.combout(\cpu|nextAddr.nextAddrStack~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextAddr.nextAddrStack~1 .lut_mask = 16'hF0E0;
defparam \cpu|nextAddr.nextAddrStack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \cpu|Add25~0 (
// Equation(s):
// \cpu|Add25~0_combout  = \cpu|myAddr [8] $ (VCC)
// \cpu|Add25~1  = CARRY(\cpu|myAddr [8])

	.dataa(\cpu|myAddr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add25~0_combout ),
	.cout(\cpu|Add25~1 ));
// synopsys translate_off
defparam \cpu|Add25~0 .lut_mask = 16'h55AA;
defparam \cpu|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \cpu|Selector59~2 (
// Equation(s):
// \cpu|Selector59~2_combout  = (\cpu|nextAddr.nextAddrStack~1_combout ) # (((\cpu|nextAddr.nextAddrDecrH~0_combout  & \cpu|Add25~0_combout )) # (!\cpu|myAddr~8_combout ))

	.dataa(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|myAddr~8_combout ),
	.datad(\cpu|Add25~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector59~2 .lut_mask = 16'hEFAF;
defparam \cpu|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \cpu|Selector59~1 (
// Equation(s):
// \cpu|Selector59~1_combout  = (\cpu|myAddrIncrH[0]~0_combout  & ((\cpu|nextAddr.nextAddrIncrH~2_combout ) # ((\cpu|nextAddr.nextAddrIncr~0_combout  & \cpu|myAddrIncr[8]~16_combout )))) # (!\cpu|myAddrIncrH[0]~0_combout  & 
// (\cpu|nextAddr.nextAddrIncr~0_combout  & ((\cpu|myAddrIncr[8]~16_combout ))))

	.dataa(\cpu|myAddrIncrH[0]~0_combout ),
	.datab(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datac(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.datad(\cpu|myAddrIncr[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector59~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \cpu|Selector59~3 (
// Equation(s):
// \cpu|Selector59~3_combout  = (\cpu|Selector59~2_combout ) # ((\cpu|Selector59~1_combout ) # ((\cpu|PC [8] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|Selector59~2_combout ),
	.datab(\cpu|PC [8]),
	.datac(\cpu|Selector59~1_combout ),
	.datad(\cpu|nextAddr.nextAddrPc~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector59~3 .lut_mask = 16'hFEFA;
defparam \cpu|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \cpu|Selector59~0 (
// Equation(s):
// \cpu|Selector59~0_combout  = (\cpu_data_in[0]~21_combout  & (\RESET_N~input_o  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\cpu_data_in[0]~21_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector59~0 .lut_mask = 16'hE000;
defparam \cpu|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \cpu|Selector59~4 (
// Equation(s):
// \cpu|Selector59~4_combout  = (\cpu|Selector59~3_combout ) # ((\cpu|Selector59~0_combout ) # ((\cpu|WideOr22~0_combout  & \cpu|myAddr [8])))

	.dataa(\cpu|Selector59~3_combout ),
	.datab(\cpu|WideOr22~0_combout ),
	.datac(\cpu|myAddr [8]),
	.datad(\cpu|Selector59~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector59~4 .lut_mask = 16'hFFEA;
defparam \cpu|Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \cpu|myAddr[8] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[8] .is_wysiwyg = "true";
defparam \cpu|myAddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \cpu|Selector58~1 (
// Equation(s):
// \cpu|Selector58~1_combout  = (\cpu|nextAddr.nextAddrIncr~0_combout  & ((\cpu|myAddrIncr[9]~18_combout ) # ((\cpu|myAddrIncrH[1]~2_combout  & \cpu|nextAddr.nextAddrIncrH~2_combout )))) # (!\cpu|nextAddr.nextAddrIncr~0_combout  & 
// (\cpu|myAddrIncrH[1]~2_combout  & ((\cpu|nextAddr.nextAddrIncrH~2_combout ))))

	.dataa(\cpu|nextAddr.nextAddrIncr~0_combout ),
	.datab(\cpu|myAddrIncrH[1]~2_combout ),
	.datac(\cpu|myAddrIncr[9]~18_combout ),
	.datad(\cpu|nextAddr.nextAddrIncrH~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector58~1 .lut_mask = 16'hECA0;
defparam \cpu|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \cpu|Selector58~0 (
// Equation(s):
// \cpu|Selector58~0_combout  = (\RESET_N~input_o  & (\cpu_data_in[1]~22_combout  & ((\cpu|theCpuCycle.cycle3~q ) # (\cpu|theCpuCycle.cycleJump~q ))))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\RESET_N~input_o ),
	.datad(\cpu_data_in[1]~22_combout ),
	.cin(gnd),
	.combout(\cpu|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector58~0 .lut_mask = 16'hE000;
defparam \cpu|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \cpu|Selector58~2 (
// Equation(s):
// \cpu|Selector58~2_combout  = (\cpu|Selector58~1_combout ) # ((\cpu|Selector58~0_combout ) # ((\cpu|nextAddr.nextAddrPc~2_combout  & \cpu|PC [9])))

	.dataa(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datab(\cpu|PC [9]),
	.datac(\cpu|Selector58~1_combout ),
	.datad(\cpu|Selector58~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector58~2 .lut_mask = 16'hFFF8;
defparam \cpu|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \cpu|Selector58~3 (
// Equation(s):
// \cpu|Selector58~3_combout  = ((\cpu|Selector58~2_combout ) # ((\cpu|Add25~2_combout  & \cpu|nextAddr.nextAddrDecrH~0_combout ))) # (!\cpu|myAddr~8_combout )

	.dataa(\cpu|Add25~2_combout ),
	.datab(\cpu|nextAddr.nextAddrDecrH~0_combout ),
	.datac(\cpu|myAddr~8_combout ),
	.datad(\cpu|Selector58~2_combout ),
	.cin(gnd),
	.combout(\cpu|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector58~3 .lut_mask = 16'hFF8F;
defparam \cpu|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \cpu|myAddr[9] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector58~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[9]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[9] .is_wysiwyg = "true";
defparam \cpu|myAddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N14
cycloneive_lcell_comb \io_select~3 (
// Equation(s):
// \io_select~3_combout  = (!\cpu|myAddr [9] & (!\cpu|myAddr [10] & !\cpu|myAddr [8]))

	.dataa(gnd),
	.datab(\cpu|myAddr [9]),
	.datac(\cpu|myAddr [10]),
	.datad(\cpu|myAddr [8]),
	.cin(gnd),
	.combout(\io_select~3_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~3 .lut_mask = 16'h0003;
defparam \io_select~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N24
cycloneive_lcell_comb \cpu_data_in[2]~0 (
// Equation(s):
// \cpu_data_in[2]~0_combout  = (\cpu|myAddr [5]) # ((\cpu|myAddr [4]) # ((\cpu|myAddr [7]) # (\cpu|myAddr [6])))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [4]),
	.datac(\cpu|myAddr [7]),
	.datad(\cpu|myAddr [6]),
	.cin(gnd),
	.combout(\cpu_data_in[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~0 .lut_mask = 16'hFFFE;
defparam \cpu_data_in[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N26
cycloneive_lcell_comb \cpu_data_in[2]~1 (
// Equation(s):
// \cpu_data_in[2]~1_combout  = (\Decoder13~0_combout  & (((\cpu_data_in[2]~0_combout ) # (!\io_select~2_combout )) # (!\io_select~3_combout )))

	.dataa(\io_select~3_combout ),
	.datab(\cpu_data_in[2]~0_combout ),
	.datac(\io_select~2_combout ),
	.datad(\Decoder13~0_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~1 .lut_mask = 16'hDF00;
defparam \cpu_data_in[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \keyboard_data_l[2]~input (
	.i(keyboard_data_l[2]),
	.ibar(gnd),
	.o(\keyboard_data_l[2]~input_o ));
// synopsys translate_off
defparam \keyboard_data_l[2]~input .bus_hold = "false";
defparam \keyboard_data_l[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = (\cpu|myAddrIncrH[2]~4_combout ) # (!\cpu|opcInfo [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|opcInfo [32]),
	.datad(\cpu|myAddrIncrH[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector24~2 .lut_mask = 16'hFF0F;
defparam \cpu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = (\cpu|doReg[1]~1_combout  & (((\cpu_data_in[2]~10_combout ) # (\cpu|doReg[1]~0_combout )))) # (!\cpu|doReg[1]~1_combout  & (\cpu|PC [2] & ((!\cpu|doReg[1]~0_combout ))))

	.dataa(\cpu|doReg[1]~1_combout ),
	.datab(\cpu|PC [2]),
	.datac(\cpu_data_in[2]~10_combout ),
	.datad(\cpu|doReg[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector24~0 .lut_mask = 16'hAAE4;
defparam \cpu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = (\cpu|doReg[1]~0_combout  & ((\cpu|Selector24~0_combout  & (\cpu|myAddrIncr[10]~20_combout )) # (!\cpu|Selector24~0_combout  & ((\cpu|PC [10]))))) # (!\cpu|doReg[1]~0_combout  & (((\cpu|Selector24~0_combout ))))

	.dataa(\cpu|doReg[1]~0_combout ),
	.datab(\cpu|myAddrIncr[10]~20_combout ),
	.datac(\cpu|PC [10]),
	.datad(\cpu|Selector24~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector24~1 .lut_mask = 16'hDDA0;
defparam \cpu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \cpu|Selector24~3 (
// Equation(s):
// \cpu|Selector24~3_combout  = (\cpu|WideNor2~combout  & (((\cpu|Selector24~1_combout )))) # (!\cpu|WideNor2~combout  & (\cpu|Mux6~2_combout  & (\cpu|Selector24~2_combout )))

	.dataa(\cpu|WideNor2~combout ),
	.datab(\cpu|Mux6~2_combout ),
	.datac(\cpu|Selector24~2_combout ),
	.datad(\cpu|Selector24~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector24~3 .lut_mask = 16'hEA40;
defparam \cpu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \cpu|doReg[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector24~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|phase0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|doReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|doReg[2] .is_wysiwyg = "true";
defparam \cpu|doReg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode498w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode592w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode508w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode603w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'hC840;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode478w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode570w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode581w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a42~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode468w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode559w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode458w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode548w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout  = (\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13 .lut_mask = 16'hA280;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \ram|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\ram|ram_rtl_0|auto_generated|decode3|w_anode448w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram|ram_rtl_0|auto_generated|rden_decode|w_anode537w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|doReg [2]}),
	.portaaddr({\ram_addr[12]~14_combout ,\ram_addr[11]~12_combout ,\ram_addr[10]~10_combout ,\ram_addr[9]~8_combout ,\ram_addr[8]~7_combout ,\ram_addr[7]~6_combout ,\c_g0|Add2~11_combout ,\c_g0|Add2~8_combout ,\c_g0|Add2~5_combout ,\c_g0|Add2~2_combout ,\ram_addr[2]~5_combout ,
\ram_addr[1]~4_combout ,\ram_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "single_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_qi41:auto_generated|ALTSYNCRAM";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [1] & ((\ram|ram_rtl_0|auto_generated|address_reg_a [0] & ((\ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (!\ram|ram_rtl_0|auto_generated|address_reg_a [0] & (\ram|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\ram|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\ram|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12 .lut_mask = 16'h3210;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout  = (!\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ) # (\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout )))

	.dataa(gnd),
	.datab(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'h3330;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout  = (\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ) # ((\ram|ram_rtl_0|auto_generated|address_reg_a [2] & ((\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ) # 
// (\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ))))

	.dataa(\ram|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.datac(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.datad(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hFFA8;
defparam \ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \ram_data_out_l[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\ram|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_out_l[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_out_l[2] .is_wysiwyg = "true";
defparam \ram_data_out_l[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \cpu_data_in[2]~8 (
// Equation(s):
// \cpu_data_in[2]~8_combout  = (\cpu_data_in[2]~2_combout  & (((ram_data_out_l[2]) # (\cpu_data_in[2]~1_combout )))) # (!\cpu_data_in[2]~2_combout  & (\keyboard_data_l[2]~input_o  & ((!\cpu_data_in[2]~1_combout ))))

	.dataa(\keyboard_data_l[2]~input_o ),
	.datab(\cpu_data_in[2]~2_combout ),
	.datac(ram_data_out_l[2]),
	.datad(\cpu_data_in[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~8 .lut_mask = 16'hCCE2;
defparam \cpu_data_in[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h81FEBFA30BE3522890001E41F91E02F8C2F6C9122C24FCFCFB63578A7D8C6A7291061625348A04019D890B01596018620788140586C43189489624DC2B22684B60D0701301A7180496217FDF81BCB11802C0676840082B1620CB0923990431E659020230A10A20CFFD1420083B000C905571E7F2CD041B3CAA82028F37D3002909F34322045180C000014159073201301238A604BC888C8902DA026041D2B1AA011D67811B0620585948DC092048CE307B64C8B38052C603350C017047BAAB50151F4BD011085515625D20155151515155555154107060A80203913071B8B1341F18C040C100E00000266C102500019504905060BCE070204B89602430ADB088;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h8F80021C98FF45BEAA4F53BD0DC19C5B67977C648495041100558E19667242D2331F88D861240142CC0460CC6ED6BFC44D54D440A0460CC6E96BFC44D54D440A531891B58D18DC176E107DD04E53D9EECBD895A915AD410510A830F00CA0CB6770C0C0AE65C005A47A90C935280105DC3D20488A6E0F1AC910FBDB1BCC2AA598D1F0BCB00BFA88434FB28002164BAA0B6AA38801D622A4EB12B96B77DDA97FBBEEBBEE57FADD8755954D598EEB4DD9A229110490C11A160050C0C240927D145F12484E950CC56BC2074E6383E8B04042283360C798A6D05587A80E300802880372C4771BC9E49462862410E05D123DA12AE1210980D006098394182763238224;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \main_rom|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!rom_addr[13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\cpu|myAddr[12]~_wirecell_combout ,\cpu|myAddr [11],\cpu|myAddr [10],\cpu|myAddr [9],\cpu|myAddr [8],\cpu|myAddr [7],\cpu|myAddr [6],\cpu|myAddr [5],\cpu|myAddr [4],\cpu|myAddr [3],\cpu|myAddr [2],\cpu|myAddr [1],\cpu|myAddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_rom|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/apple_2e.ram0_apple2_rom_6ecdab2e.hdl.mif";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "apple2_rom:main_rom|altsyncram:rom_rtl_0|altsyncram_hg71:auto_generated|ALTSYNCRAM";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h09018882CF4DDD0AA00021921BC4F5F86CBD8640F02489367FC00E00D20350007C2EB9F5019B08800B002480260A1E1E068A8800010800010422090405908E94A8D08A0539F362E21A112C0A05004125488104299500731A928380FF803DFBA0043381BAA01700454222140A45A8B87401440A811350405F3B81701B5F89888B820CC22704183031201497D45998044D8ACD8F831F2BB5CAD29BC7C11F319C635EDDF76CD810DFFEAAA2BD61181653CF235E040840015E4000D94949955ADF3156718D7A3F575DDF70046B18423F51101662C181062C5900805AC0940E011AAA3620755DF2CCE46FB659EFB65AF9D958F5C7FFEAABA720DD77CC11A342875B22;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hA53A3290972D39C82175647A1E1E11E031481092A80EE98BE088008773FAB3344604A0C263900EC089231012684D692E6786F40A52904102236F2787208886F5C450103C000F36EDF952019684D1E323DF3D126479EDD7F46B3A62109443BF3E100F9F111F4EFF3C937EBD49F2DF47D09860AE7187448528EEF6A66A05E3D603B85FBE3F9EA1188000002544962D0848C0602094848AB320D125A124C88530E193D35ED042330F8004C665E72304367B890F5705091E604D83BBC979E019DDFE80000803C0406C054B2168392D2C10864177BAC94C90A51109024096CC0839C01E366D18400002135E3C4FFDD0145421109208236E2E46C320152C86A9002839;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h6A512542518A843015126137062E5FE2940BE4C48767D0E71384093690802A012048012C959CA840A49383024302E80B11152A046A92DB67084DB6483785BD804024511A5B240DDC689A1140144910228D202A60481529CEE2216F48080004BE04BEBB858D504DEC01822000767095DD4948301519017591D88C42A1046D725775F8F93F82073906A12002022A8A34AFED4645640A304500884C42C9430C011A535A644A0049294A3796DF40D6585B1481A52200C4261F08475575D98DE94290290842C52B9428002C3FF32114096C0B4C05D1346CF25074AA41B250F719EBEEFCF0BCF0D55761C60ABE7BAB44BD087F59AC023401784D61900202280B7A2728;
defparam \main_rom|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hAC62040B3508378614805FAF9D20D84810124B014AC88D2ECD258AAB4043846ACDC320008169410A814550065B340030FD57D0CA3A7264400820048D1CCA0D4C5A00E3C108001C546B0A0160B3B3A88AA3892B8362B088E6091443E1C30975D21EF8035F6D4637F5F421C13320A6CAA0BEE14E25772E815D0830121080461D206B04070ADD03E8559FB3D83DBBC00478E72604092452D77FEE71B39DFBB2294D2BD418A0768127E9FCF6FEEB4BCADD6EAB8C6EAB6E9F816BB6B11F82C8A46DDDA6F6878FE69EC57CB9DB5CBDAB7FF2D97477DC3570E7571E3671DC529E5C4575D885B57E96DFFFFDC092EFDF4A8F79189B58484040511151517EFEE10551206D;
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout  = (\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & (\main_rom|rom_rtl_0|auto_generated|ram_block1a10~portadataout )) # (!\main_rom|rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\main_rom|rom_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\main_rom|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\main_rom|rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2 .lut_mask = 16'hF3C0;
defparam \main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \cpu_data_in[2]~9 (
// Equation(s):
// \cpu_data_in[2]~9_combout  = (\cpu_data_in[2]~1_combout  & ((\cpu_data_in[2]~8_combout  & ((\main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))) # (!\cpu_data_in[2]~8_combout  & (\peripheral_out[2]~input_o )))) # 
// (!\cpu_data_in[2]~1_combout  & (((\cpu_data_in[2]~8_combout ))))

	.dataa(\peripheral_out[2]~input_o ),
	.datab(\cpu_data_in[2]~1_combout ),
	.datac(\cpu_data_in[2]~8_combout ),
	.datad(\main_rom|rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[2]~9 .lut_mask = 16'hF838;
defparam \cpu_data_in[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[2]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[2]~0_combout  = ((\cpu_data_in[2]~9_combout  & \cpu_data_in[0]~5_combout )) # (!\RESET_N~input_o )

	.dataa(gnd),
	.datab(\RESET_N~input_o ),
	.datac(\cpu_data_in[2]~9_combout ),
	.datad(\cpu_data_in[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[2]~0 .lut_mask = 16'hF333;
defparam \cpu|calcNextOpcode:myNextOpcode[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = (!\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (!\cpu|calcNextOpcode:myNextOpcode[3]~0_combout  & \cpu|nextOpcInfo[41]~0_combout ))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~0 .lut_mask = 16'h0500;
defparam \cpu|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \cpu|opcInfo[13] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[13] .is_wysiwyg = "true";
defparam \cpu|opcInfo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = (\cpu|theCpuCycle.cycle3~q  & ((!\cpu|opcInfo [18]) # (!\cpu|opcInfo [13])))

	.dataa(\cpu|opcInfo [13]),
	.datab(gnd),
	.datac(\cpu|theCpuCycle.cycle3~q ),
	.datad(\cpu|opcInfo [18]),
	.cin(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~0 .lut_mask = 16'h50F0;
defparam \cpu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \cpu|WideOr26~0 (
// Equation(s):
// \cpu|WideOr26~0_combout  = (\cpu|theCpuCycle.cyclePreIndirect~q ) # ((\cpu|theCpuCycle.cyclePreRead~q ) # ((\cpu|opcInfo [12] & \cpu|theCpuCycle.cyclePreWrite~q )))

	.dataa(\cpu|opcInfo [12]),
	.datab(\cpu|theCpuCycle.cyclePreIndirect~q ),
	.datac(\cpu|theCpuCycle.cyclePreWrite~q ),
	.datad(\cpu|theCpuCycle.cyclePreRead~q ),
	.cin(gnd),
	.combout(\cpu|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr26~0 .lut_mask = 16'hFFEC;
defparam \cpu|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \cpu|WideOr26~1 (
// Equation(s):
// \cpu|WideOr26~1_combout  = (\RESET_N~input_o  & ((\cpu|Selector3~0_combout ) # ((\cpu|theCpuCycle.cycleBranchTaken~q ) # (\cpu|WideOr26~0_combout ))))

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|Selector3~0_combout ),
	.datac(\cpu|theCpuCycle.cycleBranchTaken~q ),
	.datad(\cpu|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr26~1 .lut_mask = 16'hAAA8;
defparam \cpu|WideOr26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \cpu|Selector62~6 (
// Equation(s):
// \cpu|Selector62~6_combout  = (\cpu|theCpuCycle.cycleStack4~q ) # (((\cpu|myAddr[0]~6_combout  & \cpu|T [5])) # (!\RESET_N~input_o ))

	.dataa(\cpu|myAddr[0]~6_combout ),
	.datab(\cpu|T [5]),
	.datac(\cpu|theCpuCycle.cycleStack4~q ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|Selector62~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector62~6 .lut_mask = 16'hF8FF;
defparam \cpu|Selector62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \cpu|Selector62~4 (
// Equation(s):
// \cpu|Selector62~4_combout  = (\cpu|Selector62~6_combout ) # ((\cpu|myAddr[0]~4_combout  & (\cpu|WideOr26~1_combout  & \cpu|Add20~26_combout )))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|WideOr26~1_combout ),
	.datac(\cpu|Add20~26_combout ),
	.datad(\cpu|Selector62~6_combout ),
	.cin(gnd),
	.combout(\cpu|Selector62~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector62~4 .lut_mask = 16'hFF80;
defparam \cpu|Selector62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \cpu|Selector62~2 (
// Equation(s):
// \cpu|Selector62~2_combout  = (\cpu|myAddrIncr[5]~10_combout  & ((\cpu|myAddr~3_combout ) # ((\cpu|nextAddr.nextAddrStack~1_combout  & \cpu|S [5])))) # (!\cpu|myAddrIncr[5]~10_combout  & (\cpu|nextAddr.nextAddrStack~1_combout  & (\cpu|S [5])))

	.dataa(\cpu|myAddrIncr[5]~10_combout ),
	.datab(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datac(\cpu|S [5]),
	.datad(\cpu|myAddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector62~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector62~2 .lut_mask = 16'hEAC0;
defparam \cpu|Selector62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \cpu|Selector62~3 (
// Equation(s):
// \cpu|Selector62~3_combout  = (\cpu|Selector62~2_combout ) # ((\cpu_data_in[0]~5_combout  & (\cpu|nextAddr.nextAddrZeroPage~1_combout  & \cpu_data_in[5]~16_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu|Selector62~2_combout ),
	.datac(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datad(\cpu_data_in[5]~16_combout ),
	.cin(gnd),
	.combout(\cpu|Selector62~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector62~3 .lut_mask = 16'hECCC;
defparam \cpu|Selector62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \cpu|Selector62~5 (
// Equation(s):
// \cpu|Selector62~5_combout  = (\cpu|Selector62~4_combout ) # ((\cpu|Selector62~3_combout ) # ((\cpu|PC [5] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|Selector62~4_combout ),
	.datab(\cpu|PC [5]),
	.datac(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datad(\cpu|Selector62~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector62~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector62~5 .lut_mask = 16'hFFEA;
defparam \cpu|Selector62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \cpu|myAddr[5] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector62~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[5] .is_wysiwyg = "true";
defparam \cpu|myAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \cpu|Selector37~0 (
// Equation(s):
// \cpu|Selector37~0_combout  = (\cpu|PC[12]~0_combout  & (\cpu|myAddrIncr[6]~12_combout )) # (!\cpu|PC[12]~0_combout  & ((\cpu|myAddr [6])))

	.dataa(\cpu|myAddrIncr[6]~12_combout ),
	.datab(gnd),
	.datac(\cpu|myAddr [6]),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector37~0 .lut_mask = 16'hAAF0;
defparam \cpu|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \cpu|PC[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[6] .is_wysiwyg = "true";
defparam \cpu|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \cpu|Selector61~6 (
// Equation(s):
// \cpu|Selector61~6_combout  = ((\cpu|theCpuCycle.cycleStack4~q ) # ((\cpu|myAddr[0]~6_combout  & \cpu|T [6]))) # (!\RESET_N~input_o )

	.dataa(\RESET_N~input_o ),
	.datab(\cpu|theCpuCycle.cycleStack4~q ),
	.datac(\cpu|myAddr[0]~6_combout ),
	.datad(\cpu|T [6]),
	.cin(gnd),
	.combout(\cpu|Selector61~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~6 .lut_mask = 16'hFDDD;
defparam \cpu|Selector61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \cpu|Selector61~4 (
// Equation(s):
// \cpu|Selector61~4_combout  = (\cpu|Selector61~6_combout ) # ((\cpu|myAddr[0]~4_combout  & (\cpu|WideOr26~1_combout  & \cpu|Add20~28_combout )))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\cpu|WideOr26~1_combout ),
	.datac(\cpu|Selector61~6_combout ),
	.datad(\cpu|Add20~28_combout ),
	.cin(gnd),
	.combout(\cpu|Selector61~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~4 .lut_mask = 16'hF8F0;
defparam \cpu|Selector61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \cpu|Selector61~2 (
// Equation(s):
// \cpu|Selector61~2_combout  = (\cpu|S [6] & ((\cpu|nextAddr.nextAddrStack~1_combout ) # ((\cpu|myAddrIncr[6]~12_combout  & \cpu|myAddr~3_combout )))) # (!\cpu|S [6] & (((\cpu|myAddrIncr[6]~12_combout  & \cpu|myAddr~3_combout ))))

	.dataa(\cpu|S [6]),
	.datab(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datac(\cpu|myAddrIncr[6]~12_combout ),
	.datad(\cpu|myAddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector61~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~2 .lut_mask = 16'hF888;
defparam \cpu|Selector61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \cpu|Selector61~3 (
// Equation(s):
// \cpu|Selector61~3_combout  = (\cpu|Selector61~2_combout ) # ((\cpu_data_in[0]~5_combout  & (\cpu_data_in[6]~18_combout  & \cpu|nextAddr.nextAddrZeroPage~1_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu|Selector61~2_combout ),
	.datac(\cpu_data_in[6]~18_combout ),
	.datad(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector61~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~3 .lut_mask = 16'hECCC;
defparam \cpu|Selector61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \cpu|Selector61~5 (
// Equation(s):
// \cpu|Selector61~5_combout  = (\cpu|Selector61~4_combout ) # ((\cpu|Selector61~3_combout ) # ((\cpu|PC [6] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|PC [6]),
	.datab(\cpu|Selector61~4_combout ),
	.datac(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datad(\cpu|Selector61~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector61~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector61~5 .lut_mask = 16'hFFEC;
defparam \cpu|Selector61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \cpu|myAddr[6] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector61~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[6] .is_wysiwyg = "true";
defparam \cpu|myAddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \cpu_data_in[0]~5 (
// Equation(s):
// \cpu_data_in[0]~5_combout  = (((\cpu|myAddr [4]) # (!\read_key~0_combout )) # (!\cpu|myAddr [5])) # (!\cpu|myAddr [6])

	.dataa(\cpu|myAddr [6]),
	.datab(\cpu|myAddr [5]),
	.datac(\cpu|myAddr [4]),
	.datad(\read_key~0_combout ),
	.cin(gnd),
	.combout(\cpu_data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_data_in[0]~5 .lut_mask = 16'hF7FF;
defparam \cpu_data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \cpu|calcNextOpcode:myNextOpcode[4]~0 (
// Equation(s):
// \cpu|calcNextOpcode:myNextOpcode[4]~0_combout  = (\cpu_data_in[0]~5_combout  & (\cpu_data_in[4]~14_combout  & \RESET_N~input_o ))

	.dataa(gnd),
	.datab(\cpu_data_in[0]~5_combout ),
	.datac(\cpu_data_in[4]~14_combout ),
	.datad(\RESET_N~input_o ),
	.cin(gnd),
	.combout(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|calcNextOpcode:myNextOpcode[4]~0 .lut_mask = 16'hC000;
defparam \cpu|calcNextOpcode:myNextOpcode[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \cpu|Mux53~1 (
// Equation(s):
// \cpu|Mux53~1_combout  = (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (((\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ) # (!\cpu|calcNextOpcode:myNextOpcode[1]~0_combout )) # (!\cpu|calcNextOpcode:myNextOpcode[7]~0_combout )))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[7]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[6]~0_combout ),
	.datac(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~1 .lut_mask = 16'hDF00;
defparam \cpu|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = (!\cpu|nextOpcInfo[41]~0_combout  & (\cpu|calcNextOpcode:myNextOpcode[2]~0_combout  & (\cpu|Mux38~2_combout  & \cpu|calcNextOpcode:myNextOpcode[1]~0_combout )))

	.dataa(\cpu|nextOpcInfo[41]~0_combout ),
	.datab(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.datac(\cpu|Mux38~2_combout ),
	.datad(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~0 .lut_mask = 16'h4000;
defparam \cpu|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \cpu|Mux53~2 (
// Equation(s):
// \cpu|Mux53~2_combout  = (\cpu|calcNextOpcode:myNextOpcode[4]~0_combout  & ((\cpu|Mux53~0_combout ) # ((!\cpu|Mux53~1_combout  & \cpu|nextOpcInfo[41]~0_combout ))))

	.dataa(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.datab(\cpu|Mux53~1_combout ),
	.datac(\cpu|Mux53~0_combout ),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~2 .lut_mask = 16'hA2A0;
defparam \cpu|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \cpu|opcInfo[19] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Mux53~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|opcInfo[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|opcInfo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|opcInfo[19] .is_wysiwyg = "true";
defparam \cpu|opcInfo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \cpu|myAddr[0]~4 (
// Equation(s):
// \cpu|myAddr[0]~4_combout  = (\cpu|opcInfo [19]) # ((\cpu|opcInfo [18]) # (\cpu|opcInfo [17]))

	.dataa(\cpu|opcInfo [19]),
	.datab(gnd),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|opcInfo [17]),
	.cin(gnd),
	.combout(\cpu|myAddr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[0]~4 .lut_mask = 16'hFFFA;
defparam \cpu|myAddr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \cpu|myAddr[0]~5 (
// Equation(s):
// \cpu|myAddr[0]~5_combout  = (\cpu|theCpuCycle.cycleJump~q ) # ((\cpu|theCpuCycle.cycle3~q  & (\cpu|opcInfo [18] & \cpu|opcInfo [13])))

	.dataa(\cpu|theCpuCycle.cycle3~q ),
	.datab(\cpu|theCpuCycle.cycleJump~q ),
	.datac(\cpu|opcInfo [18]),
	.datad(\cpu|opcInfo [13]),
	.cin(gnd),
	.combout(\cpu|myAddr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[0]~5 .lut_mask = 16'hECCC;
defparam \cpu|myAddr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \cpu|myAddr[0]~6 (
// Equation(s):
// \cpu|myAddr[0]~6_combout  = (\cpu|myAddr[0]~4_combout  & (\RESET_N~input_o  & (\cpu|myAddr[0]~5_combout ))) # (!\cpu|myAddr[0]~4_combout  & ((\cpu|WideOr26~1_combout ) # ((\RESET_N~input_o  & \cpu|myAddr[0]~5_combout ))))

	.dataa(\cpu|myAddr[0]~4_combout ),
	.datab(\RESET_N~input_o ),
	.datac(\cpu|myAddr[0]~5_combout ),
	.datad(\cpu|WideOr26~1_combout ),
	.cin(gnd),
	.combout(\cpu|myAddr[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|myAddr[0]~6 .lut_mask = 16'hD5C0;
defparam \cpu|myAddr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \cpu|Selector67~2 (
// Equation(s):
// \cpu|Selector67~2_combout  = (\cpu|myAddr[0]~6_combout  & ((\cpu|T [0]) # ((\cpu|Add20~2_combout  & \cpu|myAddr[0]~10_combout )))) # (!\cpu|myAddr[0]~6_combout  & (\cpu|Add20~2_combout  & (\cpu|myAddr[0]~10_combout )))

	.dataa(\cpu|myAddr[0]~6_combout ),
	.datab(\cpu|Add20~2_combout ),
	.datac(\cpu|myAddr[0]~10_combout ),
	.datad(\cpu|T [0]),
	.cin(gnd),
	.combout(\cpu|Selector67~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector67~2 .lut_mask = 16'hEAC0;
defparam \cpu|Selector67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \cpu|Selector67~0 (
// Equation(s):
// \cpu|Selector67~0_combout  = (\cpu|S [0] & ((\cpu|nextAddr.nextAddrStack~1_combout ) # ((\cpu|myAddrIncr[0]~0_combout  & \cpu|myAddr~3_combout )))) # (!\cpu|S [0] & (((\cpu|myAddrIncr[0]~0_combout  & \cpu|myAddr~3_combout ))))

	.dataa(\cpu|S [0]),
	.datab(\cpu|nextAddr.nextAddrStack~1_combout ),
	.datac(\cpu|myAddrIncr[0]~0_combout ),
	.datad(\cpu|myAddr~3_combout ),
	.cin(gnd),
	.combout(\cpu|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector67~0 .lut_mask = 16'hF888;
defparam \cpu|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \cpu|Selector67~1 (
// Equation(s):
// \cpu|Selector67~1_combout  = (\cpu|Selector67~0_combout ) # ((\cpu_data_in[0]~5_combout  & (\cpu|nextAddr.nextAddrZeroPage~1_combout  & \cpu_data_in[0]~4_combout )))

	.dataa(\cpu_data_in[0]~5_combout ),
	.datab(\cpu|Selector67~0_combout ),
	.datac(\cpu|nextAddr.nextAddrZeroPage~1_combout ),
	.datad(\cpu_data_in[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|Selector67~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector67~1 .lut_mask = 16'hECCC;
defparam \cpu|Selector67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \cpu|Selector67~3 (
// Equation(s):
// \cpu|Selector67~3_combout  = (\cpu|Selector67~2_combout ) # ((\cpu|Selector67~1_combout ) # ((\cpu|PC [0] & \cpu|nextAddr.nextAddrPc~2_combout )))

	.dataa(\cpu|Selector67~2_combout ),
	.datab(\cpu|PC [0]),
	.datac(\cpu|nextAddr.nextAddrPc~2_combout ),
	.datad(\cpu|Selector67~1_combout ),
	.cin(gnd),
	.combout(\cpu|Selector67~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector67~3 .lut_mask = 16'hFFEA;
defparam \cpu|Selector67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \cpu|myAddr[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector67~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|myAddr[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|myAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|myAddr[0] .is_wysiwyg = "true";
defparam \cpu|myAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \cpu|Selector43~0 (
// Equation(s):
// \cpu|Selector43~0_combout  = (\cpu|PC[12]~0_combout  & ((\cpu|myAddrIncr[0]~0_combout ))) # (!\cpu|PC[12]~0_combout  & (\cpu|myAddr [0]))

	.dataa(gnd),
	.datab(\cpu|myAddr [0]),
	.datac(\cpu|myAddrIncr[0]~0_combout ),
	.datad(\cpu|PC[12]~0_combout ),
	.cin(gnd),
	.combout(\cpu|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector43~0 .lut_mask = 16'hF0CC;
defparam \cpu|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \cpu|PC[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC[0] .is_wysiwyg = "true";
defparam \cpu|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \cpu|theOpcode[0]~feeder (
// Equation(s):
// \cpu|theOpcode[0]~feeder_combout  = \cpu|nextOpcInfo[41]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|nextOpcInfo[41]~0_combout ),
	.cin(gnd),
	.combout(\cpu|theOpcode[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|theOpcode[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|theOpcode[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \cpu|theOpcode[0] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|theOpcode[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[0] .is_wysiwyg = "true";
defparam \cpu|theOpcode[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \cpu|theOpcode[1] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|calcNextOpcode:myNextOpcode[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[1] .is_wysiwyg = "true";
defparam \cpu|theOpcode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N1
dffeas \cpu|theOpcode[2] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|calcNextOpcode:myNextOpcode[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[2] .is_wysiwyg = "true";
defparam \cpu|theOpcode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \cpu|theOpcode[3] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|calcNextOpcode:myNextOpcode[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[3] .is_wysiwyg = "true";
defparam \cpu|theOpcode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \cpu|theOpcode[4] (
	.clk(\c_g0|q3~clkctrl_outclk ),
	.d(\cpu|calcNextOpcode:myNextOpcode[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|theOpcode[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|theOpcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|theOpcode[4] .is_wysiwyg = "true";
defparam \cpu|theOpcode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N0
cycloneive_lcell_comb \io_select~11 (
// Equation(s):
// \io_select~11_combout  = (\io_select~2_combout  & (\cpu|myAddr [15] & (\cpu|myAddr [14] & !\io_select~3_combout )))

	.dataa(\io_select~2_combout ),
	.datab(\cpu|myAddr [15]),
	.datac(\cpu|myAddr [14]),
	.datad(\io_select~3_combout ),
	.cin(gnd),
	.combout(\io_select~11_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~11 .lut_mask = 16'h0080;
defparam \io_select~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \io_select~4 (
// Equation(s):
// \io_select~4_combout  = (!\cpu|myAddr [9] & (\cpu|myAddr [8] & (\io_select~11_combout  & !\cpu|myAddr [10])))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [8]),
	.datac(\io_select~11_combout ),
	.datad(\cpu|myAddr [10]),
	.cin(gnd),
	.combout(\io_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~4 .lut_mask = 16'h0040;
defparam \io_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \io_select~5 (
// Equation(s):
// \io_select~5_combout  = (\cpu|myAddr [9] & (!\cpu|myAddr [8] & (\io_select~11_combout  & !\cpu|myAddr [10])))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [8]),
	.datac(\io_select~11_combout ),
	.datad(\cpu|myAddr [10]),
	.cin(gnd),
	.combout(\io_select~5_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~5 .lut_mask = 16'h0020;
defparam \io_select~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \io_select~6 (
// Equation(s):
// \io_select~6_combout  = (\cpu|myAddr [9] & (\cpu|myAddr [8] & (\io_select~11_combout  & !\cpu|myAddr [10])))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [8]),
	.datac(\io_select~11_combout ),
	.datad(\cpu|myAddr [10]),
	.cin(gnd),
	.combout(\io_select~6_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~6 .lut_mask = 16'h0080;
defparam \io_select~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \io_select~7 (
// Equation(s):
// \io_select~7_combout  = (!\cpu|myAddr [9] & (!\cpu|myAddr [8] & (\io_select~11_combout  & \cpu|myAddr [10])))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [8]),
	.datac(\io_select~11_combout ),
	.datad(\cpu|myAddr [10]),
	.cin(gnd),
	.combout(\io_select~7_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~7 .lut_mask = 16'h1000;
defparam \io_select~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \io_select~8 (
// Equation(s):
// \io_select~8_combout  = (!\cpu|myAddr [9] & (\cpu|myAddr [8] & (\io_select~11_combout  & \cpu|myAddr [10])))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [8]),
	.datac(\io_select~11_combout ),
	.datad(\cpu|myAddr [10]),
	.cin(gnd),
	.combout(\io_select~8_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~8 .lut_mask = 16'h4000;
defparam \io_select~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N8
cycloneive_lcell_comb \io_select~9 (
// Equation(s):
// \io_select~9_combout  = (\cpu|myAddr [9] & (\cpu|myAddr [10] & (!\cpu|myAddr [8] & \io_select~11_combout )))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [10]),
	.datac(\cpu|myAddr [8]),
	.datad(\io_select~11_combout ),
	.cin(gnd),
	.combout(\io_select~9_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~9 .lut_mask = 16'h0800;
defparam \io_select~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N2
cycloneive_lcell_comb \io_select~10 (
// Equation(s):
// \io_select~10_combout  = (\cpu|myAddr [9] & (\cpu|myAddr [10] & (\cpu|myAddr [8] & \io_select~11_combout )))

	.dataa(\cpu|myAddr [9]),
	.datab(\cpu|myAddr [10]),
	.datac(\cpu|myAddr [8]),
	.datad(\io_select~11_combout ),
	.cin(gnd),
	.combout(\io_select~10_combout ),
	.cout());
// synopsys translate_off
defparam \io_select~10 .lut_mask = 16'h8000;
defparam \io_select~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N18
cycloneive_lcell_comb \device_select~0 (
// Equation(s):
// \device_select~0_combout  = (\cpu|myAddr [7] & (\Decoder13~0_combout  & (\io_select~2_combout  & \io_select~3_combout )))

	.dataa(\cpu|myAddr [7]),
	.datab(\Decoder13~0_combout ),
	.datac(\io_select~2_combout ),
	.datad(\io_select~3_combout ),
	.cin(gnd),
	.combout(\device_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~0 .lut_mask = 16'h8000;
defparam \device_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N4
cycloneive_lcell_comb \device_select~1 (
// Equation(s):
// \device_select~1_combout  = (!\cpu|myAddr [5] & (!\cpu|myAddr [6] & (!\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~1 .lut_mask = 16'h0100;
defparam \device_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N14
cycloneive_lcell_comb \device_select~2 (
// Equation(s):
// \device_select~2_combout  = (!\cpu|myAddr [5] & (!\cpu|myAddr [6] & (\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~2_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~2 .lut_mask = 16'h1000;
defparam \device_select~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N16
cycloneive_lcell_comb \device_select~3 (
// Equation(s):
// \device_select~3_combout  = (\cpu|myAddr [5] & (!\cpu|myAddr [6] & (!\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~3_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~3 .lut_mask = 16'h0200;
defparam \device_select~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N2
cycloneive_lcell_comb \device_select~4 (
// Equation(s):
// \device_select~4_combout  = (\cpu|myAddr [5] & (!\cpu|myAddr [6] & (\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~4 .lut_mask = 16'h2000;
defparam \device_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N8
cycloneive_lcell_comb \device_select~5 (
// Equation(s):
// \device_select~5_combout  = (!\cpu|myAddr [5] & (\cpu|myAddr [6] & (!\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~5_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~5 .lut_mask = 16'h0400;
defparam \device_select~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N6
cycloneive_lcell_comb \device_select~6 (
// Equation(s):
// \device_select~6_combout  = (!\cpu|myAddr [5] & (\cpu|myAddr [6] & (\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~6_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~6 .lut_mask = 16'h4000;
defparam \device_select~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N12
cycloneive_lcell_comb \device_select~7 (
// Equation(s):
// \device_select~7_combout  = (\cpu|myAddr [5] & (\cpu|myAddr [6] & (!\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~7_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~7 .lut_mask = 16'h0800;
defparam \device_select~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N30
cycloneive_lcell_comb \device_select~8 (
// Equation(s):
// \device_select~8_combout  = (\cpu|myAddr [5] & (\cpu|myAddr [6] & (\cpu|myAddr [4] & \device_select~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\device_select~0_combout ),
	.cin(gnd),
	.combout(\device_select~8_combout ),
	.cout());
// synopsys translate_off
defparam \device_select~8 .lut_mask = 16'h8000;
defparam \device_select~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \vid_gen|VBL (
// Equation(s):
// \vid_gen|VBL~combout  = (\c_g0|V [7] & \c_g0|V [6])

	.dataa(gnd),
	.datab(\c_g0|V [7]),
	.datac(gnd),
	.datad(\c_g0|V [6]),
	.cin(gnd),
	.combout(\vid_gen|VBL~combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|VBL .lut_mask = 16'hCC00;
defparam \vid_gen|VBL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \vid_gen|blanking (
// Equation(s):
// \vid_gen|blanking~combout  = ((\c_g0|V [6] & \c_g0|V [7])) # (!\vid_gen|HBL~0_combout )

	.dataa(gnd),
	.datab(\vid_gen|HBL~0_combout ),
	.datac(\c_g0|V [6]),
	.datad(\c_g0|V [7]),
	.cin(gnd),
	.combout(\vid_gen|blanking~combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|blanking .lut_mask = 16'hF333;
defparam \vid_gen|blanking .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \c_g0|ld194 (
// Equation(s):
// \c_g0|ld194~combout  = (!\c_g0|clock_7Mhz~q  & (!\c_g0|casn_q2~q  & (!\c_g0|ax_q1~q  & \c_g0|phase0~q )))

	.dataa(\c_g0|clock_7Mhz~q ),
	.datab(\c_g0|casn_q2~q ),
	.datac(\c_g0|ax_q1~q ),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\c_g0|ld194~combout ),
	.cout());
// synopsys translate_off
defparam \c_g0|ld194 .lut_mask = 16'h0100;
defparam \c_g0|ld194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N31
dffeas \vid_gen|a10|q[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|blanking~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|ld194~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a10|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a10|q[2] .is_wysiwyg = "true";
defparam \vid_gen|a10|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \flash_clk[0]~66 (
// Equation(s):
// \flash_clk[0]~66_combout  = !flash_clk[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(flash_clk[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\flash_clk[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \flash_clk[0]~66 .lut_mask = 16'h0F0F;
defparam \flash_clk[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N5
dffeas \flash_clk[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[0]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[0] .is_wysiwyg = "true";
defparam \flash_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \flash_clk[1]~22 (
// Equation(s):
// \flash_clk[1]~22_combout  = (flash_clk[1] & (flash_clk[0] $ (VCC))) # (!flash_clk[1] & (flash_clk[0] & VCC))
// \flash_clk[1]~23  = CARRY((flash_clk[1] & flash_clk[0]))

	.dataa(flash_clk[1]),
	.datab(flash_clk[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\flash_clk[1]~22_combout ),
	.cout(\flash_clk[1]~23 ));
// synopsys translate_off
defparam \flash_clk[1]~22 .lut_mask = 16'h6688;
defparam \flash_clk[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N11
dffeas \flash_clk[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[1] .is_wysiwyg = "true";
defparam \flash_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \flash_clk[2]~24 (
// Equation(s):
// \flash_clk[2]~24_combout  = (flash_clk[2] & (!\flash_clk[1]~23 )) # (!flash_clk[2] & ((\flash_clk[1]~23 ) # (GND)))
// \flash_clk[2]~25  = CARRY((!\flash_clk[1]~23 ) # (!flash_clk[2]))

	.dataa(flash_clk[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[1]~23 ),
	.combout(\flash_clk[2]~24_combout ),
	.cout(\flash_clk[2]~25 ));
// synopsys translate_off
defparam \flash_clk[2]~24 .lut_mask = 16'h5A5F;
defparam \flash_clk[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N13
dffeas \flash_clk[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[2] .is_wysiwyg = "true";
defparam \flash_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \flash_clk[3]~26 (
// Equation(s):
// \flash_clk[3]~26_combout  = (flash_clk[3] & (\flash_clk[2]~25  $ (GND))) # (!flash_clk[3] & (!\flash_clk[2]~25  & VCC))
// \flash_clk[3]~27  = CARRY((flash_clk[3] & !\flash_clk[2]~25 ))

	.dataa(gnd),
	.datab(flash_clk[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[2]~25 ),
	.combout(\flash_clk[3]~26_combout ),
	.cout(\flash_clk[3]~27 ));
// synopsys translate_off
defparam \flash_clk[3]~26 .lut_mask = 16'hC30C;
defparam \flash_clk[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N15
dffeas \flash_clk[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[3] .is_wysiwyg = "true";
defparam \flash_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \flash_clk[4]~28 (
// Equation(s):
// \flash_clk[4]~28_combout  = (flash_clk[4] & (!\flash_clk[3]~27 )) # (!flash_clk[4] & ((\flash_clk[3]~27 ) # (GND)))
// \flash_clk[4]~29  = CARRY((!\flash_clk[3]~27 ) # (!flash_clk[4]))

	.dataa(gnd),
	.datab(flash_clk[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[3]~27 ),
	.combout(\flash_clk[4]~28_combout ),
	.cout(\flash_clk[4]~29 ));
// synopsys translate_off
defparam \flash_clk[4]~28 .lut_mask = 16'h3C3F;
defparam \flash_clk[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N17
dffeas \flash_clk[4] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[4] .is_wysiwyg = "true";
defparam \flash_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
cycloneive_lcell_comb \flash_clk[5]~30 (
// Equation(s):
// \flash_clk[5]~30_combout  = (flash_clk[5] & (\flash_clk[4]~29  $ (GND))) # (!flash_clk[5] & (!\flash_clk[4]~29  & VCC))
// \flash_clk[5]~31  = CARRY((flash_clk[5] & !\flash_clk[4]~29 ))

	.dataa(gnd),
	.datab(flash_clk[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[4]~29 ),
	.combout(\flash_clk[5]~30_combout ),
	.cout(\flash_clk[5]~31 ));
// synopsys translate_off
defparam \flash_clk[5]~30 .lut_mask = 16'hC30C;
defparam \flash_clk[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N19
dffeas \flash_clk[5] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[5] .is_wysiwyg = "true";
defparam \flash_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \flash_clk[6]~32 (
// Equation(s):
// \flash_clk[6]~32_combout  = (flash_clk[6] & (!\flash_clk[5]~31 )) # (!flash_clk[6] & ((\flash_clk[5]~31 ) # (GND)))
// \flash_clk[6]~33  = CARRY((!\flash_clk[5]~31 ) # (!flash_clk[6]))

	.dataa(gnd),
	.datab(flash_clk[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[5]~31 ),
	.combout(\flash_clk[6]~32_combout ),
	.cout(\flash_clk[6]~33 ));
// synopsys translate_off
defparam \flash_clk[6]~32 .lut_mask = 16'h3C3F;
defparam \flash_clk[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N21
dffeas \flash_clk[6] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[6] .is_wysiwyg = "true";
defparam \flash_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \flash_clk[7]~34 (
// Equation(s):
// \flash_clk[7]~34_combout  = (flash_clk[7] & (\flash_clk[6]~33  $ (GND))) # (!flash_clk[7] & (!\flash_clk[6]~33  & VCC))
// \flash_clk[7]~35  = CARRY((flash_clk[7] & !\flash_clk[6]~33 ))

	.dataa(flash_clk[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[6]~33 ),
	.combout(\flash_clk[7]~34_combout ),
	.cout(\flash_clk[7]~35 ));
// synopsys translate_off
defparam \flash_clk[7]~34 .lut_mask = 16'hA50A;
defparam \flash_clk[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N23
dffeas \flash_clk[7] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[7] .is_wysiwyg = "true";
defparam \flash_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
cycloneive_lcell_comb \flash_clk[8]~36 (
// Equation(s):
// \flash_clk[8]~36_combout  = (flash_clk[8] & (!\flash_clk[7]~35 )) # (!flash_clk[8] & ((\flash_clk[7]~35 ) # (GND)))
// \flash_clk[8]~37  = CARRY((!\flash_clk[7]~35 ) # (!flash_clk[8]))

	.dataa(gnd),
	.datab(flash_clk[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[7]~35 ),
	.combout(\flash_clk[8]~36_combout ),
	.cout(\flash_clk[8]~37 ));
// synopsys translate_off
defparam \flash_clk[8]~36 .lut_mask = 16'h3C3F;
defparam \flash_clk[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N25
dffeas \flash_clk[8] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[8] .is_wysiwyg = "true";
defparam \flash_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
cycloneive_lcell_comb \flash_clk[9]~38 (
// Equation(s):
// \flash_clk[9]~38_combout  = (flash_clk[9] & (\flash_clk[8]~37  $ (GND))) # (!flash_clk[9] & (!\flash_clk[8]~37  & VCC))
// \flash_clk[9]~39  = CARRY((flash_clk[9] & !\flash_clk[8]~37 ))

	.dataa(flash_clk[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[8]~37 ),
	.combout(\flash_clk[9]~38_combout ),
	.cout(\flash_clk[9]~39 ));
// synopsys translate_off
defparam \flash_clk[9]~38 .lut_mask = 16'hA50A;
defparam \flash_clk[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N27
dffeas \flash_clk[9] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[9] .is_wysiwyg = "true";
defparam \flash_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \flash_clk[10]~40 (
// Equation(s):
// \flash_clk[10]~40_combout  = (flash_clk[10] & (!\flash_clk[9]~39 )) # (!flash_clk[10] & ((\flash_clk[9]~39 ) # (GND)))
// \flash_clk[10]~41  = CARRY((!\flash_clk[9]~39 ) # (!flash_clk[10]))

	.dataa(gnd),
	.datab(flash_clk[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[9]~39 ),
	.combout(\flash_clk[10]~40_combout ),
	.cout(\flash_clk[10]~41 ));
// synopsys translate_off
defparam \flash_clk[10]~40 .lut_mask = 16'h3C3F;
defparam \flash_clk[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N29
dffeas \flash_clk[10] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[10] .is_wysiwyg = "true";
defparam \flash_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N30
cycloneive_lcell_comb \flash_clk[11]~42 (
// Equation(s):
// \flash_clk[11]~42_combout  = (flash_clk[11] & (\flash_clk[10]~41  $ (GND))) # (!flash_clk[11] & (!\flash_clk[10]~41  & VCC))
// \flash_clk[11]~43  = CARRY((flash_clk[11] & !\flash_clk[10]~41 ))

	.dataa(flash_clk[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[10]~41 ),
	.combout(\flash_clk[11]~42_combout ),
	.cout(\flash_clk[11]~43 ));
// synopsys translate_off
defparam \flash_clk[11]~42 .lut_mask = 16'hA50A;
defparam \flash_clk[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y52_N31
dffeas \flash_clk[11] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[11] .is_wysiwyg = "true";
defparam \flash_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
cycloneive_lcell_comb \flash_clk[12]~44 (
// Equation(s):
// \flash_clk[12]~44_combout  = (flash_clk[12] & (!\flash_clk[11]~43 )) # (!flash_clk[12] & ((\flash_clk[11]~43 ) # (GND)))
// \flash_clk[12]~45  = CARRY((!\flash_clk[11]~43 ) # (!flash_clk[12]))

	.dataa(gnd),
	.datab(flash_clk[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[11]~43 ),
	.combout(\flash_clk[12]~44_combout ),
	.cout(\flash_clk[12]~45 ));
// synopsys translate_off
defparam \flash_clk[12]~44 .lut_mask = 16'h3C3F;
defparam \flash_clk[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N1
dffeas \flash_clk[12] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[12] .is_wysiwyg = "true";
defparam \flash_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
cycloneive_lcell_comb \flash_clk[13]~46 (
// Equation(s):
// \flash_clk[13]~46_combout  = (flash_clk[13] & (\flash_clk[12]~45  $ (GND))) # (!flash_clk[13] & (!\flash_clk[12]~45  & VCC))
// \flash_clk[13]~47  = CARRY((flash_clk[13] & !\flash_clk[12]~45 ))

	.dataa(gnd),
	.datab(flash_clk[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[12]~45 ),
	.combout(\flash_clk[13]~46_combout ),
	.cout(\flash_clk[13]~47 ));
// synopsys translate_off
defparam \flash_clk[13]~46 .lut_mask = 16'hC30C;
defparam \flash_clk[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N3
dffeas \flash_clk[13] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[13] .is_wysiwyg = "true";
defparam \flash_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
cycloneive_lcell_comb \flash_clk[14]~48 (
// Equation(s):
// \flash_clk[14]~48_combout  = (flash_clk[14] & (!\flash_clk[13]~47 )) # (!flash_clk[14] & ((\flash_clk[13]~47 ) # (GND)))
// \flash_clk[14]~49  = CARRY((!\flash_clk[13]~47 ) # (!flash_clk[14]))

	.dataa(gnd),
	.datab(flash_clk[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[13]~47 ),
	.combout(\flash_clk[14]~48_combout ),
	.cout(\flash_clk[14]~49 ));
// synopsys translate_off
defparam \flash_clk[14]~48 .lut_mask = 16'h3C3F;
defparam \flash_clk[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N5
dffeas \flash_clk[14] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[14] .is_wysiwyg = "true";
defparam \flash_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
cycloneive_lcell_comb \flash_clk[15]~50 (
// Equation(s):
// \flash_clk[15]~50_combout  = (flash_clk[15] & (\flash_clk[14]~49  $ (GND))) # (!flash_clk[15] & (!\flash_clk[14]~49  & VCC))
// \flash_clk[15]~51  = CARRY((flash_clk[15] & !\flash_clk[14]~49 ))

	.dataa(flash_clk[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[14]~49 ),
	.combout(\flash_clk[15]~50_combout ),
	.cout(\flash_clk[15]~51 ));
// synopsys translate_off
defparam \flash_clk[15]~50 .lut_mask = 16'hA50A;
defparam \flash_clk[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N7
dffeas \flash_clk[15] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[15] .is_wysiwyg = "true";
defparam \flash_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
cycloneive_lcell_comb \flash_clk[16]~52 (
// Equation(s):
// \flash_clk[16]~52_combout  = (flash_clk[16] & (!\flash_clk[15]~51 )) # (!flash_clk[16] & ((\flash_clk[15]~51 ) # (GND)))
// \flash_clk[16]~53  = CARRY((!\flash_clk[15]~51 ) # (!flash_clk[16]))

	.dataa(gnd),
	.datab(flash_clk[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[15]~51 ),
	.combout(\flash_clk[16]~52_combout ),
	.cout(\flash_clk[16]~53 ));
// synopsys translate_off
defparam \flash_clk[16]~52 .lut_mask = 16'h3C3F;
defparam \flash_clk[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N9
dffeas \flash_clk[16] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[16] .is_wysiwyg = "true";
defparam \flash_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
cycloneive_lcell_comb \flash_clk[17]~54 (
// Equation(s):
// \flash_clk[17]~54_combout  = (flash_clk[17] & (\flash_clk[16]~53  $ (GND))) # (!flash_clk[17] & (!\flash_clk[16]~53  & VCC))
// \flash_clk[17]~55  = CARRY((flash_clk[17] & !\flash_clk[16]~53 ))

	.dataa(flash_clk[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[16]~53 ),
	.combout(\flash_clk[17]~54_combout ),
	.cout(\flash_clk[17]~55 ));
// synopsys translate_off
defparam \flash_clk[17]~54 .lut_mask = 16'hA50A;
defparam \flash_clk[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N11
dffeas \flash_clk[17] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[17] .is_wysiwyg = "true";
defparam \flash_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
cycloneive_lcell_comb \flash_clk[18]~56 (
// Equation(s):
// \flash_clk[18]~56_combout  = (flash_clk[18] & (!\flash_clk[17]~55 )) # (!flash_clk[18] & ((\flash_clk[17]~55 ) # (GND)))
// \flash_clk[18]~57  = CARRY((!\flash_clk[17]~55 ) # (!flash_clk[18]))

	.dataa(flash_clk[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[17]~55 ),
	.combout(\flash_clk[18]~56_combout ),
	.cout(\flash_clk[18]~57 ));
// synopsys translate_off
defparam \flash_clk[18]~56 .lut_mask = 16'h5A5F;
defparam \flash_clk[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N13
dffeas \flash_clk[18] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[18] .is_wysiwyg = "true";
defparam \flash_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
cycloneive_lcell_comb \flash_clk[19]~58 (
// Equation(s):
// \flash_clk[19]~58_combout  = (flash_clk[19] & (\flash_clk[18]~57  $ (GND))) # (!flash_clk[19] & (!\flash_clk[18]~57  & VCC))
// \flash_clk[19]~59  = CARRY((flash_clk[19] & !\flash_clk[18]~57 ))

	.dataa(gnd),
	.datab(flash_clk[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[18]~57 ),
	.combout(\flash_clk[19]~58_combout ),
	.cout(\flash_clk[19]~59 ));
// synopsys translate_off
defparam \flash_clk[19]~58 .lut_mask = 16'hC30C;
defparam \flash_clk[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N15
dffeas \flash_clk[19] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[19] .is_wysiwyg = "true";
defparam \flash_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
cycloneive_lcell_comb \flash_clk[20]~60 (
// Equation(s):
// \flash_clk[20]~60_combout  = (flash_clk[20] & (!\flash_clk[19]~59 )) # (!flash_clk[20] & ((\flash_clk[19]~59 ) # (GND)))
// \flash_clk[20]~61  = CARRY((!\flash_clk[19]~59 ) # (!flash_clk[20]))

	.dataa(gnd),
	.datab(flash_clk[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[19]~59 ),
	.combout(\flash_clk[20]~60_combout ),
	.cout(\flash_clk[20]~61 ));
// synopsys translate_off
defparam \flash_clk[20]~60 .lut_mask = 16'h3C3F;
defparam \flash_clk[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N17
dffeas \flash_clk[20] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[20]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[20] .is_wysiwyg = "true";
defparam \flash_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
cycloneive_lcell_comb \flash_clk[21]~62 (
// Equation(s):
// \flash_clk[21]~62_combout  = (flash_clk[21] & (\flash_clk[20]~61  $ (GND))) # (!flash_clk[21] & (!\flash_clk[20]~61  & VCC))
// \flash_clk[21]~63  = CARRY((flash_clk[21] & !\flash_clk[20]~61 ))

	.dataa(gnd),
	.datab(flash_clk[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\flash_clk[20]~61 ),
	.combout(\flash_clk[21]~62_combout ),
	.cout(\flash_clk[21]~63 ));
// synopsys translate_off
defparam \flash_clk[21]~62 .lut_mask = 16'hC30C;
defparam \flash_clk[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N19
dffeas \flash_clk[21] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[21]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[21] .is_wysiwyg = "true";
defparam \flash_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
cycloneive_lcell_comb \flash_clk[22]~64 (
// Equation(s):
// \flash_clk[22]~64_combout  = \flash_clk[21]~63  $ (flash_clk[22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(flash_clk[22]),
	.cin(\flash_clk[21]~63 ),
	.combout(\flash_clk[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \flash_clk[22]~64 .lut_mask = 16'h0FF0;
defparam \flash_clk[22]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y51_N21
dffeas \flash_clk[22] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\flash_clk[22]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_clk[22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_clk[22] .is_wysiwyg = "true";
defparam \flash_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \vid_gen|invert_character~0 (
// Equation(s):
// \vid_gen|invert_character~0_combout  = (!ram_data_out_l[7] & ((!flash_clk[22]) # (!ram_data_out_l[6])))

	.dataa(gnd),
	.datab(ram_data_out_l[6]),
	.datac(ram_data_out_l[7]),
	.datad(flash_clk[22]),
	.cin(gnd),
	.combout(\vid_gen|invert_character~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|invert_character~0 .lut_mask = 16'h030F;
defparam \vid_gen|invert_character~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N23
dffeas \vid_gen|a10|q[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|invert_character~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|ld194~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a10|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a10|q[3] .is_wysiwyg = "true";
defparam \vid_gen|a10|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \vid_gen|q_a8[1]~0 (
// Equation(s):
// \vid_gen|q_a8[1]~0_combout  = (soft_switches[3] & (((\vid_gen|b5|q [0])))) # (!soft_switches[3] & ((\vid_gen|b8_2|q [0] & (\c_g0|V [2])) # (!\vid_gen|b8_2|q [0] & ((\vid_gen|b5|q [0])))))

	.dataa(\c_g0|V [2]),
	.datab(soft_switches[3]),
	.datac(\vid_gen|b8_2|q [0]),
	.datad(\vid_gen|b5|q [0]),
	.cin(gnd),
	.combout(\vid_gen|q_a8[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|q_a8[1]~0 .lut_mask = 16'hEF20;
defparam \vid_gen|q_a8[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \vid_gen|a10|q[0]~feeder (
// Equation(s):
// \vid_gen|a10|q[0]~feeder_combout  = \vid_gen|q_a8[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid_gen|q_a8[1]~0_combout ),
	.cin(gnd),
	.combout(\vid_gen|a10|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a10|q[0]~feeder .lut_mask = 16'hFF00;
defparam \vid_gen|a10|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N29
dffeas \vid_gen|a10|q[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a10|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c_g0|ld194~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a10|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a10|q[0] .is_wysiwyg = "true";
defparam \vid_gen|a10|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \vid_gen|out_A12~0 (
// Equation(s):
// \vid_gen|out_A12~0_combout  = (soft_switches[3]) # (!\vid_gen|b8_2|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid_gen|b8_2|q [0]),
	.datad(soft_switches[3]),
	.cin(gnd),
	.combout(\vid_gen|out_A12~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|out_A12~0 .lut_mask = 16'hFF0F;
defparam \vid_gen|out_A12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \vid_gen|b9|q_buffer[3]~3 (
// Equation(s):
// \vid_gen|b9|q_buffer[3]~3_combout  = (\c_g0|ld194~combout  & (ram_data_out_l[7])) # (!\c_g0|ld194~combout  & ((\vid_gen|b9|q [0])))

	.dataa(gnd),
	.datab(ram_data_out_l[7]),
	.datac(\c_g0|ld194~combout ),
	.datad(\vid_gen|b9|q [0]),
	.cin(gnd),
	.combout(\vid_gen|b9|q_buffer[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b9|q_buffer[3]~3 .lut_mask = 16'hCFC0;
defparam \vid_gen|b9|q_buffer[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \vid_gen|b9|q[0]~0 (
// Equation(s):
// \vid_gen|b9|q[0]~0_combout  = ((!soft_switches[3] & \vid_gen|b8_2|q [0])) # (!\c_g0|clock_7Mhz~q )

	.dataa(soft_switches[3]),
	.datab(gnd),
	.datac(\vid_gen|b8_2|q [0]),
	.datad(\c_g0|clock_7Mhz~q ),
	.cin(gnd),
	.combout(\vid_gen|b9|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b9|q[0]~0 .lut_mask = 16'h50FF;
defparam \vid_gen|b9|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N9
dffeas \vid_gen|b9|q[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b9|q_buffer[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b9|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b9|q[3] .is_wysiwyg = "true";
defparam \vid_gen|b9|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \vid_gen|b9|q_buffer[2]~1 (
// Equation(s):
// \vid_gen|b9|q_buffer[2]~1_combout  = (\c_g0|ld194~combout  & ((ram_data_out_l[6]))) # (!\c_g0|ld194~combout  & (\vid_gen|b9|q [3]))

	.dataa(gnd),
	.datab(\c_g0|ld194~combout ),
	.datac(\vid_gen|b9|q [3]),
	.datad(ram_data_out_l[6]),
	.cin(gnd),
	.combout(\vid_gen|b9|q_buffer[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b9|q_buffer[2]~1 .lut_mask = 16'hFC30;
defparam \vid_gen|b9|q_buffer[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N5
dffeas \vid_gen|b9|q[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b9|q_buffer[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b9|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b9|q[2] .is_wysiwyg = "true";
defparam \vid_gen|b9|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \vid_gen|b9|q_buffer[1]~2 (
// Equation(s):
// \vid_gen|b9|q_buffer[1]~2_combout  = (\c_g0|ld194~combout  & ((ram_data_out_l[5]))) # (!\c_g0|ld194~combout  & (\vid_gen|b9|q [2]))

	.dataa(gnd),
	.datab(\c_g0|ld194~combout ),
	.datac(\vid_gen|b9|q [2]),
	.datad(ram_data_out_l[5]),
	.cin(gnd),
	.combout(\vid_gen|b9|q_buffer[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b9|q_buffer[1]~2 .lut_mask = 16'hFC30;
defparam \vid_gen|b9|q_buffer[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \vid_gen|b9|q[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b9|q_buffer[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b9|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b9|q[1] .is_wysiwyg = "true";
defparam \vid_gen|b9|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \vid_gen|b9|q_buffer[0]~0 (
// Equation(s):
// \vid_gen|b9|q_buffer[0]~0_combout  = (\c_g0|ld194~combout  & (ram_data_out_l[4])) # (!\c_g0|ld194~combout  & ((\vid_gen|b9|q [1])))

	.dataa(ram_data_out_l[4]),
	.datab(gnd),
	.datac(\c_g0|ld194~combout ),
	.datad(\vid_gen|b9|q [1]),
	.cin(gnd),
	.combout(\vid_gen|b9|q_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b9|q_buffer[0]~0 .lut_mask = 16'hAFA0;
defparam \vid_gen|b9|q_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \vid_gen|b9|q[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b9|q_buffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b9|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b9|q[0] .is_wysiwyg = "true";
defparam \vid_gen|b9|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \vid_gen|b4|q[3]~0 (
// Equation(s):
// \vid_gen|b4|q[3]~0_combout  = (\vid_gen|b8_2|q [0] & ((soft_switches[3] & ((\vid_gen|b9|q [0]))) # (!soft_switches[3] & (\vid_gen|b4|q [0])))) # (!\vid_gen|b8_2|q [0] & (((\vid_gen|b9|q [0]))))

	.dataa(\vid_gen|b8_2|q [0]),
	.datab(\vid_gen|b4|q [0]),
	.datac(soft_switches[3]),
	.datad(\vid_gen|b9|q [0]),
	.cin(gnd),
	.combout(\vid_gen|b4|q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q[3]~0 .lut_mask = 16'hFD08;
defparam \vid_gen|b4|q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \vid_gen|b4|q[3]~1 (
// Equation(s):
// \vid_gen|b4|q[3]~1_combout  = (\c_g0|ld194~combout  & (ram_data_out_l[3])) # (!\c_g0|ld194~combout  & ((\vid_gen|b4|q[3]~0_combout )))

	.dataa(gnd),
	.datab(ram_data_out_l[3]),
	.datac(\c_g0|ld194~combout ),
	.datad(\vid_gen|b4|q[3]~0_combout ),
	.cin(gnd),
	.combout(\vid_gen|b4|q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q[3]~1 .lut_mask = 16'hCFC0;
defparam \vid_gen|b4|q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \vid_gen|b4|q[3]~2 (
// Equation(s):
// \vid_gen|b4|q[3]~2_combout  = (\c_g0|clock_7Mhz~q  & ((\vid_gen|out_A12~0_combout  & (\vid_gen|b4|q [3])) # (!\vid_gen|out_A12~0_combout  & ((\vid_gen|b4|q[3]~1_combout ))))) # (!\c_g0|clock_7Mhz~q  & (((\vid_gen|b4|q[3]~1_combout ))))

	.dataa(\c_g0|clock_7Mhz~q ),
	.datab(\vid_gen|out_A12~0_combout ),
	.datac(\vid_gen|b4|q [3]),
	.datad(\vid_gen|b4|q[3]~1_combout ),
	.cin(gnd),
	.combout(\vid_gen|b4|q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q[3]~2 .lut_mask = 16'hF780;
defparam \vid_gen|b4|q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N11
dffeas \vid_gen|b4|q[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b4|q[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b4|q[3] .is_wysiwyg = "true";
defparam \vid_gen|b4|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \vid_gen|b4|q_buffer[2]~1 (
// Equation(s):
// \vid_gen|b4|q_buffer[2]~1_combout  = (\c_g0|ld194~combout  & (ram_data_out_l[2])) # (!\c_g0|ld194~combout  & ((\vid_gen|b4|q [3])))

	.dataa(ram_data_out_l[2]),
	.datab(gnd),
	.datac(\c_g0|ld194~combout ),
	.datad(\vid_gen|b4|q [3]),
	.cin(gnd),
	.combout(\vid_gen|b4|q_buffer[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q_buffer[2]~1 .lut_mask = 16'hAFA0;
defparam \vid_gen|b4|q_buffer[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N15
dffeas \vid_gen|b4|q[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b4|q_buffer[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b4|q[2] .is_wysiwyg = "true";
defparam \vid_gen|b4|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \vid_gen|b4|q_buffer[1]~2 (
// Equation(s):
// \vid_gen|b4|q_buffer[1]~2_combout  = (\c_g0|ld194~combout  & ((ram_data_out_l[1]))) # (!\c_g0|ld194~combout  & (\vid_gen|b4|q [2]))

	.dataa(gnd),
	.datab(\vid_gen|b4|q [2]),
	.datac(\c_g0|ld194~combout ),
	.datad(ram_data_out_l[1]),
	.cin(gnd),
	.combout(\vid_gen|b4|q_buffer[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q_buffer[1]~2 .lut_mask = 16'hFC0C;
defparam \vid_gen|b4|q_buffer[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \vid_gen|b4|q[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b4|q_buffer[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b4|q[1] .is_wysiwyg = "true";
defparam \vid_gen|b4|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \vid_gen|b4|q_buffer[0]~0 (
// Equation(s):
// \vid_gen|b4|q_buffer[0]~0_combout  = (\c_g0|ld194~combout  & (ram_data_out_l[0])) # (!\c_g0|ld194~combout  & ((\vid_gen|b4|q [1])))

	.dataa(gnd),
	.datab(ram_data_out_l[0]),
	.datac(\c_g0|ld194~combout ),
	.datad(\vid_gen|b4|q [1]),
	.cin(gnd),
	.combout(\vid_gen|b4|q_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|b4|q_buffer[0]~0 .lut_mask = 16'hCFC0;
defparam \vid_gen|b4|q_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N7
dffeas \vid_gen|b4|q[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|b4|q_buffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid_gen|b9|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|b4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|b4|q[0] .is_wysiwyg = "true";
defparam \vid_gen|b4|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N19
dffeas \vid_gen|q_a11_1 (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\vid_gen|b4|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|q_a11_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|q_a11_1 .is_wysiwyg = "true";
defparam \vid_gen|q_a11_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \vid_gen|q_a8[3]~1 (
// Equation(s):
// \vid_gen|q_a8[3]~1_combout  = (\vid_gen|b8_2|q [0] & ((soft_switches[3] & (ram_data_out_l[7])) # (!soft_switches[3] & ((\c_g0|H [0]))))) # (!\vid_gen|b8_2|q [0] & (ram_data_out_l[7]))

	.dataa(\vid_gen|b8_2|q [0]),
	.datab(ram_data_out_l[7]),
	.datac(soft_switches[3]),
	.datad(\c_g0|H [0]),
	.cin(gnd),
	.combout(\vid_gen|q_a8[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|q_a8[3]~1 .lut_mask = 16'hCEC4;
defparam \vid_gen|q_a8[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \vid_gen|a10|q[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\vid_gen|q_a8[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c_g0|ld194~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a10|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a10|q[1] .is_wysiwyg = "true";
defparam \vid_gen|a10|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \vid_gen|q_a9~0 (
// Equation(s):
// \vid_gen|q_a9~0_combout  = (\vid_gen|a10|q [0] & ((\vid_gen|a10|q [1] & ((\vid_gen|q_a11_1~q ))) # (!\vid_gen|a10|q [1] & (\vid_gen|b4|q [0]))))

	.dataa(\vid_gen|a10|q [0]),
	.datab(\vid_gen|b4|q [0]),
	.datac(\vid_gen|q_a11_1~q ),
	.datad(\vid_gen|a10|q [1]),
	.cin(gnd),
	.combout(\vid_gen|q_a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|q_a9~0 .lut_mask = 16'hA088;
defparam \vid_gen|q_a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock_14Mhz~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({ram_data_out_l[5],ram_data_out_l[4],ram_data_out_l[3],ram_data_out_l[2],ram_data_out_l[1],ram_data_out_l[0],\c_g0|V [2],\c_g0|V [1],\c_g0|V [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/apple_2e.ram0_character_rom_364cdc5c.hdl.mif";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_generator:vid_gen|character_rom:char_rom0|altsyncram:rom_rtl_0|altsyncram_0k71:auto_generated|ALTSYNCRAM";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h00000000400000000400010000800044000E00000000200010000800040000800010000200000000000000001F00000001F00000000000000000800010000200004000200010000800000000200010000400000000400000000000000000000000000400000000400000000000000000700020001000078001100044000E0000;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000E00044001100038001100044000E00000000200008000200010000800040001F00000000E0004400110003C000100008001C00000000E00044001000040000F00004001F00000000800020001F00024000A00030000800000000E00044001000030000800040001F00000001F00004000200030001000044000E00000000E00010000400010000400018000400000000E00044001300054001900044000E0000000000000400020001000080004000000000000040000000000000000000000000000000000000000000000007C00000000000000000000020001000040000000000000000000000000000001000040007C0004000100000000000004000;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h54000E00010000E0005400040000000040002000100004000100002000040000000040000800010000400010000800040000000000000000000000000040001000040000000160002400150000800050001400020000000180006400020001000080004C00030000000040003C001400038000500078000400000000A00028001F00028001F00028000A00000000000000000000000000A00028000A00000000400000000400010000400010000400000000000000000000000000000000000000000001F00000000000000000000000000000000000000000001100028000400000000000000001F00060001800060001800060001F00000000000040000800;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h010000200004000000000001F0000C00030000C00030000C001F00000001F00004000200010000800040001F00000000400010000400010000A00044001100000001100044000A00010000A0004400110000000110006C001500054001100044001100000000400028001100044001100044001100000000E00044001100044001100044001100000000400010000400010000400010001F00000000E00044001000038000100044000E0000000110002400050003C001100044000F00000001600024001500044001100044000E0000000010000400010003C001100044000F00000000E00044001100044001100044000E0000000110004400190005400130;
defparam \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h004400110000000110004400110005400150006C001100000001F0000400010000400010000400010000000110002400050000C000500024001100000000E00044001000040001000040001000000000E00010000400010000400010000E0000000110004400110007C001100044001100000001E00044001900004000100004001E0000000010000400010003C000100004001F00000001F0000400010003C000100004001F00000000F00044001100044001100044000F00000000E00044000100004000100044000E00000000F0004400110003C001100044000F00000001100044001F00044001100028000400000001E00004000D00074001500044000E;
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \vid_gen|a3_q~5 (
// Equation(s):
// \vid_gen|a3_q~5_combout  = (!\c_g0|casn_q2~q  & (\c_g0|phase0~q  & (!\c_g0|ax_q1~q  & \vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\c_g0|casn_q2~q ),
	.datab(\c_g0|phase0~q ),
	.datac(\c_g0|ax_q1~q ),
	.datad(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\vid_gen|a3_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~5 .lut_mask = 16'h0400;
defparam \vid_gen|a3_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \vid_gen|a3_q[5] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[5] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \vid_gen|a3_q~4 (
// Equation(s):
// \vid_gen|a3_q~4_combout  = (\c_g0|ldps_n~0_combout  & ((\c_g0|casn_q2~q  & (\vid_gen|a3_q [5])) # (!\c_g0|casn_q2~q  & ((\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a3 ))))) # (!\c_g0|ldps_n~0_combout  & (((\vid_gen|a3_q [5]))))

	.dataa(\c_g0|ldps_n~0_combout ),
	.datab(\c_g0|casn_q2~q ),
	.datac(\vid_gen|a3_q [5]),
	.datad(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\vid_gen|a3_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~4 .lut_mask = 16'hF2D0;
defparam \vid_gen|a3_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N29
dffeas \vid_gen|a3_q[4] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[4] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \vid_gen|a3_q~3 (
// Equation(s):
// \vid_gen|a3_q~3_combout  = (\c_g0|casn_q2~q  & (((\vid_gen|a3_q [4])))) # (!\c_g0|casn_q2~q  & ((\c_g0|ldps_n~0_combout  & (\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a2 )) # (!\c_g0|ldps_n~0_combout  & ((\vid_gen|a3_q [4])))))

	.dataa(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\c_g0|casn_q2~q ),
	.datac(\c_g0|ldps_n~0_combout ),
	.datad(\vid_gen|a3_q [4]),
	.cin(gnd),
	.combout(\vid_gen|a3_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~3 .lut_mask = 16'hEF20;
defparam \vid_gen|a3_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \vid_gen|a3_q[3] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[3] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \vid_gen|a3_q~2 (
// Equation(s):
// \vid_gen|a3_q~2_combout  = (\c_g0|ldps_n~0_combout  & ((\c_g0|casn_q2~q  & ((\vid_gen|a3_q [3]))) # (!\c_g0|casn_q2~q  & (\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a1 )))) # (!\c_g0|ldps_n~0_combout  & (((\vid_gen|a3_q [3]))))

	.dataa(\c_g0|ldps_n~0_combout ),
	.datab(\c_g0|casn_q2~q ),
	.datac(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\vid_gen|a3_q [3]),
	.cin(gnd),
	.combout(\vid_gen|a3_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~2 .lut_mask = 16'hFD20;
defparam \vid_gen|a3_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \vid_gen|a3_q[2] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[2] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \vid_gen|a3_q~1 (
// Equation(s):
// \vid_gen|a3_q~1_combout  = (\c_g0|ldps_n~0_combout  & ((\c_g0|casn_q2~q  & (\vid_gen|a3_q [2])) # (!\c_g0|casn_q2~q  & ((\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (!\c_g0|ldps_n~0_combout  & (((\vid_gen|a3_q [2]))))

	.dataa(\c_g0|ldps_n~0_combout ),
	.datab(\c_g0|casn_q2~q ),
	.datac(\vid_gen|a3_q [2]),
	.datad(\vid_gen|char_rom0|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\vid_gen|a3_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~1 .lut_mask = 16'hF2D0;
defparam \vid_gen|a3_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \vid_gen|a3_q[1] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[1] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \vid_gen|a3_q~0 (
// Equation(s):
// \vid_gen|a3_q~0_combout  = (\vid_gen|a3_q [1] & ((\c_g0|casn_q2~q ) # ((\c_g0|ax_q1~q ) # (!\c_g0|phase0~q ))))

	.dataa(\vid_gen|a3_q [1]),
	.datab(\c_g0|casn_q2~q ),
	.datac(\c_g0|ax_q1~q ),
	.datad(\c_g0|phase0~q ),
	.cin(gnd),
	.combout(\vid_gen|a3_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|a3_q~0 .lut_mask = 16'hA8AA;
defparam \vid_gen|a3_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \vid_gen|a3_q[0] (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|a3_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\c_g0|clock_7Mhz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|a3_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|a3_q[0] .is_wysiwyg = "true";
defparam \vid_gen|a3_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \vid_gen|q_a9~1 (
// Equation(s):
// \vid_gen|q_a9~1_combout  = (\vid_gen|q_a9~0_combout ) # ((!\vid_gen|a10|q [0] & (\vid_gen|a10|q [3] $ (\vid_gen|a3_q [0]))))

	.dataa(\vid_gen|a10|q [3]),
	.datab(\vid_gen|q_a9~0_combout ),
	.datac(\vid_gen|a3_q [0]),
	.datad(\vid_gen|a10|q [0]),
	.cin(gnd),
	.combout(\vid_gen|q_a9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|q_a9~1 .lut_mask = 16'hCCDE;
defparam \vid_gen|q_a9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \vid_gen|Mux0~0 (
// Equation(s):
// \vid_gen|Mux0~0_combout  = (\vid_gen|a10|q [1] & ((\vid_gen|b4|q [2]) # ((\vid_gen|a10|q [0])))) # (!\vid_gen|a10|q [1] & (((\vid_gen|b4|q [0] & !\vid_gen|a10|q [0]))))

	.dataa(\vid_gen|b4|q [2]),
	.datab(\vid_gen|b4|q [0]),
	.datac(\vid_gen|a10|q [1]),
	.datad(\vid_gen|a10|q [0]),
	.cin(gnd),
	.combout(\vid_gen|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|Mux0~0 .lut_mask = 16'hF0AC;
defparam \vid_gen|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \vid_gen|Mux0~1 (
// Equation(s):
// \vid_gen|Mux0~1_combout  = (\vid_gen|Mux0~0_combout  & (((\vid_gen|b9|q [2]) # (!\vid_gen|a10|q [0])))) # (!\vid_gen|Mux0~0_combout  & (\vid_gen|b9|q [0] & ((\vid_gen|a10|q [0]))))

	.dataa(\vid_gen|Mux0~0_combout ),
	.datab(\vid_gen|b9|q [0]),
	.datac(\vid_gen|b9|q [2]),
	.datad(\vid_gen|a10|q [0]),
	.cin(gnd),
	.combout(\vid_gen|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|Mux0~1 .lut_mask = 16'hE4AA;
defparam \vid_gen|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \vid_gen|q_a9~2 (
// Equation(s):
// \vid_gen|q_a9~2_combout  = (!\vid_gen|a10|q [2] & ((\vid_gen|out_A12~0_combout  & (\vid_gen|q_a9~1_combout )) # (!\vid_gen|out_A12~0_combout  & ((\vid_gen|Mux0~1_combout )))))

	.dataa(\vid_gen|a10|q [2]),
	.datab(\vid_gen|q_a9~1_combout ),
	.datac(\vid_gen|Mux0~1_combout ),
	.datad(\vid_gen|out_A12~0_combout ),
	.cin(gnd),
	.combout(\vid_gen|q_a9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid_gen|q_a9~2 .lut_mask = 16'h4450;
defparam \vid_gen|q_a9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N21
dffeas \vid_gen|video_data (
	.clk(\Clock_14Mhz~inputclkctrl_outclk ),
	.d(\vid_gen|q_a9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid_gen|video_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid_gen|video_data .is_wysiwyg = "true";
defparam \vid_gen|video_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y62_N22
cycloneive_lcell_comb \read_key~1 (
// Equation(s):
// \read_key~1_combout  = (!\cpu|myAddr [5] & (!\cpu|myAddr [6] & (\cpu|myAddr [4] & \read_key~0_combout )))

	.dataa(\cpu|myAddr [5]),
	.datab(\cpu|myAddr [6]),
	.datac(\cpu|myAddr [4]),
	.datad(\read_key~0_combout ),
	.cin(gnd),
	.combout(\read_key~1_combout ),
	.cout());
// synopsys translate_off
defparam \read_key~1 .lut_mask = 16'h1000;
defparam \read_key~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clock_50Mhz~input (
	.i(Clock_50Mhz),
	.ibar(gnd),
	.o(\Clock_50Mhz~input_o ));
// synopsys translate_off
defparam \Clock_50Mhz~input .bus_hold = "false";
defparam \Clock_50Mhz~input .simulate_z_as = "z";
// synopsys translate_on

assign PC_DEBUG[0] = \PC_DEBUG[0]~output_o ;

assign PC_DEBUG[1] = \PC_DEBUG[1]~output_o ;

assign PC_DEBUG[2] = \PC_DEBUG[2]~output_o ;

assign PC_DEBUG[3] = \PC_DEBUG[3]~output_o ;

assign PC_DEBUG[4] = \PC_DEBUG[4]~output_o ;

assign PC_DEBUG[5] = \PC_DEBUG[5]~output_o ;

assign PC_DEBUG[6] = \PC_DEBUG[6]~output_o ;

assign PC_DEBUG[7] = \PC_DEBUG[7]~output_o ;

assign PC_DEBUG[8] = \PC_DEBUG[8]~output_o ;

assign PC_DEBUG[9] = \PC_DEBUG[9]~output_o ;

assign PC_DEBUG[10] = \PC_DEBUG[10]~output_o ;

assign PC_DEBUG[11] = \PC_DEBUG[11]~output_o ;

assign PC_DEBUG[12] = \PC_DEBUG[12]~output_o ;

assign PC_DEBUG[13] = \PC_DEBUG[13]~output_o ;

assign PC_DEBUG[14] = \PC_DEBUG[14]~output_o ;

assign PC_DEBUG[15] = \PC_DEBUG[15]~output_o ;

assign cpu_addr[0] = \cpu_addr[0]~output_o ;

assign cpu_addr[1] = \cpu_addr[1]~output_o ;

assign cpu_addr[2] = \cpu_addr[2]~output_o ;

assign cpu_addr[3] = \cpu_addr[3]~output_o ;

assign cpu_addr[4] = \cpu_addr[4]~output_o ;

assign cpu_addr[5] = \cpu_addr[5]~output_o ;

assign cpu_addr[6] = \cpu_addr[6]~output_o ;

assign cpu_addr[7] = \cpu_addr[7]~output_o ;

assign cpu_addr[8] = \cpu_addr[8]~output_o ;

assign cpu_addr[9] = \cpu_addr[9]~output_o ;

assign cpu_addr[10] = \cpu_addr[10]~output_o ;

assign cpu_addr[11] = \cpu_addr[11]~output_o ;

assign cpu_addr[12] = \cpu_addr[12]~output_o ;

assign cpu_addr[13] = \cpu_addr[13]~output_o ;

assign cpu_addr[14] = \cpu_addr[14]~output_o ;

assign cpu_addr[15] = \cpu_addr[15]~output_o ;

assign OPCODE_DEBUG[0] = \OPCODE_DEBUG[0]~output_o ;

assign OPCODE_DEBUG[1] = \OPCODE_DEBUG[1]~output_o ;

assign OPCODE_DEBUG[2] = \OPCODE_DEBUG[2]~output_o ;

assign OPCODE_DEBUG[3] = \OPCODE_DEBUG[3]~output_o ;

assign OPCODE_DEBUG[4] = \OPCODE_DEBUG[4]~output_o ;

assign OPCODE_DEBUG[5] = \OPCODE_DEBUG[5]~output_o ;

assign OPCODE_DEBUG[6] = \OPCODE_DEBUG[6]~output_o ;

assign OPCODE_DEBUG[7] = \OPCODE_DEBUG[7]~output_o ;

assign io_select[0] = \io_select[0]~output_o ;

assign io_select[1] = \io_select[1]~output_o ;

assign io_select[2] = \io_select[2]~output_o ;

assign io_select[3] = \io_select[3]~output_o ;

assign io_select[4] = \io_select[4]~output_o ;

assign io_select[5] = \io_select[5]~output_o ;

assign io_select[6] = \io_select[6]~output_o ;

assign io_select[7] = \io_select[7]~output_o ;

assign device_select[0] = \device_select[0]~output_o ;

assign device_select[1] = \device_select[1]~output_o ;

assign device_select[2] = \device_select[2]~output_o ;

assign device_select[3] = \device_select[3]~output_o ;

assign device_select[4] = \device_select[4]~output_o ;

assign device_select[5] = \device_select[5]~output_o ;

assign device_select[6] = \device_select[6]~output_o ;

assign device_select[7] = \device_select[7]~output_o ;

assign cpu_data_out[0] = \cpu_data_out[0]~output_o ;

assign cpu_data_out[1] = \cpu_data_out[1]~output_o ;

assign cpu_data_out[2] = \cpu_data_out[2]~output_o ;

assign cpu_data_out[3] = \cpu_data_out[3]~output_o ;

assign cpu_data_out[4] = \cpu_data_out[4]~output_o ;

assign cpu_data_out[5] = \cpu_data_out[5]~output_o ;

assign cpu_data_out[6] = \cpu_data_out[6]~output_o ;

assign cpu_data_out[7] = \cpu_data_out[7]~output_o ;

assign color_line = \color_line~output_o ;

assign HBL = \HBL~output_o ;

assign VBL = \VBL~output_o ;

assign video_data = \video_data~output_o ;

assign ld194 = \ld194~output_o ;

assign read_key = \read_key~output_o ;

assign q3 = \q3~output_o ;

assign pre_phase0 = \pre_phase0~output_o ;

assign FLASH_CLOCK = \FLASH_CLOCK~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
