# debug.cfg — RISC-V on Nexys-A7 via bscan_tap behind the Xilinx boundary-scan TAP

# 1) FTDI adapter — use channel 1 for the JTAG interface on the single micro-USB port
interface ftdi
ftdi_vid_pid     0x0403 0x6010
ftdi_channel     1
ftdi_layout_init 0x0088 0x008b
reset_config     none
adapter_khz      10000

# 2) JTAG transport
transport select jtag

# 3) Declare the on-chip Xilinx boundary-scan TAP as chain-0
#    IR length = 6 bits for Artix-7
#    We skip checking expected-id here to be tolerant of minor version mismatches
jtag newtap xc7.tap0 bypass -irlen 6 -ignore-version

# 4) Declare your RISC-V DTM TAP as chain-1
#    IR length = 6 bits (matches your BSCANE2 instances)
#    expected-id = 0x00000001 (that’s what your bscan_tap will shift out)
jtag newtap riscv.cpu cpu -irlen 6 -expected-id 0x00000001 -ignore-version

# 5) Create a single “riscv.cpu” target on chain-1
target create riscv.cpu riscv -chain-position riscv.cpu

# 6) Map the RISC-V IR op-codes to your BSCANE2 JTAG_CHAIN numbers
#      BSCANE2 #(.JTAG_CHAIN(2)) → idcode
#      BSCANE2 #(.JTAG_CHAIN(3)) → dtmcs
#      BSCANE2 #(.JTAG_CHAIN(4)) → dmi
riscv set_ir idcode 2
riscv set_ir dtmcs  3
riscv set_ir dmi    4

# 7) Bring up the session and halt immediately
init
halt
