EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model STM8S005K6T6CTR
#/222355/1440858/2.50/32/3/Integrated Circuit
DEF STM8S005K6T6CTR IC 0 30 Y Y 1 F N
F0 "IC" 2450 2400 50 H V L CNN
F1 "STM8S005K6T6CTR" 2450 2300 50 H V L CNN
F2 "QFP80P900X900X160-32N" 2450 2200 50 H I L CNN
F3 "http://www.st.com/web/en/resource/technical/document/datasheet/DM00037613.pdf" 2450 2100 50 H I L CNN
F4 "" 2450 2000 50 H I L CNN "Description"
F5 "1.6" 2450 1900 50 H I L CNN "Height"
F6 "511-STM8S005K6T6CTR" 2450 1800 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/STMicroelectronics/STM8S005K6T6CTR?qs=DqCdCwOw4%2F7j7YUSWMD18A%3D%3D" 2450 1700 50 H I L CNN "Mouser Price/Stock"
F8 "STMicroelectronics" 2450 1600 50 H I L CNN "Manufacturer_Name"
F9 "STM8S005K6T6CTR" 2450 1500 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X NRST 1 0 0 200 R 50 50 0 0 I
X OSCIN/PA1 2 0 -100 200 R 50 50 0 0 I
X OSCOUT/PA2 3 0 -200 200 R 50 50 0 0 O
X VSS 4 0 -300 200 R 50 50 0 0 W
X VCAP 5 0 -400 200 R 50 50 0 0 P
X VDD 6 0 -500 200 R 50 50 0 0 W
X VDDIO 7 0 -600 200 R 50 50 0 0 W
X AIN12/PF4 8 0 -700 200 R 50 50 0 0 I
X VDDA 9 900 -2100 200 U 50 50 0 0 W
X VSSA 10 1000 -2100 200 U 50 50 0 0 W
X [I2C_SDA]AIN5/PB5 11 1100 -2100 200 U 50 50 0 0 I
X [I2C_SCL]_AIN4/PB4 12 1200 -2100 200 U 50 50 0 0 I
X [TIM1_ETR]_AIN3/PB3 13 1300 -2100 200 U 50 50 0 0 I
X [TIM1_CH3N]_AIN2/PB2 14 1400 -2100 200 U 50 50 0 0 I
X [TIM1_CH2N]_AIN1/PB1 15 1500 -2100 200 U 50 50 0 0 I
X [TIM1_CH1N]_AIN0/PB0 16 1600 -2100 200 U 50 50 0 0 I
X PC7_(HS)/SPI_MISO 24 2600 0 200 L 50 50 0 0 P
X PC6_(HS)/SPI_MOSI 23 2600 -100 200 L 50 50 0 0 P
X PC5_(HS)/SPI_SCK 22 2600 -200 200 L 50 50 0 0 P
X PC4_(HS)/TIM1_CH4 21 2600 -300 200 L 50 50 0 0 P
X PC3_(HS)/TIM1_CH3 20 2600 -400 200 L 50 50 0 0 P
X PC2_(HS)/TIM1_CH2 19 2600 -500 200 L 50 50 0 0 P
X PC1_(HS)/TIM1_CH1/UART2_CLK 18 2600 -600 200 L 50 50 0 0 I
X PE5/SPI_NSS 17 2600 -700 200 L 50 50 0 0 P
X PD7/TLI_[TIM1_CH4] 32 900 2400 200 D 50 50 0 0 P
X PD6_/UART2_RX 31 1000 2400 200 D 50 50 0 0 P
X PD5_/UART2_TX 30 1100 2400 200 D 50 50 0 0 P
X PD4_(HS)/TIM2_CH1_[BEEP] 29 1200 2400 200 D 50 50 0 0 P
X PD3_(HS)/TIM2_CH2_[ADC_ETR] 28 1300 2400 200 D 50 50 0 0 P
X PD2_(HS)/TIM3_CH1_[TIM2_CH3] 27 1400 2400 200 D 50 50 0 0 P
X PD1_(HS)/SWIM 26 1500 2400 200 D 50 50 0 0 P
X PD0_(HS)/_TIM3_CH2_[TIM1_BKIN]_[CLK_CCO] 25 1600 2400 200 D 50 50 0 0 I
P 5 0 1 6 200 2200 2400 2200 2400 -1900 200 -1900 200 2200 N
ENDDRAW
ENDDEF
#
#End Library
