$date
	Tue Dec 11 21:58:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 1 ! Out $end
$var reg 1 " Clock $end
$var reg 3 # In [2:0] $end
$var reg 1 $ Reset $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 3 & in [2:0] $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 1 ' state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bx &
b0 %
0$
bx #
0"
x!
$end
#10000
1$
#15000
0!
0'
1"
#20000
b0 #
b0 &
0"
0$
#40000
1"
#50000
0"
#60000
1"
b1 #
b1 &
b1 %
#70000
0"
#80000
1"
b10 #
b10 &
b10 %
#90000
0"
#100000
1!
1'
1"
b11 #
b11 &
b11 %
#110000
0"
#120000
0!
0'
1"
b100 #
b100 &
b100 %
#130000
0"
#140000
1"
b101 #
b101 &
b101 %
#150000
0"
#160000
1"
b110 #
b110 &
b110 %
#170000
0"
#180000
1"
b111 #
b111 &
b111 %
#190000
0"
#200000
1"
b0 #
b0 &
b1000 %
#210000
0"
#220000
1"
b1 #
b1 &
b1001 %
#230000
0"
#240000
b10 #
b10 &
b0 %
#250000
1"
#260000
0"
#270000
1"
b101 #
b101 &
b1 %
#280000
0"
#290000
1"
b0 #
b0 &
b10 %
#300000
0"
#310000
1!
1'
1"
b11 #
b11 &
b11 %
#320000
0"
#330000
1"
b110 #
b110 &
b100 %
#340000
0"
#350000
1"
b1 #
b1 &
b101 %
#360000
0"
#370000
0!
0'
1"
b100 #
b100 &
b110 %
#380000
0"
#390000
1"
b111 #
b111 &
b111 %
#400000
0"
#410000
1"
b10 #
b10 &
b1000 %
#420000
0"
#430000
1"
b101 #
b101 &
b1001 %
#440000
0"
#450000
1"
b0 #
b0 &
b1010 %
#460000
0"
#470000
1!
1'
1"
b11 #
b11 &
b1011 %
#480000
0"
#490000
1"
b110 #
b110 &
b1100 %
#500000
0"
#510000
1"
b1 #
b1 &
b1101 %
#520000
0"
#530000
0!
0'
1"
b100 #
b100 &
b1110 %
#540000
0"
#550000
1"
b111 #
b111 &
b1111 %
#560000
0"
#570000
1"
b10 #
b10 &
b10000 %
#580000
0"
#590000
1"
b101 #
b101 &
b10001 %
#600000
0"
#610000
1"
b0 #
b0 &
b10010 %
#620000
0"
#630000
1!
1'
1"
b11 #
b11 &
b10011 %
#640000
0"
#650000
b110 #
b110 &
b10100 %
