
---------- Begin Simulation Statistics ----------
final_tick                               2542212113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228606                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.36                       # Real time elapsed on the host
host_tick_rate                              664732233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196412                       # Number of instructions simulated
sim_ops                                       4196412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012202                       # Number of seconds simulated
sim_ticks                                 12202268500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.782428                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380285                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812880                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2751                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122114                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            891275                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39968                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279098                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239130                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1103794                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72580                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32533                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196412                       # Number of instructions committed
system.cpu.committedOps                       4196412                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.812385                       # CPI: cycles per instruction
system.cpu.discardedOps                        314323                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622129                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480999                       # DTB hits
system.cpu.dtb.data_misses                       8939                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419940                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876566                       # DTB read hits
system.cpu.dtb.read_misses                       7945                       # DTB read misses
system.cpu.dtb.write_accesses                  202189                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604433                       # DTB write hits
system.cpu.dtb.write_misses                       994                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18197                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3703642                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1175700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692658                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17098345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172046                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1011396                       # ITB accesses
system.cpu.itb.fetch_acv                          539                       # ITB acv
system.cpu.itb.fetch_hits                     1004239                       # ITB hits
system.cpu.itb.fetch_misses                      7157                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4233     69.40%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6099                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14443                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5148                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11252122500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9637500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19721500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               924943500      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12206425000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944444                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8191343500     67.11%     67.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4015081500     32.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24391164                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85403      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541684     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839413     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592637     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196412                       # Class of committed instruction
system.cpu.quiesceCycles                        13373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7292819                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13067491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13067491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13067491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13067491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67012.774359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67012.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67012.774359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67012.774359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12867994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12867994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67020.802083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67020.802083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.275440                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539713048000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.275440                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204715                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204715                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131071                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89045                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34564                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41331                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11431360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11431360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18164921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160363                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159924     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160363                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837464037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378299250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475350500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5732480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10232128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5732480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5732480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469788056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368755039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838543095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469788056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469788056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183037441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183037441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183037441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469788056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368755039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021580536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160914750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114264                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123722                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10566                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2067                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5843                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049093500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848674750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13723.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32473.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.602688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.386176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.715282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35114     42.24%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24668     29.68%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10314     12.41%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4753      5.72%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2419      2.91%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1521      1.83%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          891      1.07%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2831      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.351594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.802741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1318     17.63%     17.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5674     75.89%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.01%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.15%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6593     88.18%     88.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     89.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              542      7.25%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.41%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7784384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10232128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7918208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12202263500                       # Total gap between requests
system.mem_ctrls.avgGap                      43026.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5089792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7784384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417118505.464783012867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366006697.852944314480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637945641.009292602539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588401500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260273250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299510617250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28898.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32148.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420835.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318979500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169518855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570014760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315100080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5338849710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189797760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7865401545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.585189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441820250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11353028250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274554420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145925340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496065780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319813740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5260704420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255604320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7715808900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.325776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608906000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11185942500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12195068500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1725484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725484                       # number of overall hits
system.cpu.icache.overall_hits::total         1725484                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89636                       # number of overall misses
system.cpu.icache.overall_misses::total         89636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5519939500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5519939500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5519939500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5519939500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049383                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61581.724977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61581.724977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61581.724977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61581.724977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89045                       # number of writebacks
system.cpu.icache.writebacks::total             89045                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5430304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5430304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5430304500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5430304500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049383                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049383                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60581.736133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60581.736133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60581.736133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60581.736133                       # average overall mshr miss latency
system.cpu.icache.replacements                  89045                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725484                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5519939500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5519939500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61581.724977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61581.724977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5430304500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5430304500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60581.736133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60581.736133                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.854912                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776402                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89123                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.932027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.854912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3719875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3719875                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337621                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337621                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337621                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337621                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105993                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105993                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105993                       # number of overall misses
system.cpu.dcache.overall_misses::total        105993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794091500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794091500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794091500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794091500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073422                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073422                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64099.435812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64099.435812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64099.435812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64099.435812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4423280500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4423280500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4423280500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4423280500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63695.646852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63695.646852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63695.646852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63695.646852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66895.250298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66895.250298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66732.688076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66732.688076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478696000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478696000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61644.031755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61644.031755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59458.872219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59458.872219                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62421500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62421500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70853.007946                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70853.007946                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69853.007946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69853.007946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542212113500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.369033                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.195647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.369033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002147                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602802997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296968                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   296968                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.60                       # Real time elapsed on the host
host_tick_rate                              453236157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38190857                       # Number of instructions simulated
sim_ops                                      38190857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058287                       # Number of seconds simulated
sim_ticks                                 58287324000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.234626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2758428                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4656783                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             123479                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            496957                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4509713                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             186062                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          972953                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           786891                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6426687                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1106900                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        86246                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255176                       # Number of instructions committed
system.cpu.committedOps                      33255176                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.488618                       # CPI: cycles per instruction
system.cpu.discardedOps                       2890722                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6418276                       # DTB accesses
system.cpu.dtb.data_acv                            50                       # DTB access violations
system.cpu.dtb.data_hits                      9658012                       # DTB hits
system.cpu.dtb.data_misses                      13867                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3617079                       # DTB read accesses
system.cpu.dtb.read_acv                            16                       # DTB read access violations
system.cpu.dtb.read_hits                      5450395                       # DTB read hits
system.cpu.dtb.read_misses                      12355                       # DTB read misses
system.cpu.dtb.write_accesses                 2801197                       # DTB write accesses
system.cpu.dtb.write_acv                           34                       # DTB write access violations
system.cpu.dtb.write_hits                     4207617                       # DTB write hits
system.cpu.dtb.write_misses                      1512                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613587                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26632308                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7783000                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4462053                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62506700                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.286646                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10498997                       # ITB accesses
system.cpu.itb.fetch_acv                         1127                       # ITB acv
system.cpu.itb.fetch_hits                    10494399                       # ITB hits
system.cpu.itb.fetch_misses                      4598                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15711     27.94%     28.54% # number of callpals executed
system.cpu.kern.callpal::rdps                     722      1.28%     29.82% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.67% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56230                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63485                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6963     39.79%     39.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10349     59.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17499                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6592     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6593     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13372                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49213020500     84.43%     84.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234969500      0.40%     84.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73365000      0.13%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8768212500     15.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58289567500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946718                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637066                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764158                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1099                      
system.cpu.kern.mode_good::user                  1076                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1879                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1076                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584886                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732423                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32995260000     56.61%     56.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24394189500     41.85%     98.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            900118000      1.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        116014612                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328012      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474857     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533667      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456158     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428896     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184452      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255176                       # Class of committed instruction
system.cpu.quiesceCycles                       560036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53507912                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          760                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       753709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1506850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15478992251                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15478992251                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15478992251                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15478992251                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118058.409547                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118058.409547                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118058.409547                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118058.409547                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1192                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   31                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.451613                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8916036039                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8916036039                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8916036039                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8916036039                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68002.685005                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68002.685005                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68002.685005                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68002.685005                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35059380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35059380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118045.050505                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118045.050505                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20209380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20209380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68045.050505                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68045.050505                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15443932871                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15443932871                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118058.439877                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118058.439877                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8895826659                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8895826659                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68002.588819                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68002.588819                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             512924                       # Transaction distribution
system.membus.trans_dist::WriteReq               2245                       # Transaction distribution
system.membus.trans_dist::WriteResp              2245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267825                       # Transaction distribution
system.membus.trans_dist::WritebackClean       359877                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125435                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110988                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         359878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151522                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1079617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1079617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       794154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2136003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46063296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46063296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25549952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25557635                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79993539                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            757018                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001065                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032612                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  756212     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     806      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              757018                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7066500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4085319401                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1408949500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1889759500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23031168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16781376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39812928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23031168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23031168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17140800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17140800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          359862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              622077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395131676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287907813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683046077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395131676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395131676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294074231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294074231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294074231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395131676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287907813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977120308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    560545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    267337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000189046500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1531048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             529671                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      622077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     627356                       # Number of write requests accepted
system.mem_ctrls.readBursts                    622077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   627356                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94932                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66811                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30436                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7371955500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2635725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17255924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13984.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32734.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       465                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  413950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                622077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               627356                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.892013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.521897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.063325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121372     41.48%     41.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83432     28.51%     69.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33573     11.47%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14619      5.00%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8611      2.94%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4835      1.65%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3051      1.04%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2310      0.79%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20806      7.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292609                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.367530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.887291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8395     24.47%     24.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4321     12.60%     37.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18270     53.26%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1534      4.47%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           645      1.88%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           345      1.01%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           233      0.68%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           144      0.42%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           119      0.35%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            76      0.22%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            70      0.20%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            30      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           14      0.04%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.621798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33868     98.73%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           373      1.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            39      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33737280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6075648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35874496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39812928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40150784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       615.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    688.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58287324000                       # Total gap between requests
system.mem_ctrls.avgGap                      46651.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17109568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16627328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35874496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293538402.963910281658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285264905.968234181404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6588.053347585488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 615476805.900370359421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       359862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       627356                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9067113000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8188112000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       699250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1479553794250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25196.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31227.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    116541.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2358395.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1128405600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            599735235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1987661760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1505959560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4600580400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24040764030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2137391040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36000497625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.638539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5323231250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1946360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51017751500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            960922620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            510715920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1776153540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1420054020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4600580400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24106195470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2082295680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35456917650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.312669                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5175928750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1946360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51165066250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133061                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269766                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382283                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               814500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5295000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683269251                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5533000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              540000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     816448.753463                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    345441.522234                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       286500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3438500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60296146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    294738000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14099058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14099058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14099058                       # number of overall hits
system.cpu.icache.overall_hits::total        14099058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       359878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         359878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       359878                       # number of overall misses
system.cpu.icache.overall_misses::total        359878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20312491500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20312491500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20312491500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20312491500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14458936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14458936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14458936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14458936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024890                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024890                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024890                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024890                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56442.715309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56442.715309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56442.715309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56442.715309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       359877                       # number of writebacks
system.cpu.icache.writebacks::total            359877                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       359878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       359878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       359878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       359878                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19952613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19952613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19952613500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19952613500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024890                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024890                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024890                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024890                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55442.715309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55442.715309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55442.715309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55442.715309                       # average overall mshr miss latency
system.cpu.icache.replacements                 359877                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14099058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14099058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       359878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        359878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20312491500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20312491500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14458936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14458936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024890                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56442.715309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56442.715309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       359878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       359878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19952613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19952613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55442.715309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55442.715309                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14503832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            359877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.302192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29277750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29277750                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9039699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9039699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9039699                       # number of overall hits
system.cpu.dcache.overall_hits::total         9039699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368388                       # number of overall misses
system.cpu.dcache.overall_misses::total        368388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23340437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23340437500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23340437500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23340437500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9408087                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9408087                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9408087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9408087                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039157                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63358.300216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63358.300216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63358.300216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63358.300216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137009                       # number of writebacks
system.cpu.dcache.writebacks::total            137009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108025                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108025                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16318080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16318080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16318080000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16318080000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256923500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256923500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62674.343129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62674.343129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62674.343129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62674.343129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68149.469496                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68149.469496                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262147                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5171459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5171459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10125701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10125701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5324245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5324245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66273.748904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66273.748904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9756806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9756806000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256923500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256923500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65332.400346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65332.400346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168474.426230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168474.426230                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13214736500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13214736500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61292.272335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61292.272335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6561274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6561274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59098.863288                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59098.863288                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106809                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106809                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145625500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145625500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017487                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017487                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76604.681746                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76604.681746                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017423                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017423                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75656.810982                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75656.810982                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108572                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108572                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108572                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108572                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60590884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.617034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9297025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.456139                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.617034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19512950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19512950                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3148307876500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759172                       # Number of bytes of host memory used
host_op_rate                                   333241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1647.65                       # Real time elapsed on the host
host_tick_rate                              331080996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   549064111                       # Number of instructions simulated
sim_ops                                     549064111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.545505                       # Number of seconds simulated
sim_ticks                                545504879000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.749026                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35270673                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48482674                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19207                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7963742                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          57754273                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             791280                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3121125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2329845                       # Number of indirect misses.
system.cpu.branchPred.lookups                67252098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3077050                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       161883                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   510873254                       # Number of instructions committed
system.cpu.committedOps                     510873254                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.105602                       # CPI: cycles per instruction
system.cpu.discardedOps                      25944004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                144128862                       # DTB accesses
system.cpu.dtb.data_acv                           163                       # DTB access violations
system.cpu.dtb.data_hits                    146889498                       # DTB hits
system.cpu.dtb.data_misses                     263254                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102545351                       # DTB read accesses
system.cpu.dtb.read_acv                           161                       # DTB read access violations
system.cpu.dtb.read_hits                    103429455                       # DTB read hits
system.cpu.dtb.read_misses                     213300                       # DTB read misses
system.cpu.dtb.write_accesses                41583511                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    43460043                       # DTB write hits
system.cpu.dtb.write_misses                     49954                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            91577581                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          313584588                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122502587                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49919560                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       368135129                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.474923                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               143029564                       # ITB accesses
system.cpu.itb.fetch_acv                          903                       # ITB acv
system.cpu.itb.fetch_hits                   143016627                       # ITB hits
system.cpu.itb.fetch_misses                     12937                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21093     19.09%     19.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1329      1.20%     20.58% # number of callpals executed
system.cpu.kern.callpal::rti                     2495      2.26%     22.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  554      0.50%     23.34% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     23.34% # number of callpals executed
system.cpu.kern.callpal::rdunique               84716     76.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 110515                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     240984                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8817     36.48%     36.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     558      2.31%     38.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14771     61.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24171                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8816     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      558      3.06%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8816     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18215                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             533908446000     98.02%     98.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49446000      0.01%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               773905500      0.14%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9938483000      1.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         544670280500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999887                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.596845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.753589                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2456                      
system.cpu.kern.mode_good::user                  2448                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2797                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2448                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.878084                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.932422                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29670474000      5.45%      5.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         507046515500     93.09%     98.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7953240000      1.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                       1075695892                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36067987      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               251423018     49.21%     56.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823354      0.36%     56.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51451592     10.07%     66.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11605386      2.27%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2155148      0.42%     69.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11769584      2.30%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1136549      0.22%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               280505      0.05%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               65559856     12.83%     84.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37031493      7.25%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33084648      6.48%     98.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5997823      1.17%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1486311      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                510873254                       # Class of committed instruction
system.cpu.quiesceCycles                     15313866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       707560763                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          181                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3744162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7488269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1470843358                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1470843358                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1470843358                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1470843358                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118130.540358                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118130.540358                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118130.540358                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118130.540358                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            75                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    847612988                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    847612988                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    847612988                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    847612988                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68075.896554                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68075.896554                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68075.896554                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68075.896554                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4042481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4042481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115499.457143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115499.457143                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2292481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2292481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65499.457143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65499.457143                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1466800877                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1466800877                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118137.957233                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118137.957233                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    845320507                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    845320507                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68083.159391                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68083.159391                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2387839                       # Transaction distribution
system.membus.trans_dist::WriteReq                944                       # Transaction distribution
system.membus.trans_dist::WriteResp               944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1895399                       # Transaction distribution
system.membus.trans_dist::WritebackClean       547519                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1301188                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1344134                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1344134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         547519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1840038                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1642495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1642495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9552382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9554838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11222235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70078464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70078464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    324293952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    324299793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               395172881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3745334                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3745153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     181      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3745334                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2616500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18196927649                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16915134750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2888001250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35037248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      203783040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          238820288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35037248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35037248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121305536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121305536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          547457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3184110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3731567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1895399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1895399                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64229028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373567768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             437796796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64229028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64229028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222372962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222372962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222372962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64229028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373567768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660169758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2290151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    432152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2913604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009765702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       139995                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       139995                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9087490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2152791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3731567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2442821                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3731567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2442821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 385811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                152670                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            236742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            152114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            202283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            256332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            287445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            174878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            222955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            164400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           221149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           278512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           170506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           186529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           223523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            187955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            206475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             98103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           163278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            84760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           189819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39955179250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16728780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102688104250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11942.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30692.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2471822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1763433                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3731567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2442821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3219191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 142925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 141395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 141313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 141871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 140636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 140715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 140916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 140090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 140129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 140175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    207                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1400669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.519777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.594727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.015340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       555900     39.69%     39.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       386783     27.61%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145358     10.38%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76492      5.46%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64498      4.60%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25739      1.84%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18066      1.29%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13910      0.99%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113923      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1400669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       139995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.899182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.454314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        139703     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          227      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        139995                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       139995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.358884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.338127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        118298     84.50%     84.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         20710     14.79%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           954      0.68%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        139995                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214128384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24691904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               146570368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               238820288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            156340544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       268.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    437.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  545504711000                       # Total gap between requests
system.mem_ctrls.avgGap                      88349.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27657728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    186470656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    146570368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50701156.056937851012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 341831325.765282452106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 268687547.339058697224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       547457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3184110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2442821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14346078250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88342026000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13307882301750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26204.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27744.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5447751.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5205509820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2766809265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11818834860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5582074860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43061678400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188958057480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50351299200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307744263885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.145759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 128796588750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18215600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 398492690250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4795224000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2548729590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12069862980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6372570780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43061678400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187148671710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51874992480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       307871729940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.379425                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132745635250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18215600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 394543643750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13360                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5841                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1506500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1510000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64849358                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              869000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     116050545.454545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    312911205.936970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974331500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    537845543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7659336000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    144602884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144602884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144602884                       # number of overall hits
system.cpu.icache.overall_hits::total       144602884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       547518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         547518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       547518                       # number of overall misses
system.cpu.icache.overall_misses::total        547518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31648875500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31648875500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31648875500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31648875500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    145150402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    145150402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    145150402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    145150402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003772                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57804.264883                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57804.264883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57804.264883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57804.264883                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       547519                       # number of writebacks
system.cpu.icache.writebacks::total            547519                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       547518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       547518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       547518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       547518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31101356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31101356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31101356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31101356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003772                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003772                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56804.263056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56804.263056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56804.263056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56804.263056                       # average overall mshr miss latency
system.cpu.icache.replacements                 547519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144602884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144602884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       547518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        547518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31648875500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31648875500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    145150402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    145150402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57804.264883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57804.264883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       547518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       547518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31101356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31101356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56804.263056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56804.263056                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145162782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            548031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            264.880603                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         290848323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        290848323                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131710835                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131710835                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131710835                       # number of overall hits
system.cpu.dcache.overall_hits::total       131710835                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4397228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4397228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4397228                       # number of overall misses
system.cpu.dcache.overall_misses::total       4397228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 265533823500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265533823500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 265533823500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265533823500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    136108063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136108063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    136108063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136108063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60386.639833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60386.639833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60386.639833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60386.639833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1882983                       # number of writebacks
system.cpu.dcache.writebacks::total           1882983                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1216497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1216497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1216497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1216497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3180731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3180731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3180731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3180731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1227                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 186402233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186402233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 186402233000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186402233000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49666000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49666000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023369                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023369                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58603.582950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58603.582950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58603.582950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58603.582950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40477.587612                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40477.587612                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3184136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91262670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91262670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1951339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1951339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 113769866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 113769866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93214009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93214009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58303.486222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58303.486222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       114612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1836727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1836727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 105256869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105256869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49666000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49666000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57306.757618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57306.757618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175498.233216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175498.233216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40448165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40448165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2445889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2445889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 151763957000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 151763957000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42894054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42894054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62048.587242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62048.587242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1101885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1101885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1344004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1344004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          944                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          944                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  81145364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81145364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60375.835191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60375.835191                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80699                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80699                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3407                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3407                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    263514500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    263514500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77345.024949                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77345.024949                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3406                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3406                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    260051500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    260051500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040497                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040497                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76350.998238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76350.998238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83983                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83983                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83983                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83983                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545504879000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           135311394                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3185160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.481820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         275736440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        275736440                       # Number of data accesses

---------- End Simulation Statistics   ----------
