Timing Analyzer report for pfa_sensor_fusion
Wed Aug 06 11:06:05 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_div'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_div'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'clk_div'
 20. Slow 1200mV 85C Model Removal: 'clk_div'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_div'
 30. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 34. Slow 1200mV 0C Model Hold: 'clk_div'
 35. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'clk_div'
 37. Slow 1200mV 0C Model Removal: 'clk_div'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_div'
 46. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 48. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 50. Fast 1200mV 0C Model Hold: 'clk_div'
 51. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'clk_div'
 53. Fast 1200mV 0C Model Removal: 'clk_div'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pfa_sensor_fusion                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.5%      ;
;     Processors 3-4         ;   6.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; clk_div                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_div }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.516  ; 133.05 MHz ; 0.000 ; 3.758  ; 50.00      ; 56        ; 149         ;       ;        ;           ;            ; false    ; clk_50MHz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 79.62 MHz ; 79.62 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 96.43 MHz ; 96.43 MHz       ; clk_div                                              ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -9.370 ; -239.772      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.044 ; -5237.415     ;
; clk_50MHz                                            ; -0.911 ; -0.911        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.430 ; 0.000         ;
; clk_div                                              ; 0.699 ; 0.000         ;
; clk_50MHz                                            ; 0.703 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.437 ; -239.321      ;
; clk_div                                              ; -3.207 ; -148.934      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.577 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.040 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -98.142       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.761  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div'                                                                                                                                                               ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -9.370 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 10.257     ;
; -9.314 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 10.201     ;
; -9.238 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 10.125     ;
; -9.001 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.901      ;
; -8.981 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 9.868      ;
; -8.959 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.859      ;
; -8.824 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.741      ;
; -8.824 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.724      ;
; -8.817 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.734      ;
; -8.748 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.648      ;
; -8.748 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.665      ;
; -8.725 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.625      ;
; -8.722 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.622      ;
; -8.652 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 9.539      ;
; -8.628 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.545      ;
; -8.618 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.535      ;
; -8.555 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.472      ;
; -8.498 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 9.385      ;
; -8.479 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.379      ;
; -8.466 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 9.353      ;
; -8.440 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 9.357      ;
; -8.433 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.333      ;
; -8.105 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]  ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.114     ; 8.992      ;
; -8.054 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]  ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 8.971      ;
; -7.589 ; fifo_buffer:pixel_fifo|memory~790       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 9.439      ;
; -7.562 ; fifo_buffer:pixel_fifo|memory~208       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.902      ; 9.389      ;
; -7.542 ; fifo_buffer:pixel_fifo|memory~799       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.895      ; 9.362      ;
; -7.521 ; fifo_buffer:pixel_fifo|memory~784       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.887      ; 9.333      ;
; -7.504 ; fifo_buffer:pixel_fifo|memory~19        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.891      ; 9.320      ;
; -7.284 ; fifo_buffer:pixel_fifo|memory~459       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.902      ; 9.111      ;
; -7.274 ; fifo_buffer:pixel_fifo|memory~640       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.887      ; 9.086      ;
; -7.273 ; fifo_buffer:pixel_fifo|memory~115       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.912      ; 9.110      ;
; -7.271 ; fifo_buffer:pixel_fifo|memory~836       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.934      ; 9.130      ;
; -7.263 ; fifo_buffer:pixel_fifo|memory~1460      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.918      ; 9.106      ;
; -7.217 ; fifo_buffer:pixel_fifo|memory~1183      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.892      ; 9.034      ;
; -7.213 ; fifo_buffer:pixel_fifo|memory~793       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.894      ; 9.032      ;
; -7.136 ; fifo_buffer:pixel_fifo|memory~402       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.909      ; 8.970      ;
; -7.095 ; fifo_buffer:pixel_fifo|memory~1076      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.940      ; 8.960      ;
; -7.076 ; fifo_buffer:pixel_fifo|memory~507       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.927      ; 8.928      ;
; -7.073 ; fifo_buffer:pixel_fifo|memory~592       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.876      ; 8.874      ;
; -7.035 ; fifo_buffer:pixel_fifo|memory~503       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.908      ; 8.868      ;
; -7.029 ; fifo_buffer:pixel_fifo|memory~732       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.912      ; 8.866      ;
; -7.026 ; fifo_buffer:pixel_fifo|memory~1177      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.899      ; 8.850      ;
; -7.005 ; fifo_buffer:pixel_fifo|memory~600       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.898      ; 8.828      ;
; -6.997 ; fifo_buffer:pixel_fifo|memory~702       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.937      ; 8.859      ;
; -6.989 ; fifo_buffer:pixel_fifo|memory~139       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.877      ; 8.791      ;
; -6.982 ; fifo_buffer:pixel_fifo|memory~781       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.882      ; 8.789      ;
; -6.982 ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 7.882      ;
; -6.973 ; fifo_buffer:pixel_fifo|memory~465       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.885      ; 8.783      ;
; -6.940 ; fifo_buffer:pixel_fifo|memory~1169      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.934      ; 8.799      ;
; -6.934 ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 7.834      ;
; -6.926 ; fifo_buffer:pixel_fifo|memory~1471      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.902      ; 8.753      ;
; -6.926 ; fifo_buffer:pixel_fifo|memory~67        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.891      ; 8.742      ;
; -6.915 ; fifo_buffer:pixel_fifo|memory~506       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.921      ; 8.761      ;
; -6.911 ; fifo_buffer:pixel_fifo|memory~510       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.912      ; 8.748      ;
; -6.904 ; fifo_buffer:pixel_fifo|memory~1032      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.912      ; 8.741      ;
; -6.902 ; fifo_buffer:pixel_fifo|memory~1276      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.877      ; 8.704      ;
; -6.901 ; fifo_buffer:pixel_fifo|memory~891       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.891      ; 8.717      ;
; -6.896 ; fifo_buffer:pixel_fifo|memory~1016      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.946      ; 8.767      ;
; -6.892 ; fifo_buffer:pixel_fifo|memory~559       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.425      ; 8.242      ;
; -6.883 ; fifo_buffer:pixel_fifo|memory~464       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.934      ; 8.742      ;
; -6.874 ; fifo_buffer:pixel_fifo|memory~312       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.900      ; 8.699      ;
; -6.868 ; fifo_buffer:pixel_fifo|memory~1181      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.936      ; 8.729      ;
; -6.859 ; fifo_buffer:pixel_fifo|memory~76        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.403      ; 8.187      ;
; -6.853 ; fifo_buffer:pixel_fifo|memory~534       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.451      ; 8.229      ;
; -6.849 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]  ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 7.749      ;
; -6.848 ; fifo_buffer:pixel_fifo|memory~909       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.922      ; 8.695      ;
; -6.845 ; fifo_buffer:pixel_fifo|memory~982       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.878      ; 8.648      ;
; -6.842 ; fifo_buffer:pixel_fifo|memory~497       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.476      ; 8.243      ;
; -6.841 ; fifo_buffer:pixel_fifo|memory~696       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.904      ; 8.670      ;
; -6.826 ; fifo_buffer:pixel_fifo|memory~1268      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.432      ; 8.183      ;
; -6.825 ; fifo_buffer:pixel_fifo|memory~317       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.416      ; 8.166      ;
; -6.822 ; fifo_buffer:pixel_fifo|memory~1001      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.935      ; 8.682      ;
; -6.820 ; fifo_buffer:pixel_fifo|memory~1225      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.892      ; 8.637      ;
; -6.817 ; fifo_buffer:pixel_fifo|memory~292       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.907      ; 8.649      ;
; -6.816 ; fifo_buffer:pixel_fifo|memory~462       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 8.658      ;
; -6.814 ; fifo_buffer:pixel_fifo|memory~256       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.904      ; 8.643      ;
; -6.812 ; fifo_buffer:pixel_fifo|memory~447       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.392      ; 8.129      ;
; -6.810 ; fifo_buffer:pixel_fifo|memory~772       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.364      ; 8.099      ;
; -6.810 ; fifo_buffer:pixel_fifo|memory~297       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.920      ; 8.655      ;
; -6.806 ; fifo_buffer:pixel_fifo|memory~1277      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.907      ; 8.638      ;
; -6.805 ; fifo_buffer:pixel_fifo|memory~1293      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 8.659      ;
; -6.798 ; fifo_buffer:pixel_fifo|memory~1165      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 8.629      ;
; -6.790 ; fifo_buffer:pixel_fifo|memory~435       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.892      ; 8.607      ;
; -6.789 ; fifo_buffer:pixel_fifo|memory~1079      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.908      ; 8.622      ;
; -6.789 ; fifo_buffer:pixel_fifo|memory~64        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.895      ; 8.609      ;
; -6.783 ; fifo_buffer:pixel_fifo|memory~423       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.421      ; 8.129      ;
; -6.780 ; fifo_buffer:pixel_fifo|memory~295       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.910      ; 8.615      ;
; -6.779 ; fifo_buffer:pixel_fifo|memory~487       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 8.610      ;
; -6.778 ; fifo_buffer:pixel_fifo|memory~128       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.453      ; 8.156      ;
; -6.776 ; fifo_buffer:pixel_fifo|memory~1160      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.427      ; 8.128      ;
; -6.775 ; fifo_buffer:pixel_fifo|memory~603       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.899      ; 8.599      ;
; -6.775 ; fifo_buffer:pixel_fifo|memory~851       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.443      ; 8.143      ;
; -6.773 ; fifo_buffer:pixel_fifo|memory~514       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.425      ; 8.123      ;
; -6.770 ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 7.687      ;
; -6.767 ; fifo_buffer:pixel_fifo|memory~196       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 8.605      ;
; -6.764 ; fifo_buffer:pixel_fifo|memory~416       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.411      ; 8.100      ;
; -6.763 ; fifo_buffer:pixel_fifo|memory~735       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.900      ; 8.588      ;
; -6.760 ; fifo_buffer:pixel_fifo|memory~1144      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.903      ; 8.588      ;
; -6.760 ; fifo_buffer:pixel_fifo|memory~1020      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.898      ; 8.583      ;
+--------+-----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.044 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 12.479     ;
; -4.983 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.862     ;
; -4.947 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.826     ;
; -4.940 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.819     ;
; -4.933 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 12.368     ;
; -4.903 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.786     ;
; -4.853 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.736     ;
; -4.839 ; vga_display_controller:vga_ctrl|v_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.775      ;
; -4.817 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.696     ;
; -4.781 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.660     ;
; -4.773 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.652     ;
; -4.747 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.630     ;
; -4.711 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.594     ;
; -4.685 ; vga_display_controller:vga_ctrl|v_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.621      ;
; -4.607 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.486     ;
; -4.567 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.450     ;
; -4.537 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.420     ;
; -4.536 ; vga_display_controller:vga_ctrl|v_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 2.471      ;
; -4.534 ; vga_display_controller:vga_ctrl|h_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 2.468      ;
; -4.517 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.400     ;
; -4.503 ; vga_display_controller:vga_ctrl|h_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 2.438      ;
; -4.486 ; vga_display_controller:vga_ctrl|v_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.422      ;
; -4.465 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.384     ;
; -4.464 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.454      ; 12.435     ;
; -4.455 ; vga_display_controller:vga_ctrl|h_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 2.390      ;
; -4.428 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 11.885     ;
; -4.411 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.294     ;
; -4.388 ; vga_display_controller:vga_ctrl|h_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 2.323      ;
; -4.384 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.303     ;
; -4.384 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.819     ;
; -4.375 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.258     ;
; -4.372 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.807     ;
; -4.349 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 11.792     ;
; -4.348 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.783     ;
; -4.339 ; vga_display_controller:vga_ctrl|v_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.275      ;
; -4.325 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.208     ;
; -4.304 ; vga_display_controller:vga_ctrl|h_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 2.239      ;
; -4.301 ; vga_display_controller:vga_ctrl|h_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 2.235      ;
; -4.298 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.454      ; 12.269     ;
; -4.297 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.216     ;
; -4.280 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 11.722     ;
; -4.275 ; vga_display_controller:vga_ctrl|h_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 2.209      ;
; -4.271 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.706     ;
; -4.265 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.148     ;
; -4.239 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.158     ;
; -4.232 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.115     ;
; -4.232 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.115     ;
; -4.212 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.362      ; 12.091     ;
; -4.210 ; vga_display_controller:vga_ctrl|v_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.146      ;
; -4.208 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 11.651     ;
; -4.206 ; vga_display_controller:vga_ctrl|v_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 2.142      ;
; -4.201 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.366      ; 12.084     ;
; -4.198 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.642     ;
; -4.198 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.642     ;
; -4.198 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.642     ;
; -4.182 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~351                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.606     ;
; -4.182 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~352                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.606     ;
; -4.182 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~353                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.606     ;
; -4.174 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.609     ;
; -4.163 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.598     ;
; -4.160 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.595     ;
; -4.156 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.075     ;
; -4.143 ; vga_display_controller:vga_ctrl|h_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 2.077      ;
; -4.140 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~207                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.564     ;
; -4.140 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~208                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.564     ;
; -4.140 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~209                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.564     ;
; -4.131 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 11.574     ;
; -4.110 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.545     ;
; -4.108 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.402      ; 12.027     ;
; -4.097 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 11.532     ;
; -4.091 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1143                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 11.514     ;
; -4.091 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1144                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 11.514     ;
; -4.091 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1145                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 11.514     ;
; -4.082 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.526     ;
; -4.082 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.526     ;
; -4.082 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.526     ;
; -4.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~501                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 11.526     ;
; -4.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~502                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 11.526     ;
; -4.078 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~503                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.069     ; 11.526     ;
; -4.077 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~999                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.499     ;
; -4.077 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1000                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.499     ;
; -4.077 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1001                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.499     ;
; -4.073 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.454      ; 12.044     ;
; -4.066 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~351                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.490     ;
; -4.066 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~352                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.490     ;
; -4.066 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~353                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 11.490     ;
; -4.063 ; vga_display_controller:vga_ctrl|v_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 1.997      ;
; -4.058 ; vga_display_controller:vga_ctrl|h_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.021     ; 1.992      ;
; -4.055 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~507                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.098     ; 11.474     ;
; -4.055 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~508                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.098     ; 11.474     ;
; -4.055 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~509                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.098     ; 11.474     ;
; -4.054 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~303                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.476     ;
; -4.054 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~304                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.476     ;
; -4.054 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~305                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 11.476     ;
; -4.050 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~825                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 11.478     ;
; -4.050 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~826                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 11.478     ;
; -4.050 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~827                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 11.478     ;
; -4.048 ; vga_display_controller:vga_ctrl|v_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.019     ; 1.984      ;
; -4.046 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~879                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 11.483     ;
; -4.046 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~880                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 11.483     ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                           ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.911 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.793      ; 3.456      ;
; -0.368 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.793      ; 3.413      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.430 ; vga_frame_reader:frame_reader|pixels_read_reg[12]         ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; vga_frame_reader:frame_reader|pixels_read_reg[10]         ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; vga_frame_reader:frame_reader|pixels_read_reg[2]          ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[17]         ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[16]         ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[15]         ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[14]         ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[13]         ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[11]         ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.434 ; vga_frame_reader:frame_reader|pixels_read_reg[1]          ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_read_reg[0]          ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_read_reg[4]          ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP          ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[9]          ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[8]          ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[7]          ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[6]          ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[5]          ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[3]          ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|tx_enable_reg                 ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|addr_reg[7]                   ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|addr_reg[10]                  ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|init_done_reg                 ; sdram_controller:sdram_ctrl|init_done_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.READING               ; vga_frame_reader:frame_reader|state.READING                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.WAIT_READY            ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.IDLE                  ; vga_frame_reader:frame_reader|state.IDLE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME       ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|sdram_ready_latched         ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_DISPLAYING                                  ; sys_state.SYS_DISPLAYING                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_LOADING                                     ; sys_state.SYS_LOADING                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_WAIT_INIT                                   ; sys_state.SYS_WAIT_INIT                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.LOADING                     ; image_loader:img_loader|state.LOADING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.IDLE                        ; image_loader:img_loader|state.IDLE                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.COMPLETE                    ; image_loader:img_loader|state.COMPLETE                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|start_loading_latched             ; image_loader:img_loader|start_loading_latched                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_was_pressed                                        ; button_was_pressed                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; vga_frame_reader:frame_reader|frame_start_sync1           ; vga_frame_reader:frame_reader|frame_start_sync2                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.493 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]              ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH         ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE               ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.671 ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE       ; sdram_controller:sdram_ctrl|command_reg[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.679 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.991      ;
; 0.680 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.992      ;
; 0.680 ; image_loader:img_loader|pixel_addr_reg[8]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.414      ;
; 0.686 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.980      ;
; 0.689 ; image_loader:img_loader|pixel_addr_reg[0]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.425      ;
; 0.699 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP             ; sdram_controller:sdram_ctrl|old_state_reg.ST_POWER_UP                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.704 ; sdram_controller:sdram_ctrl|cols_written_reg[2]           ; sdram_controller:sdram_ctrl|addr_reg[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.704 ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]              ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.709 ; sdram_controller:sdram_ctrl|cols_written_reg[5]           ; sdram_controller:sdram_ctrl|addr_reg[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.715 ; start_sync2                                               ; start_sync3                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.723 ; image_loader:img_loader|pixel_addr_reg[5]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.459      ;
; 0.724 ; image_loader:img_loader|pixel_addr_reg[7]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.460      ;
; 0.733 ; sdram_controller:sdram_ctrl|cols_written_reg[4]           ; sdram_controller:sdram_ctrl|addr_reg[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.742 ; timeout_counter[11]                                       ; timeout_counter[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; timeout_counter[9]                                        ; timeout_counter[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; timeout_counter[15]                                       ; timeout_counter[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; timeout_counter[7]                                        ; timeout_counter[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; timeout_counter[13]                                       ; timeout_counter[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; timeout_counter[1]                                        ; timeout_counter[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; timeout_counter[17]                                       ; timeout_counter[17]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; timeout_counter[10]                                       ; timeout_counter[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; timeout_counter[5]                                        ; timeout_counter[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; timeout_counter[14]                                       ; timeout_counter[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[12]                                       ; timeout_counter[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[8]                                        ; timeout_counter[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[3]                                        ; timeout_counter[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]          ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[23]                                       ; timeout_counter[23]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[21]                                       ; timeout_counter[21]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[19]                                       ; timeout_counter[19]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[18]                                       ; timeout_counter[18]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[16]                                       ; timeout_counter[16]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[2]                                        ; timeout_counter[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; timeout_counter[4]                                        ; timeout_counter[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; timeout_counter[20]                                       ; timeout_counter[20]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.753 ; sdram_controller:sdram_ctrl|cols_written_reg[3]           ; sdram_controller:sdram_ctrl|cols_written_reg[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.757 ; image_loader:img_loader|pixel_addr_reg[17]                ; image_loader:img_loader|pixel_addr_reg[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sdram_controller:sdram_ctrl|cols_written_reg[6]           ; sdram_controller:sdram_ctrl|cols_written_reg[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.052      ;
; 0.758 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.052      ;
; 0.761 ; sdram_controller:sdram_ctrl|delay_count_reg[3]            ; sdram_controller:sdram_ctrl|delay_count_reg[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; image_loader:img_loader|pixel_addr_reg[10]                ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.495      ;
; 0.762 ; sdram_controller:sdram_ctrl|delay_count_reg[13]           ; sdram_controller:sdram_ctrl|delay_count_reg[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|delay_count_reg[11]           ; sdram_controller:sdram_ctrl|delay_count_reg[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|delay_count_reg[1]            ; sdram_controller:sdram_ctrl|delay_count_reg[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|delay_count_reg[5]            ; sdram_controller:sdram_ctrl|delay_count_reg[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sdram_controller:sdram_ctrl|rows_read_reg[5]              ; sdram_controller:sdram_ctrl|rows_read_reg[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; image_loader:img_loader|pixel_addr_reg[9]                 ; image_loader:img_loader|pixel_addr_reg[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sdram_controller:sdram_ctrl|delay_count_reg[15]           ; sdram_controller:sdram_ctrl|delay_count_reg[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sdram_controller:sdram_ctrl|rows_read_reg[3]              ; sdram_controller:sdram_ctrl|rows_read_reg[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; image_loader:img_loader|pixel_addr_reg[3]                 ; image_loader:img_loader|pixel_addr_reg[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sdram_controller:sdram_ctrl|delay_count_reg[9]            ; sdram_controller:sdram_ctrl|delay_count_reg[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_controller:sdram_ctrl|delay_count_reg[7]            ; sdram_controller:sdram_ctrl|delay_count_reg[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div'                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.992      ;
; 0.751 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.045      ;
; 0.752 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.047      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.062      ;
; 0.770 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.064      ;
; 0.772 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.066      ;
; 0.958 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.251      ;
; 0.962 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.255      ;
; 0.973 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.266      ;
; 0.974 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.267      ;
; 1.106 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.400      ;
; 1.109 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.408      ;
; 1.117 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.123 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div      ; clk_div     ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.427      ;
; 1.142 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.436      ;
; 1.143 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.436      ;
; 1.155 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.449      ;
; 1.163 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.456      ;
; 1.178 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.471      ;
; 1.208 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.501      ;
; 1.212 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.505      ;
; 1.214 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.508      ;
; 1.228 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.522      ;
; 1.237 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.531      ;
; 1.246 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.541      ;
; 1.258 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.551      ;
; 1.263 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.556      ;
; 1.263 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.558      ;
; 1.269 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.562      ;
; 1.272 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div      ; clk_div     ; 0.000        ; 0.088      ; 1.573      ;
; 1.273 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.567      ;
; 1.283 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.576      ;
; 1.288 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.581      ;
; 1.298 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.594      ;
; 1.300 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.596      ;
; 1.301 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.597      ;
; 1.306 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.599      ;
; 1.317 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.610      ;
; 1.320 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.613      ;
; 1.323 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.616      ;
; 1.326 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.622      ;
; 1.328 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.624      ;
; 1.329 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.084      ; 1.625      ;
; 1.334 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.628      ;
; 1.343 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.636      ;
; 1.344 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.637      ;
; 1.378 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.673      ;
; 1.385 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.679      ;
; 1.386 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.680      ;
; 1.389 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.682      ;
; 1.394 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.688      ;
; 1.395 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.689      ;
; 1.398 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.691      ;
; 1.399 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.692      ;
; 1.405 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.698      ;
; 1.414 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.707      ;
; 1.418 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.712      ;
; 1.419 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.713      ;
; 1.419 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.713      ;
; 1.420 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.713      ;
; 1.453 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.747      ;
; 1.457 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.750      ;
; 1.458 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.752      ;
; 1.468 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.761      ;
; 1.474 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.768      ;
; 1.483 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.776      ;
; 1.506 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.799      ;
; 1.517 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.811      ;
; 1.517 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.810      ;
; 1.518 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.811      ;
; 1.519 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.813      ;
; 1.526 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.819      ;
; 1.527 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.820      ;
; 1.529 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.822      ;
; 1.538 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.831      ;
; 1.548 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.841      ;
; 1.552 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.845      ;
; 1.559 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.852      ;
; 1.562 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.855      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.703 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.859      ; 3.065      ;
; 1.282 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.859      ; 3.144      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.437 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.461     ; 3.931      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -6.414 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.468     ; 3.901      ;
; -5.963 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 3.945      ;
; -5.963 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 3.945      ;
; -5.963 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.973     ; 3.945      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.930 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.865      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.024     ; 3.817      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.812      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.020     ; 3.812      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.400  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 5.035      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.423  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.089     ; 5.005      ;
; 2.874  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 5.049      ;
; 2.874  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 5.049      ;
; 2.874  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 5.049      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.907  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.969      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.951  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.355      ; 4.921      ;
; 2.960  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.916      ;
; 2.960  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.359      ; 4.916      ;
; 3.224  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.191      ;
; 3.224  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.191      ;
; 3.224  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.191      ;
; 3.224  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.191      ;
; 3.224  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.191      ;
; 3.224  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.211      ;
; 3.225  ; reset_sync_133 ; sys_state.SYS_ERROR                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sys_state.SYS_LOADING                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; button_was_pressed                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; start_sync3                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; start_sync2                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
; 3.225  ; reset_sync_133 ; timeout_counter[20]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.101     ; 4.191      ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_div'                                                                                                                                              ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.207 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 5.049      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.196 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 5.035      ;
; -3.173 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.907      ; 5.005      ;
; -3.173 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.907      ; 5.005      ;
; -3.173 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.907      ; 5.005      ;
; -3.131 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 4.969      ;
; -3.131 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 4.969      ;
; -3.131 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 4.969      ;
; -3.131 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 4.969      ;
; -3.131 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 4.969      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.081 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.915      ; 4.921      ;
; -3.077 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 4.916      ;
; -3.077 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 4.916      ;
; -3.077 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.914      ; 4.916      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.022 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.945      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -3.011 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.931      ;
; -2.988 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.088     ; 3.901      ;
; -2.988 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.088     ; 3.901      ;
; -2.988 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.088     ; 3.901      ;
; -2.946 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.865      ;
; -2.946 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.865      ;
; -2.946 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.865      ;
; -2.946 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.865      ;
; -2.946 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.865      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.817      ;
; -2.892 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.812      ;
; -2.892 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.812      ;
; -2.892 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.812      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.431 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.354      ;
; -1.428 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.351      ;
; -1.428 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.351      ;
; -1.428 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 2.351      ;
; -1.169 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.091      ;
; -1.169 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.091      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
; -1.133 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.055      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_div'                                                                                                                                              ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.577 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.083      ; 1.872      ;
; 1.629 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.925      ;
; 1.629 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 1.925      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.815 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 2.112      ;
; 1.834 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.577      ;
; 1.834 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.577      ;
; 1.834 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.577      ;
; 1.836 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 2.132      ;
; 1.836 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 2.132      ;
; 1.836 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 2.132      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.854 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.462      ; 4.598      ;
; 1.887 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.460      ; 4.629      ;
; 1.887 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.460      ; 4.629      ;
; 1.887 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.460      ; 4.629      ;
; 1.887 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.460      ; 4.629      ;
; 1.887 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.460      ; 4.629      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.666      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.666      ;
; 1.930 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.666      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.461      ; 4.677      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 1.941 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.464      ; 4.687      ;
; 3.101 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.394      ;
; 3.101 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.394      ;
; 3.101 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.394      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.121 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.415      ;
; 3.154 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.446      ;
; 3.154 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.446      ;
; 3.154 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.446      ;
; 3.154 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.446      ;
; 3.154 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.446      ;
; 3.197 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.483      ;
; 3.197 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.483      ;
; 3.197 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.483      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.201 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.494      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
; 3.208 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.084      ; 3.504      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.040 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.633      ; 3.885      ;
; 3.040 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.633      ; 3.885      ;
; 3.040 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.633      ; 3.885      ;
; 3.077 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 3.861      ;
; 3.077 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 3.861      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.095 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 3.886      ;
; 3.116 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.872      ;
; 3.116 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.872      ;
; 3.120 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 3.869      ;
; 3.565 ; reset_sync_133 ; start_sync1                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.855      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.574 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.861      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.885      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.885      ;
; 3.575 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.575 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_enable_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.870      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.851      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.855      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.855      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.855      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.851      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_NOP                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.848      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.847      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.848      ;
; 3.577 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_POWER_UP     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.848      ;
; 3.577 ; reset_sync_133 ; timeout_counter[11]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[10]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[9]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[8]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[7]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[6]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[5]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[4]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[3]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[2]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[0]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; timeout_counter[1]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.852      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[3]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[4]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[5]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[6]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[7]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.577 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[8]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.843      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.856      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.856      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.852      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.856      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_READ         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.867      ;
; 3.578 ; reset_sync_133 ; image_loader:img_loader|state.LOADING                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.845      ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 85.17 MHz  ; 85.17 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 101.52 MHz ; 101.52 MHz      ; clk_div                                              ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -8.850 ; -225.202      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.326 ; -4097.016     ;
; clk_50MHz                                            ; -0.807 ; -0.807        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.380 ; 0.000         ;
; clk_50MHz                                            ; 0.642 ; 0.000         ;
; clk_div                                              ; 0.647 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.864 ; -217.785      ;
; clk_div                                              ; -3.145 ; -143.780      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.405 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.691 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -98.142       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.750  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -8.850 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.751      ;
; -8.794 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.695      ;
; -8.720 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.621      ;
; -8.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.440      ;
; -8.488 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.389      ;
; -8.426 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.338      ;
; -8.421 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.350      ;
; -8.328 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.240      ;
; -8.322 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.251      ;
; -8.309 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.221      ;
; -8.301 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.230      ;
; -8.289 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.201      ;
; -8.256 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 9.157      ;
; -8.236 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.148      ;
; -8.167 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.096      ;
; -8.113 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.042      ;
; -8.090 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 9.019      ;
; -8.043 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 8.944      ;
; -8.030 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 8.931      ;
; -8.016 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 8.928      ;
; -7.979 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 8.891      ;
; -7.885 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 8.814      ;
; -7.601 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.101     ; 8.502      ;
; -7.592 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 8.521      ;
; -7.446 ; fifo_buffer:pixel_fifo|memory~208      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.615      ; 8.987      ;
; -7.415 ; fifo_buffer:pixel_fifo|memory~790      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 8.976      ;
; -7.377 ; fifo_buffer:pixel_fifo|memory~784      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.598      ; 8.901      ;
; -7.375 ; fifo_buffer:pixel_fifo|memory~799      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.607      ; 8.908      ;
; -7.343 ; fifo_buffer:pixel_fifo|memory~19       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.601      ; 8.870      ;
; -7.219 ; fifo_buffer:pixel_fifo|memory~1460     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 8.772      ;
; -7.174 ; fifo_buffer:pixel_fifo|memory~115      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.623      ; 8.723      ;
; -7.170 ; fifo_buffer:pixel_fifo|memory~640      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.602      ; 8.698      ;
; -7.167 ; fifo_buffer:pixel_fifo|memory~836      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.643      ; 8.736      ;
; -7.123 ; fifo_buffer:pixel_fifo|memory~459      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.611      ; 8.660      ;
; -7.069 ; fifo_buffer:pixel_fifo|memory~793      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.607      ; 8.602      ;
; -7.015 ; fifo_buffer:pixel_fifo|memory~1076     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.648      ; 8.589      ;
; -7.013 ; fifo_buffer:pixel_fifo|memory~402      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 8.558      ;
; -7.000 ; fifo_buffer:pixel_fifo|memory~503      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.622      ; 8.548      ;
; -6.981 ; fifo_buffer:pixel_fifo|memory~1183     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.608      ; 8.515      ;
; -6.976 ; fifo_buffer:pixel_fifo|memory~592      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.594      ; 8.496      ;
; -6.956 ; fifo_buffer:pixel_fifo|memory~702      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.645      ; 8.527      ;
; -6.956 ; fifo_buffer:pixel_fifo|memory~507      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 8.517      ;
; -6.933 ; fifo_buffer:pixel_fifo|memory~732      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.622      ; 8.481      ;
; -6.897 ; fifo_buffer:pixel_fifo|memory~600      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.609      ; 8.432      ;
; -6.866 ; fifo_buffer:pixel_fifo|memory~891      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.605      ; 8.397      ;
; -6.858 ; fifo_buffer:pixel_fifo|memory~559      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.169      ; 7.953      ;
; -6.856 ; fifo_buffer:pixel_fifo|memory~139      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.590      ; 8.372      ;
; -6.843 ; fifo_buffer:pixel_fifo|memory~1276     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.588      ; 8.357      ;
; -6.841 ; fifo_buffer:pixel_fifo|memory~1471     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.613      ; 8.380      ;
; -6.833 ; fifo_buffer:pixel_fifo|memory~1177     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.611      ; 8.370      ;
; -6.828 ; fifo_buffer:pixel_fifo|memory~465      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.597      ; 8.351      ;
; -6.826 ; fifo_buffer:pixel_fifo|memory~76       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.152      ; 7.904      ;
; -6.825 ; fifo_buffer:pixel_fifo|memory~506      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.633      ; 8.384      ;
; -6.823 ; fifo_buffer:pixel_fifo|memory~67       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.601      ; 8.350      ;
; -6.821 ; fifo_buffer:pixel_fifo|memory~1169     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.645      ; 8.392      ;
; -6.816 ; fifo_buffer:pixel_fifo|memory~464      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.640      ; 8.382      ;
; -6.793 ; fifo_buffer:pixel_fifo|memory~1016     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.655      ; 8.374      ;
; -6.791 ; fifo_buffer:pixel_fifo|memory~781      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.597      ; 8.314      ;
; -6.787 ; fifo_buffer:pixel_fifo|memory~510      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.622      ; 8.335      ;
; -6.780 ; fifo_buffer:pixel_fifo|memory~1032     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.622      ; 8.328      ;
; -6.769 ; fifo_buffer:pixel_fifo|memory~312      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.613      ; 8.308      ;
; -6.763 ; fifo_buffer:pixel_fifo|memory~982      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.589      ; 8.278      ;
; -6.758 ; fifo_buffer:pixel_fifo|memory~696      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 8.300      ;
; -6.743 ; fifo_buffer:pixel_fifo|memory~523      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.617      ; 8.286      ;
; -6.740 ; fifo_buffer:pixel_fifo|memory~497      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.213      ; 7.879      ;
; -6.737 ; fifo_buffer:pixel_fifo|memory~1268     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.166      ; 7.829      ;
; -6.736 ; fifo_buffer:pixel_fifo|memory~514      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.171      ; 7.833      ;
; -6.722 ; fifo_buffer:pixel_fifo|memory~1293     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.637      ; 8.285      ;
; -6.712 ; fifo_buffer:pixel_fifo|memory~534      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.193      ; 7.831      ;
; -6.709 ; fifo_buffer:pixel_fifo|memory~292      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.618      ; 8.253      ;
; -6.709 ; fifo_buffer:pixel_fifo|memory~1079     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.617      ; 8.252      ;
; -6.709 ; fifo_buffer:pixel_fifo|memory~297      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.631      ; 8.266      ;
; -6.709 ; fifo_buffer:pixel_fifo|memory~909      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.630      ; 8.265      ;
; -6.703 ; fifo_buffer:pixel_fifo|memory~271      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.074      ; 7.703      ;
; -6.701 ; fifo_buffer:pixel_fifo|memory~317      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.153      ; 7.780      ;
; -6.700 ; fifo_buffer:pixel_fifo|memory~512      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.639      ; 8.265      ;
; -6.700 ; fifo_buffer:pixel_fifo|memory~256      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.614      ; 8.240      ;
; -6.700 ; fifo_buffer:pixel_fifo|memory~1181     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.645      ; 8.271      ;
; -6.699 ; fifo_buffer:pixel_fifo|memory~735      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.613      ; 8.238      ;
; -6.695 ; fifo_buffer:pixel_fifo|memory~462      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.623      ; 8.244      ;
; -6.690 ; fifo_buffer:pixel_fifo|memory~64       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.609      ; 8.225      ;
; -6.688 ; fifo_buffer:pixel_fifo|memory~1277     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 8.230      ;
; -6.683 ; fifo_buffer:pixel_fifo|memory~447      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.131      ; 7.740      ;
; -6.680 ; fifo_buffer:pixel_fifo|memory~1144     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.612      ; 8.218      ;
; -6.679 ; fifo_buffer:pixel_fifo|memory~851      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.190      ; 7.795      ;
; -6.672 ; fifo_buffer:pixel_fifo|memory~478      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.159      ; 7.757      ;
; -6.669 ; fifo_buffer:pixel_fifo|memory~175      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.168      ; 7.763      ;
; -6.666 ; fifo_buffer:pixel_fifo|memory~416      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.148      ; 7.740      ;
; -6.664 ; fifo_buffer:pixel_fifo|memory~316      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.125      ; 7.715      ;
; -6.662 ; fifo_buffer:pixel_fifo|memory~1160     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.165      ; 7.753      ;
; -6.660 ; fifo_buffer:pixel_fifo|memory~603      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.610      ; 8.196      ;
; -6.659 ; fifo_buffer:pixel_fifo|memory~1001     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.644      ; 8.229      ;
; -6.657 ; fifo_buffer:pixel_fifo|memory~295      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.623      ; 8.206      ;
; -6.653 ; fifo_buffer:pixel_fifo|memory~196      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 8.204      ;
; -6.652 ; fifo_buffer:pixel_fifo|memory~963      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.155      ; 7.733      ;
; -6.651 ; fifo_buffer:pixel_fifo|memory~315      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.136      ; 7.713      ;
; -6.650 ; fifo_buffer:pixel_fifo|memory~772      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.108      ; 7.684      ;
; -6.642 ; fifo_buffer:pixel_fifo|memory~304      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.614      ; 8.182      ;
; -6.642 ; fifo_buffer:pixel_fifo|memory~487      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 8.187      ;
; -6.640 ; fifo_buffer:pixel_fifo|memory~738      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.125      ; 7.691      ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.326 ; vga_display_controller:vga_ctrl|v_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.585      ;
; -4.225 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.670     ;
; -4.195 ; vga_display_controller:vga_ctrl|v_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.454      ;
; -4.154 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 12.012     ;
; -4.148 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 12.006     ;
; -4.098 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.956     ;
; -4.087 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.532     ;
; -4.065 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.928     ;
; -4.051 ; vga_display_controller:vga_ctrl|v_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.310      ;
; -4.046 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.909     ;
; -4.028 ; vga_display_controller:vga_ctrl|v_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.287      ;
; -4.025 ; vga_display_controller:vga_ctrl|h_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.283      ;
; -4.014 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.872     ;
; -4.008 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.866     ;
; -3.998 ; vga_display_controller:vga_ctrl|h_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.256      ;
; -3.957 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.815     ;
; -3.950 ; vga_display_controller:vga_ctrl|h_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.208      ;
; -3.931 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.794     ;
; -3.925 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.788     ;
; -3.914 ; vga_display_controller:vga_ctrl|h_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.173      ;
; -3.890 ; vga_display_controller:vga_ctrl|v_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.149      ;
; -3.840 ; vga_display_controller:vga_ctrl|h_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.098      ;
; -3.817 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.675     ;
; -3.802 ; vga_display_controller:vga_ctrl|h_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.060      ;
; -3.794 ; vga_display_controller:vga_ctrl|h_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 2.052      ;
; -3.755 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.618     ;
; -3.746 ; vga_display_controller:vga_ctrl|v_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.005      ;
; -3.743 ; vga_display_controller:vga_ctrl|v_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 2.002      ;
; -3.736 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.599     ;
; -3.734 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.597     ;
; -3.715 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 11.179     ;
; -3.694 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.431      ; 11.643     ;
; -3.668 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.569     ;
; -3.653 ; vga_display_controller:vga_ctrl|h_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 1.911      ;
; -3.621 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.484     ;
; -3.617 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 11.062     ;
; -3.615 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.478     ;
; -3.615 ; vga_display_controller:vga_ctrl|v_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 1.873      ;
; -3.612 ; vga_display_controller:vga_ctrl|v_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 1.871      ;
; -3.604 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 11.059     ;
; -3.601 ; vga_display_controller:vga_ctrl|h_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 1.859      ;
; -3.569 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.432     ;
; -3.554 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.999     ;
; -3.550 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.431      ; 11.499     ;
; -3.548 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.993     ;
; -3.522 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.385     ;
; -3.492 ; vga_display_controller:vga_ctrl|h_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 1.750      ;
; -3.488 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.351     ;
; -3.487 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.345     ;
; -3.486 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.349     ;
; -3.479 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.924     ;
; -3.478 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 10.933     ;
; -3.467 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.368     ;
; -3.460 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.916     ;
; -3.460 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.916     ;
; -3.460 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.916     ;
; -3.424 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.345      ; 11.287     ;
; -3.422 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.323     ;
; -3.414 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.065     ; 10.867     ;
; -3.406 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~351                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.842     ;
; -3.406 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~352                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.842     ;
; -3.406 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~353                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.842     ;
; -3.394 ; vga_display_controller:vga_ctrl|v_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.697     ; 1.653      ;
; -3.382 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.827     ;
; -3.378 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.431      ; 11.327     ;
; -3.362 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~207                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.798     ;
; -3.362 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~208                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.798     ;
; -3.362 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~209                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 10.798     ;
; -3.357 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.802     ;
; -3.347 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.340      ; 11.205     ;
; -3.342 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.243     ;
; -3.339 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1143                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 10.778     ;
; -3.339 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1144                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 10.778     ;
; -3.339 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1145                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.079     ; 10.778     ;
; -3.335 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.791     ;
; -3.335 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.791     ;
; -3.335 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.791     ;
; -3.334 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.779     ;
; -3.326 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.227     ;
; -3.316 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.772     ;
; -3.316 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.772     ;
; -3.316 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.772     ;
; -3.315 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.760     ;
; -3.313 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~501                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.769     ;
; -3.313 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~502                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.769     ;
; -3.313 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~503                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 10.769     ;
; -3.306 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~999                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 10.741     ;
; -3.306 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1000                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 10.741     ;
; -3.306 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1001                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 10.741     ;
; -3.305 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 10.769     ;
; -3.300 ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.383      ; 11.201     ;
; -3.292 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~879                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.742     ;
; -3.292 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~880                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.742     ;
; -3.292 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~881                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.068     ; 10.742     ;
; -3.290 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~303                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 10.727     ;
; -3.290 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~304                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 10.727     ;
; -3.290 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~305                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 10.727     ;
; -3.288 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 10.733     ;
; -3.287 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~825                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.725     ;
; -3.287 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~826                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 10.725     ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.807 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.676      ; 3.215      ;
; -0.250 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.676      ; 3.158      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.380 ; vga_frame_reader:frame_reader|pixels_read_reg[12]         ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; vga_frame_reader:frame_reader|pixels_read_reg[10]         ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; vga_frame_reader:frame_reader|pixels_read_reg[2]          ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[17]         ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[16]         ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[15]         ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[14]         ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[13]         ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[11]         ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[1]          ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[0]          ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[9]          ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[4]          ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|tx_enable_reg                 ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|addr_reg[7]                   ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|addr_reg[10]                  ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|init_done_reg                 ; sdram_controller:sdram_ctrl|init_done_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP          ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[8]          ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[7]          ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[6]          ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[5]          ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|pixels_read_reg[3]          ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.READING               ; vga_frame_reader:frame_reader|state.READING                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_READY            ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.IDLE                  ; vga_frame_reader:frame_reader|state.IDLE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME       ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|sdram_ready_latched         ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sys_state.SYS_LOADING                                     ; sys_state.SYS_LOADING                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sys_state.SYS_WAIT_INIT                                   ; sys_state.SYS_WAIT_INIT                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_was_pressed                                        ; button_was_pressed                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sys_state.SYS_DISPLAYING                                  ; sys_state.SYS_DISPLAYING                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.LOADING                     ; image_loader:img_loader|state.LOADING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.IDLE                        ; image_loader:img_loader|state.IDLE                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|state.COMPLETE                    ; image_loader:img_loader|state.COMPLETE                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; image_loader:img_loader|start_loading_latched             ; image_loader:img_loader|start_loading_latched                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.453 ; vga_frame_reader:frame_reader|frame_start_sync1           ; vga_frame_reader:frame_reader|frame_start_sync2                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.456 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.469 ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH         ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE               ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]              ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.622 ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE       ; sdram_controller:sdram_ctrl|command_reg[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.624 ; sdram_controller:sdram_ctrl|cols_written_reg[2]           ; sdram_controller:sdram_ctrl|addr_reg[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.624 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.913      ;
; 0.628 ; sdram_controller:sdram_ctrl|cols_written_reg[5]           ; sdram_controller:sdram_ctrl|addr_reg[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.913      ;
; 0.631 ; image_loader:img_loader|pixel_addr_reg[8]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.289      ;
; 0.638 ; image_loader:img_loader|pixel_addr_reg[0]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.294      ;
; 0.646 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP             ; sdram_controller:sdram_ctrl|old_state_reg.ST_POWER_UP                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sdram_controller:sdram_ctrl|cols_written_reg[4]           ; sdram_controller:sdram_ctrl|addr_reg[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.652 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]              ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.658 ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.662 ; start_sync2                                               ; start_sync3                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.666 ; image_loader:img_loader|pixel_addr_reg[7]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.322      ;
; 0.667 ; image_loader:img_loader|pixel_addr_reg[5]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.323      ;
; 0.691 ; timeout_counter[17]                                       ; timeout_counter[17]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; timeout_counter[15]                                       ; timeout_counter[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; timeout_counter[11]                                       ; timeout_counter[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; timeout_counter[9]                                        ; timeout_counter[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; timeout_counter[7]                                        ; timeout_counter[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; timeout_counter[13]                                       ; timeout_counter[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; timeout_counter[23]                                       ; timeout_counter[23]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; timeout_counter[12]                                       ; timeout_counter[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; timeout_counter[2]                                        ; timeout_counter[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; timeout_counter[1]                                        ; timeout_counter[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; timeout_counter[18]                                       ; timeout_counter[18]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timeout_counter[5]                                        ; timeout_counter[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]          ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[21]                                       ; timeout_counter[21]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timeout_counter[19]                                       ; timeout_counter[19]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timeout_counter[14]                                       ; timeout_counter[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; timeout_counter[10]                                       ; timeout_counter[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[8]                                        ; timeout_counter[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[3]                                        ; timeout_counter[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; timeout_counter[16]                                       ; timeout_counter[16]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; timeout_counter[4]                                        ; timeout_counter[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; timeout_counter[20]                                       ; timeout_counter[20]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.702 ; image_loader:img_loader|pixel_addr_reg[10]                ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.358      ;
; 0.702 ; sdram_controller:sdram_ctrl|cols_written_reg[3]           ; sdram_controller:sdram_ctrl|cols_written_reg[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.705 ; image_loader:img_loader|pixel_addr_reg[4]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.361      ;
; 0.706 ; sdram_controller:sdram_ctrl|delay_count_reg[13]           ; sdram_controller:sdram_ctrl|delay_count_reg[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|delay_count_reg[3]            ; sdram_controller:sdram_ctrl|delay_count_reg[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sdram_controller:sdram_ctrl|delay_count_reg[5]            ; sdram_controller:sdram_ctrl|delay_count_reg[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; image_loader:img_loader|pixel_addr_reg[17]                ; image_loader:img_loader|pixel_addr_reg[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sdram_controller:sdram_ctrl|delay_count_reg[11]           ; sdram_controller:sdram_ctrl|delay_count_reg[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|delay_count_reg[1]            ; sdram_controller:sdram_ctrl|delay_count_reg[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|rows_read_reg[5]              ; sdram_controller:sdram_ctrl|rows_read_reg[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_controller:sdram_ctrl|cols_written_reg[6]           ; sdram_controller:sdram_ctrl|cols_written_reg[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|delay_count_reg[15]           ; sdram_controller:sdram_ctrl|delay_count_reg[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|delay_count_reg[6]            ; sdram_controller:sdram_ctrl|delay_count_reg[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sdram_controller:sdram_ctrl|rows_read_reg[4]              ; sdram_controller:sdram_ctrl|rows_read_reg[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; image_loader:img_loader|pixel_addr_reg[9]                 ; image_loader:img_loader|pixel_addr_reg[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sdram_controller:sdram_ctrl|delay_count_reg[9]            ; sdram_controller:sdram_ctrl|delay_count_reg[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_controller:sdram_ctrl|delay_count_reg[7]            ; sdram_controller:sdram_ctrl|delay_count_reg[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_controller:sdram_ctrl|rows_read_reg[3]              ; sdram_controller:sdram_ctrl|rows_read_reg[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_controller:sdram_ctrl|rows_read_reg[10]             ; sdram_controller:sdram_ctrl|rows_read_reg[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; image_loader:img_loader|pixel_addr_reg[3]                 ; image_loader:img_loader|pixel_addr_reg[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.735      ; 2.842      ;
; 1.222 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.735      ; 2.922      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.647 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 0.913      ;
; 0.701 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.970      ;
; 0.708 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.978      ;
; 0.714 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.987      ;
; 0.870 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.137      ;
; 0.878 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.145      ;
; 0.880 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.147      ;
; 0.893 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.160      ;
; 1.016 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.283      ;
; 1.021 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.290      ;
; 1.026 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.294      ;
; 1.029 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.299      ;
; 1.036 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.312      ;
; 1.053 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.321      ;
; 1.070 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.337      ;
; 1.074 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.341      ;
; 1.081 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.348      ;
; 1.083 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.350      ;
; 1.099 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.366      ;
; 1.122 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.389      ;
; 1.124 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.391      ;
; 1.127 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.130 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.397      ;
; 1.145 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.412      ;
; 1.147 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.414      ;
; 1.150 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.421      ;
; 1.151 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div      ; clk_div     ; 0.000        ; 0.078      ; 1.424      ;
; 1.151 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.423      ;
; 1.153 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.424      ;
; 1.153 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.421      ;
; 1.158 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.425      ;
; 1.160 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.428      ;
; 1.161 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.428      ;
; 1.163 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.434      ;
; 1.169 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.436      ;
; 1.176 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.443      ;
; 1.182 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.449      ;
; 1.193 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.460      ;
; 1.194 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.465      ;
; 1.196 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.467      ;
; 1.197 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.076      ; 1.468      ;
; 1.225 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.492      ;
; 1.229 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.496      ;
; 1.247 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.514      ;
; 1.253 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.520      ;
; 1.255 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.522      ;
; 1.256 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.523      ;
; 1.260 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.527      ;
; 1.261 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.528      ;
; 1.265 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.532      ;
; 1.267 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.534      ;
; 1.269 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.536      ;
; 1.273 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.540      ;
; 1.275 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.542      ;
; 1.289 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.556      ;
; 1.290 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.557      ;
; 1.298 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.565      ;
; 1.305 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.572      ;
; 1.308 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.575      ;
; 1.309 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.576      ;
; 1.309 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.576      ;
; 1.311 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.578      ;
; 1.315 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.582      ;
; 1.325 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.592      ;
; 1.351 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.618      ;
; 1.359 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.626      ;
; 1.368 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.635      ;
; 1.369 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.636      ;
; 1.375 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.642      ;
; 1.376 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.642      ;
; 1.382 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.649      ;
; 1.382 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.649      ;
; 1.387 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.654      ;
; 1.388 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.655      ;
; 1.391 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.658      ;
; 1.397 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.663      ;
; 1.397 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.664      ;
; 1.406 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.673      ;
; 1.420 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.687      ;
; 1.420 ; vga_display_controller:vga_ctrl|v_count[3]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.686      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+----------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.864 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.109     ; 3.711      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.116     ; 3.670      ;
; -5.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.652     ; 3.723      ;
; -5.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.652     ; 3.723      ;
; -5.419 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.652     ; 3.723      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.404 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.662      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]         ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.356 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.703     ; 3.609      ;
; -5.341 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.599      ;
; -5.341 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]    ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.698     ; 3.599      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.759  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.686      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 2.793  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.645      ;
; 3.204  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.384      ; 4.698      ;
; 3.204  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.384      ; 4.698      ;
; 3.204  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.384      ; 4.698      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.219  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.637      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.267  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.333      ; 4.584      ;
; 3.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.574      ;
; 3.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.338      ; 4.574      ;
; 3.519  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 3.928      ;
; 3.520  ; reset_sync_133 ; sys_state.SYS_ERROR                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sys_state.SYS_LOADING                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; button_was_pressed                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; start_sync3                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; start_sync2                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[20]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[23]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[22]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[21]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[19]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
; 3.520  ; reset_sync_133 ; timeout_counter[18]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.090     ; 3.908      ;
+--------+----------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                               ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.145 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.627      ; 4.698      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.134 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.686      ;
; -3.100 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 4.645      ;
; -3.100 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 4.645      ;
; -3.100 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 4.645      ;
; -3.086 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.637      ;
; -3.086 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.637      ;
; -3.086 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.637      ;
; -3.086 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.637      ;
; -3.086 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.637      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.032 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 4.584      ;
; -3.023 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.574      ;
; -3.023 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.574      ;
; -3.023 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 4.574      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.791 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.070     ; 3.723      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.780 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.711      ;
; -2.746 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.670      ;
; -2.746 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.670      ;
; -2.746 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.078     ; 3.670      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.662      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.662      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.662      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.662      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.662      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.678 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.609      ;
; -2.669 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.599      ;
; -2.669 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.599      ;
; -2.669 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 3.599      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.289 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.225      ;
; -1.285 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.221      ;
; -1.285 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.221      ;
; -1.285 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.066     ; 2.221      ;
; -1.021 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.956      ;
; -1.021 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.956      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
; -0.985 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.067     ; 1.920      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_div'                                                                                                                                               ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.405 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.676      ;
; 1.455 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.726      ;
; 1.455 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.076      ; 1.726      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.615 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.887      ;
; 1.628 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.900      ;
; 1.628 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.900      ;
; 1.628 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.077      ; 1.900      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.200      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.200      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.200      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.844 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.110      ; 4.219      ;
; 1.871 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.245      ;
; 1.871 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.245      ;
; 1.871 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.245      ;
; 1.871 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.245      ;
; 1.871 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.245      ;
; 1.918 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.285      ;
; 1.918 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.285      ;
; 1.918 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.102      ; 4.285      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.924 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.109      ; 4.298      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 1.934 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.111      ; 4.310      ;
; 2.788 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.054      ;
; 2.788 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.054      ;
; 2.788 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.054      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.806 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.073      ;
; 2.833 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.099      ;
; 2.833 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.099      ;
; 2.833 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.099      ;
; 2.833 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.099      ;
; 2.833 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.099      ;
; 2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.139      ;
; 2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.139      ;
; 2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.064      ; 3.139      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.886 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.071      ; 3.152      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
; 2.896 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.164      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.691 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.592      ; 3.478      ;
; 2.691 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.592      ; 3.478      ;
; 2.691 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.592      ; 3.478      ;
; 2.728 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 3.456      ;
; 2.728 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 3.456      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.741 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 3.478      ;
; 2.765 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 3.467      ;
; 2.765 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 3.467      ;
; 2.772 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 3.464      ;
; 3.185 ; reset_sync_133 ; start_sync1                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.451      ;
; 3.193 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.193 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.193 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.193 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.193 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.193 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.465      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.194 ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.456      ;
; 3.196 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.478      ;
; 3.196 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.478      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[11]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.448      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.451      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.441      ;
; 3.197 ; reset_sync_133 ; timeout_counter[11]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[10]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[9]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[8]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; timeout_counter[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.449      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.197 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.450      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.451      ;
; 3.198 ; reset_sync_133 ; sys_state.SYS_DISPLAYING                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.441      ;
+-------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -3.744 ; -77.980       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.229 ; -18.085       ;
; clk_50MHz                                            ; -0.047 ; -0.047        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; clk_50MHz                                            ; 0.234 ; 0.000         ;
; clk_div                                              ; 0.267 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.994 ; -112.090      ;
; clk_div                                              ; -1.321 ; -51.261       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.629 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.378 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -66.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.490  ; 0.000         ;
; clk_50MHz                                            ; 9.453  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.744 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.672      ;
; -3.718 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.646      ;
; -3.655 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.583      ;
; -3.542 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.470      ;
; -3.513 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.448      ;
; -3.503 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.448      ;
; -3.495 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.440      ;
; -3.484 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.419      ;
; -3.476 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.421      ;
; -3.471 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.406      ;
; -3.463 ; fifo_buffer:pixel_fifo|memory~790      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 4.346      ;
; -3.458 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.393      ;
; -3.445 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.390      ;
; -3.433 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.368      ;
; -3.414 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.359      ;
; -3.395 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.340      ;
; -3.369 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.297      ;
; -3.344 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.279      ;
; -3.320 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.248      ;
; -3.318 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 4.246      ;
; -3.306 ; fifo_buffer:pixel_fifo|memory~208      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.957      ; 4.174      ;
; -3.304 ; fifo_buffer:pixel_fifo|memory~784      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.947      ; 4.162      ;
; -3.302 ; fifo_buffer:pixel_fifo|memory~799      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.955      ; 4.168      ;
; -3.277 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.222      ;
; -3.256 ; fifo_buffer:pixel_fifo|memory~1460     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 4.132      ;
; -3.243 ; fifo_buffer:pixel_fifo|memory~19       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.950      ; 4.104      ;
; -3.235 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.170      ;
; -3.219 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 4.154      ;
; -3.205 ; fifo_buffer:pixel_fifo|memory~459      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 4.072      ;
; -3.186 ; fifo_buffer:pixel_fifo|memory~640      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.949      ; 4.046      ;
; -3.179 ; fifo_buffer:pixel_fifo|memory~836      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 4.065      ;
; -3.148 ; fifo_buffer:pixel_fifo|memory~435      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.951      ; 4.010      ;
; -3.140 ; fifo_buffer:pixel_fifo|memory~1076     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.979      ; 4.030      ;
; -3.132 ; fifo_buffer:pixel_fifo|memory~1276     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.941      ; 3.984      ;
; -3.127 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.042     ; 4.072      ;
; -3.126 ; fifo_buffer:pixel_fifo|memory~793      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.951      ; 3.988      ;
; -3.121 ; fifo_buffer:pixel_fifo|memory~115      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.997      ;
; -3.113 ; fifo_buffer:pixel_fifo|memory~1471     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 3.980      ;
; -3.112 ; fifo_buffer:pixel_fifo|memory~1079     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.983      ;
; -3.112 ; fifo_buffer:pixel_fifo|memory~1016     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 4.008      ;
; -3.108 ; fifo_buffer:pixel_fifo|memory~507      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 3.987      ;
; -3.107 ; fifo_buffer:pixel_fifo|memory~506      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 3.986      ;
; -3.102 ; fifo_buffer:pixel_fifo|memory~295      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.980      ;
; -3.093 ; fifo_buffer:pixel_fifo|memory~503      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.962      ; 3.966      ;
; -3.085 ; fifo_buffer:pixel_fifo|memory~292      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 3.955      ;
; -3.084 ; fifo_buffer:pixel_fifo|memory~1183     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 3.951      ;
; -3.078 ; fifo_buffer:pixel_fifo|memory~781      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.951      ; 3.940      ;
; -3.076 ; fifo_buffer:pixel_fifo|memory~732      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.953      ;
; -3.070 ; fifo_buffer:pixel_fifo|memory~297      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 3.951      ;
; -3.067 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 3.995      ;
; -3.066 ; fifo_buffer:pixel_fifo|memory~402      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.963      ; 3.940      ;
; -3.066 ; fifo_buffer:pixel_fifo|memory~702      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.978      ; 3.955      ;
; -3.064 ; fifo_buffer:pixel_fifo|memory~592      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.945      ; 3.920      ;
; -3.061 ; fifo_buffer:pixel_fifo|memory~474      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.775      ; 3.747      ;
; -3.047 ; fifo_buffer:pixel_fifo|memory~1293     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.970      ; 3.928      ;
; -3.039 ; fifo_buffer:pixel_fifo|memory~317      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.760      ; 3.710      ;
; -3.036 ; fifo_buffer:pixel_fifo|memory~465      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.949      ; 3.896      ;
; -3.029 ; fifo_buffer:pixel_fifo|memory~909      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 3.908      ;
; -3.023 ; fifo_buffer:pixel_fifo|memory~534      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.774      ; 3.708      ;
; -3.018 ; fifo_buffer:pixel_fifo|memory~1169     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 3.904      ;
; -3.018 ; fifo_buffer:pixel_fifo|memory~1177     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.954      ; 3.883      ;
; -3.017 ; fifo_buffer:pixel_fifo|memory~982      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.943      ; 3.871      ;
; -3.015 ; fifo_buffer:pixel_fifo|memory~497      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.784      ; 3.710      ;
; -3.015 ; fifo_buffer:pixel_fifo|memory~1140     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.749      ; 3.675      ;
; -3.012 ; fifo_buffer:pixel_fifo|memory~139      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.942      ; 3.865      ;
; -3.004 ; fifo_buffer:pixel_fifo|memory~510      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.961      ; 3.876      ;
; -3.003 ; fifo_buffer:pixel_fifo|memory~1166     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.977      ; 3.891      ;
; -3.003 ; fifo_buffer:pixel_fifo|memory~462      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.962      ; 3.876      ;
; -3.002 ; fifo_buffer:pixel_fifo|memory~1032     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.878      ;
; -2.997 ; fifo_buffer:pixel_fifo|memory~1332     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.784      ; 3.692      ;
; -2.996 ; fifo_buffer:pixel_fifo|memory~423      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.758      ; 3.665      ;
; -2.994 ; fifo_buffer:pixel_fifo|memory~64       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.957      ; 3.862      ;
; -2.993 ; fifo_buffer:pixel_fifo|memory~67       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.950      ; 3.854      ;
; -2.989 ; fifo_buffer:pixel_fifo|memory~1268     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.772      ; 3.672      ;
; -2.987 ; fifo_buffer:pixel_fifo|memory~1475     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.769      ; 3.667      ;
; -2.987 ; fifo_buffer:pixel_fifo|memory~272      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.742      ; 3.640      ;
; -2.986 ; fifo_buffer:pixel_fifo|memory~312      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 3.853      ;
; -2.985 ; fifo_buffer:pixel_fifo|memory~873      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.958      ; 3.854      ;
; -2.984 ; fifo_buffer:pixel_fifo|memory~983      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.855      ;
; -2.984 ; fifo_buffer:pixel_fifo|memory~600      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.954      ; 3.849      ;
; -2.982 ; fifo_buffer:pixel_fifo|memory~851      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.778      ; 3.671      ;
; -2.981 ; fifo_buffer:pixel_fifo|memory~1181     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.976      ; 3.868      ;
; -2.980 ; fifo_buffer:pixel_fifo|memory~1277     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.958      ; 3.849      ;
; -2.979 ; fifo_buffer:pixel_fifo|memory~128      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.787      ; 3.677      ;
; -2.976 ; fifo_buffer:pixel_fifo|memory~570      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.760      ; 3.647      ;
; -2.974 ; fifo_buffer:pixel_fifo|memory~1235     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.763      ; 3.648      ;
; -2.973 ; fifo_buffer:pixel_fifo|memory~487      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.961      ; 3.845      ;
; -2.964 ; fifo_buffer:pixel_fifo|memory~1001     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.976      ; 3.851      ;
; -2.962 ; fifo_buffer:pixel_fifo|memory~1225     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.956      ; 3.829      ;
; -2.962 ; fifo_buffer:pixel_fifo|memory~4        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.752      ; 3.625      ;
; -2.962 ; fifo_buffer:pixel_fifo|memory~1023     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.952      ; 3.825      ;
; -2.962 ; fifo_buffer:pixel_fifo|memory~1463     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.964      ; 3.837      ;
; -2.961 ; fifo_buffer:pixel_fifo|memory~1215     ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.743      ; 3.615      ;
; -2.958 ; fifo_buffer:pixel_fifo|memory~1144     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.954      ; 3.823      ;
; -2.956 ; fifo_buffer:pixel_fifo|memory~687      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.953      ; 3.820      ;
; -2.955 ; fifo_buffer:pixel_fifo|memory~676      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.826      ;
; -2.951 ; fifo_buffer:pixel_fifo|memory~1160     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.771      ; 3.633      ;
; -2.950 ; fifo_buffer:pixel_fifo|memory~559      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.759      ; 3.620      ;
; -2.950 ; fifo_buffer:pixel_fifo|memory~1165     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.821      ;
; -2.947 ; fifo_buffer:pixel_fifo|memory~1046     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.979      ; 3.837      ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.229 ; vga_display_controller:vga_ctrl|v_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 1.123      ;
; -2.162 ; vga_display_controller:vga_ctrl|v_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 1.056      ;
; -2.118 ; vga_display_controller:vga_ctrl|v_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 1.012      ;
; -2.110 ; vga_display_controller:vga_ctrl|h_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.003      ;
; -2.107 ; vga_display_controller:vga_ctrl|h_count[8]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.000      ;
; -2.085 ; vga_display_controller:vga_ctrl|h_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.978      ;
; -2.075 ; vga_display_controller:vga_ctrl|v_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.969      ;
; -2.056 ; vga_display_controller:vga_ctrl|h_count[9]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.950      ;
; -2.021 ; vga_display_controller:vga_ctrl|h_count[5]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.914      ;
; -2.020 ; vga_display_controller:vga_ctrl|h_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.913      ;
; -2.014 ; vga_display_controller:vga_ctrl|v_count[6]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.908      ;
; -2.001 ; vga_display_controller:vga_ctrl|h_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.894      ;
; -1.965 ; vga_display_controller:vga_ctrl|v_count[1]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.859      ;
; -1.964 ; vga_display_controller:vga_ctrl|v_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.858      ;
; -1.958 ; vga_display_controller:vga_ctrl|h_count[7]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.851      ;
; -1.934 ; vga_display_controller:vga_ctrl|h_count[4]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.827      ;
; -1.896 ; vga_display_controller:vga_ctrl|v_count[3]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.789      ;
; -1.894 ; vga_display_controller:vga_ctrl|v_count[0]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.788      ;
; -1.848 ; vga_display_controller:vga_ctrl|v_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.742      ;
; -1.845 ; vga_display_controller:vga_ctrl|h_count[2]  ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.738      ;
; -1.767 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.050     ; 0.658      ;
; -1.754 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.647      ;
; -1.667 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 0.380      ;
; -1.628 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.031     ; 0.538      ;
; -1.542 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]      ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.031     ; 0.452      ;
; -1.539 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.031     ; 0.449      ;
; -1.493 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 0.386      ;
; -1.491 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.050     ; 0.382      ;
; -1.488 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 0.382      ;
; -1.487 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.050     ; 0.378      ;
; 2.102  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.552      ;
; 2.116  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.351      ;
; 2.118  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.536      ;
; 2.135  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.332      ;
; 2.165  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.489      ;
; 2.168  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.487      ;
; 2.179  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.475      ;
; 2.184  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.470      ;
; 2.198  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.456      ;
; 2.201  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.454      ;
; 2.218  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.249      ;
; 2.221  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.433      ;
; 2.239  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.416      ;
; 2.255  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.400      ;
; 2.267  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.387      ;
; 2.281  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.373      ;
; 2.302  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.353      ;
; 2.317  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.338      ;
; 2.321  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.334      ;
; 2.321  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.334      ;
; 2.335  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.320      ;
; 2.336  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.319      ;
; 2.340  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.315      ;
; 2.354  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.301      ;
; 2.357  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.298      ;
; 2.371  ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.180      ; 5.312      ;
; 2.373  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]     ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.282      ;
; 2.380  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.087      ;
; 2.384  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.083      ;
; 2.385  ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.164      ; 5.282      ;
; 2.387  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.268      ;
; 2.400  ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.164      ; 5.267      ;
; 2.404  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.251      ;
; 2.406  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.249      ;
; 2.410  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.067      ;
; 2.410  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.067      ;
; 2.410  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.067      ;
; 2.419  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.236      ;
; 2.419  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1047                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.058      ;
; 2.419  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1048                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.058      ;
; 2.419  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1049                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.026     ; 5.058      ;
; 2.422  ; vga_frame_reader:frame_reader|state.READING ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.023     ; 5.058      ;
; 2.422  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]     ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.233      ;
; 2.423  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]     ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.152      ; 5.232      ;
; 2.427  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1143                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.040      ;
; 2.427  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1144                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.040      ;
; 2.427  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1145                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.040      ;
; 2.429  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.225      ;
; 2.433  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.221      ;
; 2.435  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1260                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.036      ;
; 2.435  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1261                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.036      ;
; 2.435  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1262                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.036      ;
; 2.436  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1143                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.031      ;
; 2.436  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1144                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.031      ;
; 2.436  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1145                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.031      ;
; 2.437  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~879                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.030     ; 5.036      ;
; 2.437  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~880                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.030     ; 5.036      ;
; 2.437  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~881                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.030     ; 5.036      ;
; 2.441  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]     ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.026      ;
; 2.443  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]     ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 5.211      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~825                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 5.020      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~826                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 5.020      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~827                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.039     ; 5.020      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1260                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.027      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1261                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.027      ;
; 2.444  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]     ; fifo_buffer:pixel_fifo|memory~1262                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.032     ; 5.027      ;
; 2.445  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]     ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 5.022      ;
; 2.446  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~999                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 5.016      ;
; 2.446  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1000                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 5.016      ;
; 2.446  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]     ; fifo_buffer:pixel_fifo|memory~1001                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.041     ; 5.016      ;
+--------+---------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.047 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 0.786      ; 1.415      ;
; 0.444  ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 0.786      ; 1.424      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[17]         ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[16]         ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[15]         ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[14]         ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[13]         ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[12]         ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[11]         ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[10]         ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[2]          ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[1]          ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|addr_reg[7]                   ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|addr_reg[10]                  ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|init_done_reg                 ; sdram_controller:sdram_ctrl|init_done_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[0]          ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[9]          ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[8]          ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[7]          ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[6]          ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[5]          ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[4]          ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[3]          ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|frame_start_sync1           ; vga_frame_reader:frame_reader|frame_start_sync2                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sys_state.SYS_LOADING                                     ; sys_state.SYS_LOADING                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sys_state.SYS_WAIT_INIT                                   ; sys_state.SYS_WAIT_INIT                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_was_pressed                                        ; button_was_pressed                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|tx_enable_reg                 ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP          ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|state.READING               ; vga_frame_reader:frame_reader|state.READING                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|state.WAIT_READY            ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|state.IDLE                  ; vga_frame_reader:frame_reader|state.IDLE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME       ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|sdram_ready_latched         ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_DISPLAYING                                  ; sys_state.SYS_DISPLAYING                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.LOADING                     ; image_loader:img_loader|state.LOADING                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.IDLE                        ; image_loader:img_loader|state.IDLE                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.COMPLETE                    ; image_loader:img_loader|state.COMPLETE                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|start_loading_latched             ; image_loader:img_loader|start_loading_latched                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH         ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE               ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]              ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.202 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.259 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.262 ; image_loader:img_loader|pixel_addr_reg[8]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.594      ;
; 0.266 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                   ; fifo_buffer:pixel_fifo|write_ptr_bin[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]             ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_controller:sdram_ctrl|cols_written_reg[2]           ; sdram_controller:sdram_ctrl|addr_reg[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP             ; sdram_controller:sdram_ctrl|old_state_reg.ST_POWER_UP                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; image_loader:img_loader|pixel_addr_reg[0]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.598      ;
; 0.270 ; sdram_controller:sdram_ctrl|cols_written_reg[5]           ; sdram_controller:sdram_ctrl|addr_reg[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]              ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.275 ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE       ; sdram_controller:sdram_ctrl|command_reg[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; start_sync2                                               ; start_sync3                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; sdram_controller:sdram_ctrl|cols_written_reg[4]           ; sdram_controller:sdram_ctrl|addr_reg[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; image_loader:img_loader|pixel_addr_reg[7]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.609      ;
; 0.281 ; image_loader:img_loader|pixel_addr_reg[5]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.611      ;
; 0.285 ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.296 ; timeout_counter[11]                                       ; timeout_counter[11]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; image_loader:img_loader|pixel_addr_reg[10]                ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a27~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.627      ;
; 0.297 ; timeout_counter[9]                                        ; timeout_counter[9]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; timeout_counter[17]                                       ; timeout_counter[17]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[15]                                       ; timeout_counter[15]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[13]                                       ; timeout_counter[13]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[12]                                       ; timeout_counter[12]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[10]                                       ; timeout_counter[10]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[7]                                        ; timeout_counter[7]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[2]                                        ; timeout_counter[2]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; timeout_counter[23]                                       ; timeout_counter[23]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[19]                                       ; timeout_counter[19]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[14]                                       ; timeout_counter[14]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[8]                                        ; timeout_counter[8]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[5]                                        ; timeout_counter[5]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[4]                                        ; timeout_counter[4]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[3]                                        ; timeout_counter[3]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[1]                                        ; timeout_counter[1]                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; image_loader:img_loader|pixel_addr_reg[4]                 ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.629      ;
; 0.300 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]          ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; timeout_counter[20]                                       ; timeout_counter[20]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; timeout_counter[21]                                       ; timeout_counter[21]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; timeout_counter[18]                                       ; timeout_counter[18]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; timeout_counter[16]                                       ; timeout_counter[16]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; sdram_controller:sdram_ctrl|cols_written_reg[3]           ; sdram_controller:sdram_ctrl|cols_written_reg[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|delay_count_reg[15]           ; sdram_controller:sdram_ctrl|delay_count_reg[15]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|rows_read_reg[5]              ; sdram_controller:sdram_ctrl|rows_read_reg[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; image_loader:img_loader|pixel_addr_reg[17]                ; image_loader:img_loader|pixel_addr_reg[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_controller:sdram_ctrl|cols_written_reg[6]           ; sdram_controller:sdram_ctrl|cols_written_reg[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|delay_count_reg[13]           ; sdram_controller:sdram_ctrl|delay_count_reg[13]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|delay_count_reg[11]           ; sdram_controller:sdram_ctrl|delay_count_reg[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|delay_count_reg[1]            ; sdram_controller:sdram_ctrl|delay_count_reg[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|delay_count_reg[3]            ; sdram_controller:sdram_ctrl|delay_count_reg[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|delay_count_reg[5]            ; sdram_controller:sdram_ctrl|delay_count_reg[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram_controller:sdram_ctrl|rows_read_reg[3]              ; sdram_controller:sdram_ctrl|rows_read_reg[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_controller:sdram_ctrl|rows_read_reg[4]              ; sdram_controller:sdram_ctrl|rows_read_reg[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_controller:sdram_ctrl|rows_read_reg[7]              ; sdram_controller:sdram_ctrl|rows_read_reg[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram_controller:sdram_ctrl|rows_read_reg[10]             ; sdram_controller:sdram_ctrl|rows_read_reg[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; image_loader:img_loader|pixel_addr_reg[9]                 ; image_loader:img_loader|pixel_addr_reg[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_ctrl|delay_count_reg[9]            ; sdram_controller:sdram_ctrl|delay_count_reg[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|delay_count_reg[7]            ; sdram_controller:sdram_ctrl|delay_count_reg[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:sdram_ctrl|delay_count_reg[6]            ; sdram_controller:sdram_ctrl|delay_count_reg[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.234 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 0.816      ; 1.269      ;
; 0.747 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 0.816      ; 1.282      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div'                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.387      ;
; 0.303 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.423      ;
; 0.306 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.431      ;
; 0.370 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.492      ;
; 0.377 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.498      ;
; 0.382 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.502      ;
; 0.432 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 0.554      ;
; 0.439 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.560      ;
; 0.452 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.572      ;
; 0.455 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.598      ;
; 0.491 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.612      ;
; 0.493 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.044      ; 0.621      ;
; 0.494 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.614      ;
; 0.495 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.615      ;
; 0.499 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.620      ;
; 0.500 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.620      ;
; 0.515 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.640      ;
; 0.525 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.655      ;
; 0.533 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.657      ;
; 0.534 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.657      ;
; 0.534 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.661      ;
; 0.538 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.663      ;
; 0.540 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.663      ;
; 0.543 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.663      ;
; 0.545 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.666      ;
; 0.547 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.668      ;
; 0.550 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.671      ;
; 0.565 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.685      ;
; 0.581 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.703      ;
; 0.584 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.706      ;
; 0.587 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.717      ;
; 0.599 ; fifo_buffer:pixel_fifo|memory~10               ; fifo_buffer:pixel_fifo|read_data[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.221      ; 1.974      ;
; 0.599 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.720      ;
; 0.604 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.724      ;
; 0.604 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.725      ;
; 0.606 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.726      ;
; 0.608 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.729      ;
; 0.609 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.729      ;
; 0.613 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.734      ;
; 0.614 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.735      ;
; 0.614 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.735      ;
; 0.616 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.737      ;
; 0.621 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.741      ;
; 0.626 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.747      ;
; 0.627 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.748      ;
; 0.628 ; vga_display_controller:vga_ctrl|v_count[3]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.747      ;
; 0.630 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.751      ;
; 0.633 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 0.754      ;
; 0.634 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 0.754      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.994 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.228     ; 1.707      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.993 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.236     ; 1.698      ;
; -2.813 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.030     ; 1.724      ;
; -2.813 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.030     ; 1.724      ;
; -2.813 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.030     ; 1.724      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.783 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.048     ; 1.676      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.774 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.049     ; 1.666      ;
; -2.758 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 1.652      ;
; -2.758 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.047     ; 1.652      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.282  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 2.184      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.283  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 2.175      ;
; 5.463  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 2.201      ;
; 5.463  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 2.201      ;
; 5.463  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 2.201      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.493  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 2.153      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.502  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.142      ; 2.143      ;
; 5.518  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.144      ; 2.129      ;
; 5.518  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.144      ; 2.129      ;
; 5.527  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 1.939      ;
; 5.528  ; reset_sync_133 ; sys_state.SYS_ERROR                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 1.929      ;
; 5.528  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 1.929      ;
; 5.528  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 1.929      ;
; 5.528  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 1.929      ;
; 5.528  ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.046     ; 1.929      ;
; 5.528  ; reset_sync_133 ; sys_state.SYS_LOADING                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; button_was_pressed                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; start_sync3                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; start_sync2                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[20]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[23]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[22]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[21]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[19]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[18]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[17]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[16]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
; 5.528  ; reset_sync_133 ; timeout_counter[15]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.045     ; 1.930      ;
+--------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                               ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.321 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.201      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.305 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.184      ;
; -1.304 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 2.175      ;
; -1.304 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 2.175      ;
; -1.304 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 2.175      ;
; -1.275 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 2.153      ;
; -1.275 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 2.153      ;
; -1.275 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 2.153      ;
; -1.275 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 2.153      ;
; -1.275 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 2.153      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.263 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.969      ; 2.143      ;
; -1.250 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.129      ;
; -1.250 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.129      ;
; -1.250 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 2.129      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.772 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.724      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.756 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.707      ;
; -0.755 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.044     ; 1.698      ;
; -0.755 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.044     ; 1.698      ;
; -0.755 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.044     ; 1.698      ;
; -0.726 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.676      ;
; -0.726 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.676      ;
; -0.726 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.676      ;
; -0.726 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.676      ;
; -0.726 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.676      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.714 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.666      ;
; -0.701 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.652      ;
; -0.701 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.652      ;
; -0.084 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.033     ; 1.038      ;
; -0.084 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.033     ; 1.038      ;
; -0.084 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.033     ; 1.038      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; -0.074 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.032     ; 1.029      ;
; 0.021  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.033     ; 0.933      ;
; 0.021  ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.033     ; 0.933      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
; 0.047  ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.034     ; 0.906      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_div'                                                                                                                                               ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.629 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.011      ;
; 0.629 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.011      ;
; 0.629 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.011      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.638 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.021      ;
; 0.648 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.030      ;
; 0.648 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.030      ;
; 0.648 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.030      ;
; 0.648 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.030      ;
; 0.648 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.030      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.228      ; 2.048      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.666 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.789      ;
; 0.674 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.048      ;
; 0.674 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.048      ;
; 0.674 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.048      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.677 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.229      ; 2.060      ;
; 0.679 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 0.802      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 0.772 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.040      ; 0.896      ;
; 1.399 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.519      ;
; 1.399 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.519      ;
; 1.399 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.519      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.408 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.529      ;
; 1.418 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.538      ;
; 1.418 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.538      ;
; 1.418 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.538      ;
; 1.418 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.538      ;
; 1.418 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.538      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.436 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.556      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 1.556      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 1.556      ;
; 1.444 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 1.556      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
; 1.447 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.568      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.717      ;
; 1.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.717      ;
; 1.378 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.717      ;
; 1.391 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.705      ;
; 1.391 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.705      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.395 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.718      ;
; 1.403 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.715      ;
; 1.403 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.715      ;
; 1.406 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.713      ;
; 1.584 ; reset_sync_133 ; start_sync1                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.705      ;
; 1.589 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.717      ;
; 1.589 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.717      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[8]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[11]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[9]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[6]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.705      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; image_loader:img_loader|state.LOADING                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.697      ;
; 1.590 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.697      ;
; 1.590 ; reset_sync_133 ; image_loader:img_loader|state.COMPLETE                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.697      ;
; 1.590 ; reset_sync_133 ; image_loader:img_loader|start_loading_latched             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.697      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.590 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.704      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.706      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.706      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[0]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[5]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[4]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[10]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_OPERATE              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|refresh_twice_reg             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_AUTO_REFRESH         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|init_done_reg                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_PRECHARGE    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_AUTO_REFRESH ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_SET_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.703      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.706      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_READ         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_OPERATE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.696      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.708      ;
; 1.591 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
; 1.591 ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.705      ;
+-------+----------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -9.370    ; 0.178 ; -6.437   ; 0.629   ; -1.487              ;
;  clk_50MHz                                            ; -0.911    ; 0.234 ; N/A      ; N/A     ; 9.453               ;
;  clk_div                                              ; -9.370    ; 0.267 ; -3.207   ; 0.629   ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.044    ; 0.178 ; -6.437   ; 1.378   ; 3.315               ;
; Design-wide TNS                                       ; -5478.098 ; 0.0   ; -388.255 ; 0.0     ; -98.142             ;
;  clk_50MHz                                            ; -0.911    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_div                                              ; -239.772  ; 0.000 ; -148.934 ; 0.000   ; -98.142             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5237.415 ; 0.000 ; -239.321 ; 0.000   ; 0.000               ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cke            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; udqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ldqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 3000     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 1546     ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 72187    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 3000     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 1546     ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 72187    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 59       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 39       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 231      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 59       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 39       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 231      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1540  ; 1540 ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 100   ; 100  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; clk_div                                              ; clk_div                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 06 11:05:57 2025
Info: Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div clk_div
Warning (332125): Found combinational loop of 76 nodes File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/fifo_buffer.sv Line: 30
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|datad"
    Warning (332126): Node "pixel_fifo|Equal0~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~4|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|datab"
    Warning (332126): Node "pixel_fifo|Equal0~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[1]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~6|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~3|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~6|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~12|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|datad"
    Warning (332126): Node "pixel_fifo|Equal0~4|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~14|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~16|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~16|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|datab"
    Warning (332126): Node "pixel_fifo|Equal0~5|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datab"
    Warning (332126): Node "pixel_fifo|Equal0~4|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~16|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~18|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~18|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|datad"
    Warning (332126): Node "pixel_fifo|Equal0~2|datab"
    Warning (332126): Node "pixel_fifo|Equal0~2|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~18|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]~10|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]~10|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~10|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~8|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[2]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[3]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~2|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[0]|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.370            -239.772 clk_div 
    Info (332119):    -5.044           -5237.415 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.911              -0.911 clk_50MHz 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.699               0.000 clk_div 
    Info (332119):     0.703               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -6.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.437            -239.321 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.207            -148.934 clk_div 
Info (332146): Worst-case removal slack is 1.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.577               0.000 clk_div 
    Info (332119):     3.040               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -98.142 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.850
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.850            -225.202 clk_div 
    Info (332119):    -4.326           -4097.016 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.807              -0.807 clk_50MHz 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.642               0.000 clk_50MHz 
    Info (332119):     0.647               0.000 clk_div 
Info (332146): Worst-case recovery slack is -5.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.864            -217.785 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.145            -143.780 clk_div 
Info (332146): Worst-case removal slack is 1.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.405               0.000 clk_div 
    Info (332119):     2.691               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -98.142 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.744             -77.980 clk_div 
    Info (332119):    -2.229             -18.085 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.047              -0.047 clk_50MHz 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.234               0.000 clk_50MHz 
    Info (332119):     0.267               0.000 clk_div 
Info (332146): Worst-case recovery slack is -2.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.994            -112.090 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.321             -51.261 clk_div 
Info (332146): Worst-case removal slack is 0.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.629               0.000 clk_div 
    Info (332119):     1.378               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -66.000 clk_div 
    Info (332119):     3.490               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.453               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Wed Aug 06 11:06:05 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


