|top
CLK_50 => clk.IN5
L1_OSC => clk_phy.IN2
L1_TX0 <= mac_wrapper:mac_wrapper.o_l1_txd
L1_TX1 <= mac_wrapper:mac_wrapper.o_l1_txd
L1_TX_EN <= mac_wrapper:mac_wrapper.o_l1_txen
L1_RX0 => L1_RX0.IN1
L1_RX1 => L1_RX1.IN1
L1_CRS_DV => L1_CRS_DV.IN1
UART_TX <= uart_wrapper:uart_wrapper.o_tx
UART_RX => UART_RX.IN1


|top|reset_release:reset_release
i_clk => reset.CLK
i_clk => reset_cnt[0].CLK
i_clk => reset_cnt[1].CLK
i_clk => reset_cnt[2].CLK
i_clk => reset_cnt[3].CLK
i_clk => reset_cnt[4].CLK
i_clk => reset_cnt[5].CLK
i_clk => reset_cnt[6].CLK
i_clk => reset_cnt[7].CLK
o_rst <= reset.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper
i_clk => i_clk.IN4
i_rst => i_rst.IN4
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_valid => i_valid.IN1
o_tx_ready <= o_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= uart_fifo:rx_fifo.o_data
o_data[1] <= uart_fifo:rx_fifo.o_data
o_data[2] <= uart_fifo:rx_fifo.o_data
o_data[3] <= uart_fifo:rx_fifo.o_data
o_data[4] <= uart_fifo:rx_fifo.o_data
o_data[5] <= uart_fifo:rx_fifo.o_data
o_data[6] <= uart_fifo:rx_fifo.o_data
o_data[7] <= uart_fifo:rx_fifo.o_data
i_req => i_req.IN1
o_rx_ready <= o_rx_ready.DB_MAX_OUTPUT_PORT_TYPE
i_rx => i_rx.IN1
o_tx <= uart_tx:uart_tx.o_tx


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo
i_clk => i_clk.IN1
i_rst => i_rst.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_write => i_write.IN1
o_data[0] <= scfifo:scfifo8bx256.q
o_data[1] <= scfifo:scfifo8bx256.q
o_data[2] <= scfifo:scfifo8bx256.q
o_data[3] <= scfifo:scfifo8bx256.q
o_data[4] <= scfifo:scfifo8bx256.q
o_data[5] <= scfifo:scfifo8bx256.q
o_data[6] <= scfifo:scfifo8bx256.q
o_data[7] <= scfifo:scfifo8bx256.q
i_read => i_read.IN1
o_empty <= scfifo:scfifo8bx256.empty
o_full <= scfifo:scfifo8bx256.full


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256
data[0] => scfifo_s0b1:auto_generated.data[0]
data[1] => scfifo_s0b1:auto_generated.data[1]
data[2] => scfifo_s0b1:auto_generated.data[2]
data[3] => scfifo_s0b1:auto_generated.data[3]
data[4] => scfifo_s0b1:auto_generated.data[4]
data[5] => scfifo_s0b1:auto_generated.data[5]
data[6] => scfifo_s0b1:auto_generated.data[6]
data[7] => scfifo_s0b1:auto_generated.data[7]
q[0] <= scfifo_s0b1:auto_generated.q[0]
q[1] <= scfifo_s0b1:auto_generated.q[1]
q[2] <= scfifo_s0b1:auto_generated.q[2]
q[3] <= scfifo_s0b1:auto_generated.q[3]
q[4] <= scfifo_s0b1:auto_generated.q[4]
q[5] <= scfifo_s0b1:auto_generated.q[5]
q[6] <= scfifo_s0b1:auto_generated.q[6]
q[7] <= scfifo_s0b1:auto_generated.q[7]
wrreq => scfifo_s0b1:auto_generated.wrreq
rdreq => scfifo_s0b1:auto_generated.rdreq
clock => scfifo_s0b1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_s0b1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_s0b1:auto_generated.empty
full <= scfifo_s0b1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated
clock => a_dpfifo_foa1:dpfifo.clock
data[0] => a_dpfifo_foa1:dpfifo.data[0]
data[1] => a_dpfifo_foa1:dpfifo.data[1]
data[2] => a_dpfifo_foa1:dpfifo.data[2]
data[3] => a_dpfifo_foa1:dpfifo.data[3]
data[4] => a_dpfifo_foa1:dpfifo.data[4]
data[5] => a_dpfifo_foa1:dpfifo.data[5]
data[6] => a_dpfifo_foa1:dpfifo.data[6]
data[7] => a_dpfifo_foa1:dpfifo.data[7]
empty <= a_dpfifo_foa1:dpfifo.empty
full <= a_dpfifo_foa1:dpfifo.full
q[0] <= a_dpfifo_foa1:dpfifo.q[0]
q[1] <= a_dpfifo_foa1:dpfifo.q[1]
q[2] <= a_dpfifo_foa1:dpfifo.q[2]
q[3] <= a_dpfifo_foa1:dpfifo.q[3]
q[4] <= a_dpfifo_foa1:dpfifo.q[4]
q[5] <= a_dpfifo_foa1:dpfifo.q[5]
q[6] <= a_dpfifo_foa1:dpfifo.q[6]
q[7] <= a_dpfifo_foa1:dpfifo.q[7]
rdreq => a_dpfifo_foa1:dpfifo.rreq
sclr => a_dpfifo_foa1:dpfifo.sclr
wrreq => a_dpfifo_foa1:dpfifo.wreq


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo
clock => altsyncram_nhn1:FIFOram.clock0
clock => altsyncram_nhn1:FIFOram.clock1
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_nhn1:FIFOram.data_a[0]
data[1] => altsyncram_nhn1:FIFOram.data_a[1]
data[2] => altsyncram_nhn1:FIFOram.data_a[2]
data[3] => altsyncram_nhn1:FIFOram.data_a[3]
data[4] => altsyncram_nhn1:FIFOram.data_a[4]
data[5] => altsyncram_nhn1:FIFOram.data_a[5]
data[6] => altsyncram_nhn1:FIFOram.data_a[6]
data[7] => altsyncram_nhn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_nhn1:FIFOram.q_b[0]
q[1] <= altsyncram_nhn1:FIFOram.q_b[1]
q[2] <= altsyncram_nhn1:FIFOram.q_b[2]
q[3] <= altsyncram_nhn1:FIFOram.q_b[3]
q[4] <= altsyncram_nhn1:FIFOram.q_b[4]
q[5] <= altsyncram_nhn1:FIFOram.q_b[5]
q[6] <= altsyncram_nhn1:FIFOram.q_b[6]
q[7] <= altsyncram_nhn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top|uart_wrapper:uart_wrapper|uart_tx:uart_tx
i_clk => i_clk.IN2
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_data[0] => txb[0].DATAIN
i_data[1] => txb[1].DATAIN
i_data[2] => txb[2].DATAIN
i_data[3] => txb[3].DATAIN
i_data[4] => txb[4].DATAIN
i_data[5] => txb[5].DATAIN
i_data[6] => txb[6].DATAIN
i_data[7] => txb[7].DATAIN
i_valid => handshake.IN1
o_ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
o_tx <= tx.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx
i_clk => ov.CLK
i_clk => q[0].CLK
i_clk => q[1].CLK
i_clk => q[2].CLK
i_clk => q[3].CLK
i_clk => q[4].CLK
i_clk => q[5].CLK
i_clk => q[6].CLK
i_clk => q[7].CLK
i_clk => q[8].CLK
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => ov.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => ov.OUTPUTSELECT
o_q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
o_q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
o_q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
o_q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
o_q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
o_q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
o_q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
o_q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
o_q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
o_ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count
i_clk => ov.CLK
i_clk => q[0].CLK
i_clk => q[1].CLK
i_clk => q[2].CLK
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => ov.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => ov.OUTPUTSELECT
o_q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
o_q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
o_q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
o_ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper|uart_rx:uart_rx
i_clk => i_clk.IN2
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => busy.OUTPUTSELECT
i_rst => valid.OUTPUTSELECT
o_busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
o_valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
i_ready => valid.OUTPUTSELECT
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => rxb.DATAB
i_rx => Selector0.IN2
i_rx => Selector1.IN1


|top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx
i_clk => ov.CLK
i_clk => q[0].CLK
i_clk => q[1].CLK
i_clk => q[2].CLK
i_clk => q[3].CLK
i_clk => q[4].CLK
i_clk => q[5].CLK
i_clk => q[6].CLK
i_clk => q[7].CLK
i_clk => q[8].CLK
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => ov.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => ov.OUTPUTSELECT
o_q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
o_q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
o_q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
o_q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
o_q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
o_q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
o_q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
o_q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
o_q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
o_ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count
i_clk => ov.CLK
i_clk => q[0].CLK
i_clk => q[1].CLK
i_clk => q[2].CLK
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => q.OUTPUTSELECT
i_rst => ov.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => q.OUTPUTSELECT
i_ce => ov.OUTPUTSELECT
o_q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
o_q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
o_q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
o_ov <= ov.DB_MAX_OUTPUT_PORT_TYPE


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo
i_clk => i_clk.IN1
i_rst => i_rst.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_write => i_write.IN1
o_data[0] <= scfifo:scfifo8bx256.q
o_data[1] <= scfifo:scfifo8bx256.q
o_data[2] <= scfifo:scfifo8bx256.q
o_data[3] <= scfifo:scfifo8bx256.q
o_data[4] <= scfifo:scfifo8bx256.q
o_data[5] <= scfifo:scfifo8bx256.q
o_data[6] <= scfifo:scfifo8bx256.q
o_data[7] <= scfifo:scfifo8bx256.q
i_read => i_read.IN1
o_empty <= scfifo:scfifo8bx256.empty
o_full <= scfifo:scfifo8bx256.full


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256
data[0] => scfifo_s0b1:auto_generated.data[0]
data[1] => scfifo_s0b1:auto_generated.data[1]
data[2] => scfifo_s0b1:auto_generated.data[2]
data[3] => scfifo_s0b1:auto_generated.data[3]
data[4] => scfifo_s0b1:auto_generated.data[4]
data[5] => scfifo_s0b1:auto_generated.data[5]
data[6] => scfifo_s0b1:auto_generated.data[6]
data[7] => scfifo_s0b1:auto_generated.data[7]
q[0] <= scfifo_s0b1:auto_generated.q[0]
q[1] <= scfifo_s0b1:auto_generated.q[1]
q[2] <= scfifo_s0b1:auto_generated.q[2]
q[3] <= scfifo_s0b1:auto_generated.q[3]
q[4] <= scfifo_s0b1:auto_generated.q[4]
q[5] <= scfifo_s0b1:auto_generated.q[5]
q[6] <= scfifo_s0b1:auto_generated.q[6]
q[7] <= scfifo_s0b1:auto_generated.q[7]
wrreq => scfifo_s0b1:auto_generated.wrreq
rdreq => scfifo_s0b1:auto_generated.rdreq
clock => scfifo_s0b1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_s0b1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_s0b1:auto_generated.empty
full <= scfifo_s0b1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated
clock => a_dpfifo_foa1:dpfifo.clock
data[0] => a_dpfifo_foa1:dpfifo.data[0]
data[1] => a_dpfifo_foa1:dpfifo.data[1]
data[2] => a_dpfifo_foa1:dpfifo.data[2]
data[3] => a_dpfifo_foa1:dpfifo.data[3]
data[4] => a_dpfifo_foa1:dpfifo.data[4]
data[5] => a_dpfifo_foa1:dpfifo.data[5]
data[6] => a_dpfifo_foa1:dpfifo.data[6]
data[7] => a_dpfifo_foa1:dpfifo.data[7]
empty <= a_dpfifo_foa1:dpfifo.empty
full <= a_dpfifo_foa1:dpfifo.full
q[0] <= a_dpfifo_foa1:dpfifo.q[0]
q[1] <= a_dpfifo_foa1:dpfifo.q[1]
q[2] <= a_dpfifo_foa1:dpfifo.q[2]
q[3] <= a_dpfifo_foa1:dpfifo.q[3]
q[4] <= a_dpfifo_foa1:dpfifo.q[4]
q[5] <= a_dpfifo_foa1:dpfifo.q[5]
q[6] <= a_dpfifo_foa1:dpfifo.q[6]
q[7] <= a_dpfifo_foa1:dpfifo.q[7]
rdreq => a_dpfifo_foa1:dpfifo.rreq
sclr => a_dpfifo_foa1:dpfifo.sclr
wrreq => a_dpfifo_foa1:dpfifo.wreq


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo
clock => altsyncram_nhn1:FIFOram.clock0
clock => altsyncram_nhn1:FIFOram.clock1
clock => cntr_i2b:rd_ptr_msb.clock
clock => cntr_v27:usedw_counter.clock
clock => cntr_j2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_nhn1:FIFOram.data_a[0]
data[1] => altsyncram_nhn1:FIFOram.data_a[1]
data[2] => altsyncram_nhn1:FIFOram.data_a[2]
data[3] => altsyncram_nhn1:FIFOram.data_a[3]
data[4] => altsyncram_nhn1:FIFOram.data_a[4]
data[5] => altsyncram_nhn1:FIFOram.data_a[5]
data[6] => altsyncram_nhn1:FIFOram.data_a[6]
data[7] => altsyncram_nhn1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_nhn1:FIFOram.q_b[0]
q[1] <= altsyncram_nhn1:FIFOram.q_b[1]
q[2] <= altsyncram_nhn1:FIFOram.q_b[2]
q[3] <= altsyncram_nhn1:FIFOram.q_b[3]
q[4] <= altsyncram_nhn1:FIFOram.q_b[4]
q[5] <= altsyncram_nhn1:FIFOram.q_b[5]
q[6] <= altsyncram_nhn1:FIFOram.q_b[6]
q[7] <= altsyncram_nhn1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_i2b:rd_ptr_msb.sclr
sclr => cntr_v27:usedw_counter.sclr
sclr => cntr_j2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|top|uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|top|cdc_pipeline:reset_phy_pipe
i_clk => pipe_i[0][0].CLK
i_clk => pipe_i[1][0].CLK
o_clk => pipe_o[0][0].CLK
o_clk => pipe_o[1][0].CLK
i_data[0] => pipe_i[0][0].DATAIN
o_data[0] <= pipe_o[1][0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper
i_clk => i_clk.IN2
i_rst => i_rst.IN2
i_link => ethertype[14].IN1
i_link => ethertype[11].IN1
i_link => ethertype[6].IN1
i_link => ethertype[5].IN1
i_link => ethertype[3].IN1
i_link => ethertype[1].IN1
i_link => ethertype[0].IN1
i_clk_phy => i_clk_phy.IN3
i_rst_phy => i_rst_phy.IN1
i_l1_rxd[0] => i_l1_rxd[0].IN1
i_l1_rxd[1] => i_l1_rxd[1].IN1
i_l1_rxen => i_l1_rxen.IN1
o_l1_txd[0] <= mac_tx:mac_tx.o_txd[0]
o_l1_txd[1] <= mac_tx:mac_tx.o_txd[1]
o_l1_txen <= mac_tx:mac_tx.o_txen
o_rx_data[0] <= eth_fifo:rx_fifo.o_data
o_rx_data[1] <= eth_fifo:rx_fifo.o_data
o_rx_data[2] <= eth_fifo:rx_fifo.o_data
o_rx_data[3] <= eth_fifo:rx_fifo.o_data
o_rx_data[4] <= eth_fifo:rx_fifo.o_data
o_rx_data[5] <= eth_fifo:rx_fifo.o_data
o_rx_data[6] <= eth_fifo:rx_fifo.o_data
o_rx_data[7] <= eth_fifo:rx_fifo.o_data
o_rx_ready <= o_rx_ready.DB_MAX_OUTPUT_PORT_TYPE
i_rx_req => i_rx_req.IN1
i_tx_data[0] => i_tx_data[0].IN1
i_tx_data[1] => i_tx_data[1].IN1
i_tx_data[2] => i_tx_data[2].IN1
i_tx_data[3] => i_tx_data[3].IN1
i_tx_data[4] => i_tx_data[4].IN1
i_tx_data[5] => i_tx_data[5].IN1
i_tx_data[6] => i_tx_data[6].IN1
i_tx_data[7] => i_tx_data[7].IN1
o_tx_ready <= o_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
i_tx_valid => i_tx_valid.IN1


|top|mac_wrapper:mac_wrapper|mac_rx:mac_rx
i_clk => valid.CLK
i_clk => data[0].CLK
i_clk => data[1].CLK
i_clk => data[2].CLK
i_clk => data[3].CLK
i_clk => data[4].CLK
i_clk => data[5].CLK
i_clk => data[6].CLK
i_clk => data[7].CLK
i_clk => data_in[0][0].CLK
i_clk => data_in[0][1].CLK
i_clk => data_in[1][0].CLK
i_clk => data_in[1][1].CLK
i_clk => data_in[2][0].CLK
i_clk => data_in[2][1].CLK
i_clk => data_in[3][0].CLK
i_clk => data_in[3][1].CLK
i_clk => rxd_d[0].CLK
i_clk => rxd_d[1].CLK
i_clk => cnt[0].CLK
i_clk => cnt[1].CLK
i_clk => cnt[2].CLK
i_clk => cnt[3].CLK
i_clk => cnt[4].CLK
i_clk => dst_mac[0].CLK
i_clk => dst_mac[1].CLK
i_clk => dst_mac[2].CLK
i_clk => dst_mac[3].CLK
i_clk => dst_mac[4].CLK
i_clk => dst_mac[5].CLK
i_clk => dst_mac[6].CLK
i_clk => dst_mac[7].CLK
i_clk => dst_mac[8].CLK
i_clk => dst_mac[9].CLK
i_clk => dst_mac[10].CLK
i_clk => dst_mac[11].CLK
i_clk => dst_mac[12].CLK
i_clk => dst_mac[13].CLK
i_clk => dst_mac[14].CLK
i_clk => dst_mac[15].CLK
i_clk => dst_mac[16].CLK
i_clk => dst_mac[17].CLK
i_clk => dst_mac[18].CLK
i_clk => dst_mac[19].CLK
i_clk => dst_mac[20].CLK
i_clk => dst_mac[21].CLK
i_clk => dst_mac[22].CLK
i_clk => dst_mac[23].CLK
i_clk => dst_mac[24].CLK
i_clk => dst_mac[25].CLK
i_clk => dst_mac[26].CLK
i_clk => dst_mac[27].CLK
i_clk => dst_mac[28].CLK
i_clk => dst_mac[29].CLK
i_clk => dst_mac[30].CLK
i_clk => dst_mac[31].CLK
i_clk => dst_mac[32].CLK
i_clk => dst_mac[33].CLK
i_clk => dst_mac[34].CLK
i_clk => dst_mac[35].CLK
i_clk => dst_mac[36].CLK
i_clk => dst_mac[37].CLK
i_clk => dst_mac[38].CLK
i_clk => dst_mac[39].CLK
i_clk => dst_mac[40].CLK
i_clk => dst_mac[41].CLK
i_clk => dst_mac[42].CLK
i_clk => dst_mac[43].CLK
i_clk => dst_mac[44].CLK
i_clk => dst_mac[45].CLK
i_clk => dst_mac[46].CLK
i_clk => dst_mac[47].CLK
i_clk => dst_mac_in[5][0][0].CLK
i_clk => dst_mac_in[5][0][1].CLK
i_clk => dst_mac_in[5][1][0].CLK
i_clk => dst_mac_in[5][1][1].CLK
i_clk => dst_mac_in[5][2][0].CLK
i_clk => dst_mac_in[5][2][1].CLK
i_clk => dst_mac_in[5][3][0].CLK
i_clk => dst_mac_in[5][3][1].CLK
i_clk => dst_mac_in[4][0][0].CLK
i_clk => dst_mac_in[4][0][1].CLK
i_clk => dst_mac_in[4][1][0].CLK
i_clk => dst_mac_in[4][1][1].CLK
i_clk => dst_mac_in[4][2][0].CLK
i_clk => dst_mac_in[4][2][1].CLK
i_clk => dst_mac_in[4][3][0].CLK
i_clk => dst_mac_in[4][3][1].CLK
i_clk => dst_mac_in[3][0][0].CLK
i_clk => dst_mac_in[3][0][1].CLK
i_clk => dst_mac_in[3][1][0].CLK
i_clk => dst_mac_in[3][1][1].CLK
i_clk => dst_mac_in[3][2][0].CLK
i_clk => dst_mac_in[3][2][1].CLK
i_clk => dst_mac_in[3][3][0].CLK
i_clk => dst_mac_in[3][3][1].CLK
i_clk => dst_mac_in[2][0][0].CLK
i_clk => dst_mac_in[2][0][1].CLK
i_clk => dst_mac_in[2][1][0].CLK
i_clk => dst_mac_in[2][1][1].CLK
i_clk => dst_mac_in[2][2][0].CLK
i_clk => dst_mac_in[2][2][1].CLK
i_clk => dst_mac_in[2][3][0].CLK
i_clk => dst_mac_in[2][3][1].CLK
i_clk => dst_mac_in[1][0][0].CLK
i_clk => dst_mac_in[1][0][1].CLK
i_clk => dst_mac_in[1][1][0].CLK
i_clk => dst_mac_in[1][1][1].CLK
i_clk => dst_mac_in[1][2][0].CLK
i_clk => dst_mac_in[1][2][1].CLK
i_clk => dst_mac_in[1][3][0].CLK
i_clk => dst_mac_in[1][3][1].CLK
i_clk => dst_mac_in[0][0][0].CLK
i_clk => dst_mac_in[0][0][1].CLK
i_clk => dst_mac_in[0][1][0].CLK
i_clk => dst_mac_in[0][1][1].CLK
i_clk => dst_mac_in[0][2][0].CLK
i_clk => dst_mac_in[0][2][1].CLK
i_clk => dst_mac_in[0][3][0].CLK
i_clk => dst_mac_in[0][3][1].CLK
i_clk => busy.CLK
i_clk => rxen_d[0].CLK
i_clk => rxen_d[1].CLK
i_clk => state_d~1.DATAIN
i_clk => state~1.DATAIN
i_rst => rxen_d[0].ACLR
i_rst => rxen_d[1].ACLR
i_rst => state_d~3.DATAIN
i_rst => state~3.DATAIN
i_rst => busy.ENA
i_etype[0] => Mux1.IN5
i_etype[1] => Mux0.IN5
i_etype[2] => Mux1.IN4
i_etype[3] => Mux0.IN4
i_etype[4] => Mux1.IN3
i_etype[5] => Mux0.IN3
i_etype[6] => Mux1.IN2
i_etype[7] => Mux0.IN2
i_etype[8] => Mux3.IN5
i_etype[9] => Mux2.IN5
i_etype[10] => Mux3.IN4
i_etype[11] => Mux2.IN4
i_etype[12] => Mux3.IN3
i_etype[13] => Mux2.IN3
i_etype[14] => Mux3.IN2
i_etype[15] => Mux2.IN2
i_rxd[0] => rxd_d[0].DATAIN
i_rxd[1] => rxd_d[1].DATAIN
i_rxen => rxen_d[0].DATAIN
o_data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
o_valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
o_busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo
i_rst => i_rst.IN1
i_clk_din => i_clk_din.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_write => i_write.IN1
i_clk_dout => i_clk_dout.IN1
o_data[0] <= dcfifo:dcfifo8bx2048.q
o_data[1] <= dcfifo:dcfifo8bx2048.q
o_data[2] <= dcfifo:dcfifo8bx2048.q
o_data[3] <= dcfifo:dcfifo8bx2048.q
o_data[4] <= dcfifo:dcfifo8bx2048.q
o_data[5] <= dcfifo:dcfifo8bx2048.q
o_data[6] <= dcfifo:dcfifo8bx2048.q
o_data[7] <= dcfifo:dcfifo8bx2048.q
i_read => i_read.IN1
o_empty <= dcfifo:dcfifo8bx2048.rdempty
o_full <= dcfifo:dcfifo8bx2048.wrfull


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048
data[0] => dcfifo_82q1:auto_generated.data[0]
data[1] => dcfifo_82q1:auto_generated.data[1]
data[2] => dcfifo_82q1:auto_generated.data[2]
data[3] => dcfifo_82q1:auto_generated.data[3]
data[4] => dcfifo_82q1:auto_generated.data[4]
data[5] => dcfifo_82q1:auto_generated.data[5]
data[6] => dcfifo_82q1:auto_generated.data[6]
data[7] => dcfifo_82q1:auto_generated.data[7]
q[0] <= dcfifo_82q1:auto_generated.q[0]
q[1] <= dcfifo_82q1:auto_generated.q[1]
q[2] <= dcfifo_82q1:auto_generated.q[2]
q[3] <= dcfifo_82q1:auto_generated.q[3]
q[4] <= dcfifo_82q1:auto_generated.q[4]
q[5] <= dcfifo_82q1:auto_generated.q[5]
q[6] <= dcfifo_82q1:auto_generated.q[6]
q[7] <= dcfifo_82q1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_82q1:auto_generated.rdclk
rdreq => dcfifo_82q1:auto_generated.rdreq
wrclk => dcfifo_82q1:auto_generated.wrclk
wrreq => dcfifo_82q1:auto_generated.wrreq
aclr => dcfifo_82q1:auto_generated.aclr
rdempty <= dcfifo_82q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_82q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_s5d1:fifo_ram.data_a[0]
data[1] => altsyncram_s5d1:fifo_ram.data_a[1]
data[2] => altsyncram_s5d1:fifo_ram.data_a[2]
data[3] => altsyncram_s5d1:fifo_ram.data_a[3]
data[4] => altsyncram_s5d1:fifo_ram.data_a[4]
data[5] => altsyncram_s5d1:fifo_ram.data_a[5]
data[6] => altsyncram_s5d1:fifo_ram.data_a[6]
data[7] => altsyncram_s5d1:fifo_ram.data_a[7]
q[0] <= altsyncram_s5d1:fifo_ram.q_b[0]
q[1] <= altsyncram_s5d1:fifo_ram.q_b[1]
q[2] <= altsyncram_s5d1:fifo_ram.q_b[2]
q[3] <= altsyncram_s5d1:fifo_ram.q_b[3]
q[4] <= altsyncram_s5d1:fifo_ram.q_b[4]
q[5] <= altsyncram_s5d1:fifo_ram.q_b[5]
q[6] <= altsyncram_s5d1:fifo_ram.q_b[6]
q[7] <= altsyncram_s5d1:fifo_ram.q_b[7]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_s5d1:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_s5d1:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe14.clock
clrn => dffpipe_re9:dffpipe14.clrn
d[0] => dffpipe_re9:dffpipe14.d[0]
d[1] => dffpipe_re9:dffpipe14.d[1]
d[2] => dffpipe_re9:dffpipe14.d[2]
d[3] => dffpipe_re9:dffpipe14.d[3]
d[4] => dffpipe_re9:dffpipe14.d[4]
d[5] => dffpipe_re9:dffpipe14.d[5]
d[6] => dffpipe_re9:dffpipe14.d[6]
d[7] => dffpipe_re9:dffpipe14.d[7]
d[8] => dffpipe_re9:dffpipe14.d[8]
d[9] => dffpipe_re9:dffpipe14.d[9]
d[10] => dffpipe_re9:dffpipe14.d[10]
d[11] => dffpipe_re9:dffpipe14.d[11]
q[0] <= dffpipe_re9:dffpipe14.q[0]
q[1] <= dffpipe_re9:dffpipe14.q[1]
q[2] <= dffpipe_re9:dffpipe14.q[2]
q[3] <= dffpipe_re9:dffpipe14.q[3]
q[4] <= dffpipe_re9:dffpipe14.q[4]
q[5] <= dffpipe_re9:dffpipe14.q[5]
q[6] <= dffpipe_re9:dffpipe14.q[6]
q[7] <= dffpipe_re9:dffpipe14.q[7]
q[8] <= dffpipe_re9:dffpipe14.q[8]
q[9] <= dffpipe_re9:dffpipe14.q[9]
q[10] <= dffpipe_re9:dffpipe14.q[10]
q[11] <= dffpipe_re9:dffpipe14.q[11]


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe17.clock
clrn => dffpipe_se9:dffpipe17.clrn
d[0] => dffpipe_se9:dffpipe17.d[0]
d[1] => dffpipe_se9:dffpipe17.d[1]
d[2] => dffpipe_se9:dffpipe17.d[2]
d[3] => dffpipe_se9:dffpipe17.d[3]
d[4] => dffpipe_se9:dffpipe17.d[4]
d[5] => dffpipe_se9:dffpipe17.d[5]
d[6] => dffpipe_se9:dffpipe17.d[6]
d[7] => dffpipe_se9:dffpipe17.d[7]
d[8] => dffpipe_se9:dffpipe17.d[8]
d[9] => dffpipe_se9:dffpipe17.d[9]
d[10] => dffpipe_se9:dffpipe17.d[10]
d[11] => dffpipe_se9:dffpipe17.d[11]
q[0] <= dffpipe_se9:dffpipe17.q[0]
q[1] <= dffpipe_se9:dffpipe17.q[1]
q[2] <= dffpipe_se9:dffpipe17.q[2]
q[3] <= dffpipe_se9:dffpipe17.q[3]
q[4] <= dffpipe_se9:dffpipe17.q[4]
q[5] <= dffpipe_se9:dffpipe17.q[5]
q[6] <= dffpipe_se9:dffpipe17.q[6]
q[7] <= dffpipe_se9:dffpipe17.q[7]
q[8] <= dffpipe_se9:dffpipe17.q[8]
q[9] <= dffpipe_se9:dffpipe17.q[9]
q[10] <= dffpipe_se9:dffpipe17.q[10]
q[11] <= dffpipe_se9:dffpipe17.q[11]


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe19a[11].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo
i_rst => i_rst.IN1
i_clk_din => i_clk_din.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_write => i_write.IN1
i_clk_dout => i_clk_dout.IN1
o_data[0] <= dcfifo:dcfifo8bx2048.q
o_data[1] <= dcfifo:dcfifo8bx2048.q
o_data[2] <= dcfifo:dcfifo8bx2048.q
o_data[3] <= dcfifo:dcfifo8bx2048.q
o_data[4] <= dcfifo:dcfifo8bx2048.q
o_data[5] <= dcfifo:dcfifo8bx2048.q
o_data[6] <= dcfifo:dcfifo8bx2048.q
o_data[7] <= dcfifo:dcfifo8bx2048.q
i_read => i_read.IN1
o_empty <= dcfifo:dcfifo8bx2048.rdempty
o_full <= dcfifo:dcfifo8bx2048.wrfull


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048
data[0] => dcfifo_82q1:auto_generated.data[0]
data[1] => dcfifo_82q1:auto_generated.data[1]
data[2] => dcfifo_82q1:auto_generated.data[2]
data[3] => dcfifo_82q1:auto_generated.data[3]
data[4] => dcfifo_82q1:auto_generated.data[4]
data[5] => dcfifo_82q1:auto_generated.data[5]
data[6] => dcfifo_82q1:auto_generated.data[6]
data[7] => dcfifo_82q1:auto_generated.data[7]
q[0] <= dcfifo_82q1:auto_generated.q[0]
q[1] <= dcfifo_82q1:auto_generated.q[1]
q[2] <= dcfifo_82q1:auto_generated.q[2]
q[3] <= dcfifo_82q1:auto_generated.q[3]
q[4] <= dcfifo_82q1:auto_generated.q[4]
q[5] <= dcfifo_82q1:auto_generated.q[5]
q[6] <= dcfifo_82q1:auto_generated.q[6]
q[7] <= dcfifo_82q1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_82q1:auto_generated.rdclk
rdreq => dcfifo_82q1:auto_generated.rdreq
wrclk => dcfifo_82q1:auto_generated.wrclk
wrreq => dcfifo_82q1:auto_generated.wrreq
aclr => dcfifo_82q1:auto_generated.aclr
rdempty <= dcfifo_82q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_82q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_s5d1:fifo_ram.data_a[0]
data[1] => altsyncram_s5d1:fifo_ram.data_a[1]
data[2] => altsyncram_s5d1:fifo_ram.data_a[2]
data[3] => altsyncram_s5d1:fifo_ram.data_a[3]
data[4] => altsyncram_s5d1:fifo_ram.data_a[4]
data[5] => altsyncram_s5d1:fifo_ram.data_a[5]
data[6] => altsyncram_s5d1:fifo_ram.data_a[6]
data[7] => altsyncram_s5d1:fifo_ram.data_a[7]
q[0] <= altsyncram_s5d1:fifo_ram.q_b[0]
q[1] <= altsyncram_s5d1:fifo_ram.q_b[1]
q[2] <= altsyncram_s5d1:fifo_ram.q_b[2]
q[3] <= altsyncram_s5d1:fifo_ram.q_b[3]
q[4] <= altsyncram_s5d1:fifo_ram.q_b[4]
q[5] <= altsyncram_s5d1:fifo_ram.q_b[5]
q[6] <= altsyncram_s5d1:fifo_ram.q_b[6]
q[7] <= altsyncram_s5d1:fifo_ram.q_b[7]
rdclk => a_graycounter_pv6:rdptr_g1p.clock
rdclk => altsyncram_s5d1:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ldc:wrptr_g1p.clock
wrclk => altsyncram_s5d1:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe14.clock
clrn => dffpipe_re9:dffpipe14.clrn
d[0] => dffpipe_re9:dffpipe14.d[0]
d[1] => dffpipe_re9:dffpipe14.d[1]
d[2] => dffpipe_re9:dffpipe14.d[2]
d[3] => dffpipe_re9:dffpipe14.d[3]
d[4] => dffpipe_re9:dffpipe14.d[4]
d[5] => dffpipe_re9:dffpipe14.d[5]
d[6] => dffpipe_re9:dffpipe14.d[6]
d[7] => dffpipe_re9:dffpipe14.d[7]
d[8] => dffpipe_re9:dffpipe14.d[8]
d[9] => dffpipe_re9:dffpipe14.d[9]
d[10] => dffpipe_re9:dffpipe14.d[10]
d[11] => dffpipe_re9:dffpipe14.d[11]
q[0] <= dffpipe_re9:dffpipe14.q[0]
q[1] <= dffpipe_re9:dffpipe14.q[1]
q[2] <= dffpipe_re9:dffpipe14.q[2]
q[3] <= dffpipe_re9:dffpipe14.q[3]
q[4] <= dffpipe_re9:dffpipe14.q[4]
q[5] <= dffpipe_re9:dffpipe14.q[5]
q[6] <= dffpipe_re9:dffpipe14.q[6]
q[7] <= dffpipe_re9:dffpipe14.q[7]
q[8] <= dffpipe_re9:dffpipe14.q[8]
q[9] <= dffpipe_re9:dffpipe14.q[9]
q[10] <= dffpipe_re9:dffpipe14.q[10]
q[11] <= dffpipe_re9:dffpipe14.q[11]


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe17.clock
clrn => dffpipe_se9:dffpipe17.clrn
d[0] => dffpipe_se9:dffpipe17.d[0]
d[1] => dffpipe_se9:dffpipe17.d[1]
d[2] => dffpipe_se9:dffpipe17.d[2]
d[3] => dffpipe_se9:dffpipe17.d[3]
d[4] => dffpipe_se9:dffpipe17.d[4]
d[5] => dffpipe_se9:dffpipe17.d[5]
d[6] => dffpipe_se9:dffpipe17.d[6]
d[7] => dffpipe_se9:dffpipe17.d[7]
d[8] => dffpipe_se9:dffpipe17.d[8]
d[9] => dffpipe_se9:dffpipe17.d[9]
d[10] => dffpipe_se9:dffpipe17.d[10]
d[11] => dffpipe_se9:dffpipe17.d[11]
q[0] <= dffpipe_se9:dffpipe17.q[0]
q[1] <= dffpipe_se9:dffpipe17.q[1]
q[2] <= dffpipe_se9:dffpipe17.q[2]
q[3] <= dffpipe_se9:dffpipe17.q[3]
q[4] <= dffpipe_se9:dffpipe17.q[4]
q[5] <= dffpipe_se9:dffpipe17.q[5]
q[6] <= dffpipe_se9:dffpipe17.q[6]
q[7] <= dffpipe_se9:dffpipe17.q[7]
q[8] <= dffpipe_se9:dffpipe17.q[8]
q[9] <= dffpipe_se9:dffpipe17.q[9]
q[10] <= dffpipe_se9:dffpipe17.q[10]
q[11] <= dffpipe_se9:dffpipe17.q[11]


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
d[10] => dffe18a[10].IN0
d[11] => dffe18a[11].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe19a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe19a[11].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx
i_clk => i_clk.IN1
i_rst => i_rst.IN1
i_etype[0] => header.ethertype[8].DATAIN
i_etype[1] => header.ethertype[9].DATAIN
i_etype[2] => header.ethertype[10].DATAIN
i_etype[3] => header.ethertype[11].DATAIN
i_etype[4] => header.ethertype[12].DATAIN
i_etype[5] => header.ethertype[13].DATAIN
i_etype[6] => header.ethertype[14].DATAIN
i_etype[7] => header.ethertype[15].DATAIN
i_etype[8] => header.ethertype[0].DATAIN
i_etype[9] => header.ethertype[1].DATAIN
i_etype[10] => header.ethertype[2].DATAIN
i_etype[11] => header.ethertype[3].DATAIN
i_etype[12] => header.ethertype[4].DATAIN
i_etype[13] => header.ethertype[5].DATAIN
i_etype[14] => header.ethertype[6].DATAIN
i_etype[15] => header.ethertype[7].DATAIN
i_dst_mac[5][0][0] => header.DATAA
i_dst_mac[5][0][1] => header.DATAA
i_dst_mac[5][1][0] => header.DATAA
i_dst_mac[5][1][1] => header.DATAA
i_dst_mac[5][2][0] => header.DATAA
i_dst_mac[5][2][1] => header.DATAA
i_dst_mac[5][3][0] => header.DATAA
i_dst_mac[5][3][1] => header.DATAA
i_dst_mac[4][0][0] => header.DATAA
i_dst_mac[4][0][1] => header.DATAA
i_dst_mac[4][1][0] => header.DATAA
i_dst_mac[4][1][1] => header.DATAA
i_dst_mac[4][2][0] => header.DATAA
i_dst_mac[4][2][1] => header.DATAA
i_dst_mac[4][3][0] => header.DATAA
i_dst_mac[4][3][1] => header.DATAA
i_dst_mac[3][0][0] => header.DATAA
i_dst_mac[3][0][1] => header.DATAA
i_dst_mac[3][1][0] => header.DATAA
i_dst_mac[3][1][1] => header.DATAA
i_dst_mac[3][2][0] => header.DATAA
i_dst_mac[3][2][1] => header.DATAA
i_dst_mac[3][3][0] => header.DATAA
i_dst_mac[3][3][1] => header.DATAA
i_dst_mac[2][0][0] => header.DATAA
i_dst_mac[2][0][1] => header.DATAA
i_dst_mac[2][1][0] => header.DATAA
i_dst_mac[2][1][1] => header.DATAA
i_dst_mac[2][2][0] => header.DATAA
i_dst_mac[2][2][1] => header.DATAA
i_dst_mac[2][3][0] => header.DATAA
i_dst_mac[2][3][1] => header.DATAA
i_dst_mac[1][0][0] => header.DATAA
i_dst_mac[1][0][1] => header.DATAA
i_dst_mac[1][1][0] => header.DATAA
i_dst_mac[1][1][1] => header.DATAA
i_dst_mac[1][2][0] => header.DATAA
i_dst_mac[1][2][1] => header.DATAA
i_dst_mac[1][3][0] => header.DATAA
i_dst_mac[1][3][1] => header.DATAA
i_dst_mac[0][0][0] => header.DATAA
i_dst_mac[0][0][1] => header.DATAA
i_dst_mac[0][1][0] => header.DATAA
i_dst_mac[0][1][1] => header.DATAA
i_dst_mac[0][2][0] => header.DATAA
i_dst_mac[0][2][1] => header.DATAA
i_dst_mac[0][3][0] => header.DATAA
i_dst_mac[0][3][1] => header.DATAA
i_valid => start.IN1
i_valid => valid_d.DATAA
i_valid => always3.IN1
i_data[0] => pbits[0][0].DATAIN
i_data[1] => pbits[0][1].DATAIN
i_data[2] => pbits[1][0].DATAIN
i_data[3] => pbits[1][1].DATAIN
i_data[4] => pbits[2][0].DATAIN
i_data[5] => pbits[2][1].DATAIN
i_data[6] => pbits[3][0].DATAIN
i_data[7] => pbits[3][1].DATAIN
o_req <= d_req.DB_MAX_OUTPUT_PORT_TYPE
o_busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
o_txd[0] <= txd[0].DB_MAX_OUTPUT_PORT_TYPE
o_txd[1] <= txd[1].DB_MAX_OUTPUT_PORT_TYPE
o_txen <= txen[0].DB_MAX_OUTPUT_PORT_TYPE


|top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc
clk => eop_out~reg0.CLK
clk => sop_out~reg0.CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => c_r[15][1].CLK
clk => c_r[15][0].CLK
clk => c_r[14][1].CLK
clk => c_r[14][0].CLK
clk => c_r[13][1].CLK
clk => c_r[13][0].CLK
clk => c_r[12][1].CLK
clk => c_r[12][0].CLK
clk => c_r[11][1].CLK
clk => c_r[11][0].CLK
clk => c_r[10][1].CLK
clk => c_r[10][0].CLK
clk => c_r[9][1].CLK
clk => c_r[9][0].CLK
clk => c_r[8][1].CLK
clk => c_r[8][0].CLK
clk => c_r[7][1].CLK
clk => c_r[7][0].CLK
clk => c_r[6][1].CLK
clk => c_r[6][0].CLK
clk => c_r[5][1].CLK
clk => c_r[5][0].CLK
clk => c_r[4][1].CLK
clk => c_r[4][0].CLK
clk => c_r[3][1].CLK
clk => c_r[3][0].CLK
clk => c_r[2][1].CLK
clk => c_r[2][0].CLK
clk => c_r[1][1].CLK
clk => c_r[1][0].CLK
clk => c_r[0][1].CLK
clk => c_r[0][0].CLK
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
clk => c[4].CLK
clk => c[5].CLK
clk => c[6].CLK
clk => c[7].CLK
clk => c[8].CLK
clk => c[9].CLK
clk => c[10].CLK
clk => c[11].CLK
clk => c[12].CLK
clk => c[13].CLK
clk => c[14].CLK
clk => c[15].CLK
clk => c[16].CLK
clk => c[17].CLK
clk => c[18].CLK
clk => c[19].CLK
clk => c[20].CLK
clk => c[21].CLK
clk => c[22].CLK
clk => c[23].CLK
clk => c[24].CLK
clk => c[25].CLK
clk => c[26].CLK
clk => c[27].CLK
clk => c[28].CLK
clk => c[29].CLK
clk => c[30].CLK
clk => c[31].CLK
clk => d_r[0].CLK
clk => d_r[1].CLK
clk => eop_r.CLK
clk => sop_r.CLK
clk => state~1.DATAIN
rst => eop_out~reg0.ACLR
rst => sop_out~reg0.ACLR
rst => eop_r.ACLR
rst => sop_r.ACLR
rst => state~3.DATAIN
d[0] => fb1.IN1
d[0] => d_r[0].DATAIN
d[1] => fb0.IN1
d[1] => d_r[1].DATAIN
sop => sop_r.DATAIN
sop => Selector1.IN2
sop => Selector0.IN1
sop => always3.IN0
eop => eop_r.DATAIN
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sop_out <= sop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
eop_out <= eop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|control:main
i_clk => i_clk.IN2
i_rst => i_rst.IN2
o_link <= task_manager:task_manager.o_link
i_eth_rdata[0] => i_eth_rdata[0].IN1
i_eth_rdata[1] => i_eth_rdata[1].IN1
i_eth_rdata[2] => i_eth_rdata[2].IN1
i_eth_rdata[3] => i_eth_rdata[3].IN1
i_eth_rdata[4] => i_eth_rdata[4].IN1
i_eth_rdata[5] => i_eth_rdata[5].IN1
i_eth_rdata[6] => i_eth_rdata[6].IN1
i_eth_rdata[7] => i_eth_rdata[7].IN1
i_eth_rready => i_eth_rready.IN1
o_eth_rreq <= task_manager:task_manager.o_rreq
o_eth_wdata[0] <= task_manager:task_manager.o_wdata
o_eth_wdata[1] <= task_manager:task_manager.o_wdata
o_eth_wdata[2] <= task_manager:task_manager.o_wdata
o_eth_wdata[3] <= task_manager:task_manager.o_wdata
o_eth_wdata[4] <= task_manager:task_manager.o_wdata
o_eth_wdata[5] <= task_manager:task_manager.o_wdata
o_eth_wdata[6] <= task_manager:task_manager.o_wdata
o_eth_wdata[7] <= task_manager:task_manager.o_wdata
i_eth_wready => i_eth_wready.IN1
o_eth_wvalid <= task_manager:task_manager.o_wvalid
i_uart_rdata[0] => i_uart_rdata[0].IN1
i_uart_rdata[1] => i_uart_rdata[1].IN1
i_uart_rdata[2] => i_uart_rdata[2].IN1
i_uart_rdata[3] => i_uart_rdata[3].IN1
i_uart_rdata[4] => i_uart_rdata[4].IN1
i_uart_rdata[5] => i_uart_rdata[5].IN1
i_uart_rdata[6] => i_uart_rdata[6].IN1
i_uart_rdata[7] => i_uart_rdata[7].IN1
i_uart_rready => i_uart_rready.IN1
o_uart_rreq <= debug_port:debug_port.o_rreq
o_uart_wdata[0] <= debug_port:debug_port.o_wdata
o_uart_wdata[1] <= debug_port:debug_port.o_wdata
o_uart_wdata[2] <= debug_port:debug_port.o_wdata
o_uart_wdata[3] <= debug_port:debug_port.o_wdata
o_uart_wdata[4] <= debug_port:debug_port.o_wdata
o_uart_wdata[5] <= debug_port:debug_port.o_wdata
o_uart_wdata[6] <= debug_port:debug_port.o_wdata
o_uart_wdata[7] <= debug_port:debug_port.o_wdata
i_uart_wready => always0.IN1
o_uart_wvalid <= debug_port:debug_port.o_wvalid


|top|control:main|task_manager:task_manager
i_clk => mhp:protocol.i_clk
i_clk => send.CLK
i_clk => link.CLK
i_clk => state~4.DATAIN
i_rst => link.OUTPUTSELECT
i_rst => send.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => mhp:protocol.i_rst
o_link <= link.DB_MAX_OUTPUT_PORT_TYPE
i_rdata[0] => mhp:protocol.i_rdata[0]
i_rdata[1] => mhp:protocol.i_rdata[1]
i_rdata[2] => mhp:protocol.i_rdata[2]
i_rdata[3] => mhp:protocol.i_rdata[3]
i_rdata[4] => mhp:protocol.i_rdata[4]
i_rdata[5] => mhp:protocol.i_rdata[5]
i_rdata[6] => mhp:protocol.i_rdata[6]
i_rdata[7] => mhp:protocol.i_rdata[7]
i_rready => mhp:protocol.i_rready
o_rreq <= mhp:protocol.o_rreq
o_wdata[0] <= mhp:protocol.o_wdata[0]
o_wdata[1] <= mhp:protocol.o_wdata[1]
o_wdata[2] <= mhp:protocol.o_wdata[2]
o_wdata[3] <= mhp:protocol.o_wdata[3]
o_wdata[4] <= mhp:protocol.o_wdata[4]
o_wdata[5] <= mhp:protocol.o_wdata[5]
o_wdata[6] <= mhp:protocol.o_wdata[6]
o_wdata[7] <= mhp:protocol.o_wdata[7]
i_wready => mhp:protocol.i_wready
o_wvalid <= mhp:protocol.o_wvalid


|top|control:main|task_manager:task_manager|mhp:protocol
i_clk => r_req.CLK
i_clk => w_valid.CLK
i_clk => w_data[0].CLK
i_clk => w_data[1].CLK
i_clk => w_data[2].CLK
i_clk => w_data[3].CLK
i_clk => w_data[4].CLK
i_clk => w_data[5].CLK
i_clk => w_data[6].CLK
i_clk => w_data[7].CLK
i_clk => done.CLK
i_clk => state~4.DATAIN
i_rst => done.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_data.OUTPUTSELECT
i_rst => w_valid.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => r_req.ENA
i_send => ~NO_FANOUT~
o_done <= done.DB_MAX_OUTPUT_PORT_TYPE
i_rdata[0] => ~NO_FANOUT~
i_rdata[1] => ~NO_FANOUT~
i_rdata[2] => ~NO_FANOUT~
i_rdata[3] => ~NO_FANOUT~
i_rdata[4] => ~NO_FANOUT~
i_rdata[5] => ~NO_FANOUT~
i_rdata[6] => ~NO_FANOUT~
i_rdata[7] => ~NO_FANOUT~
i_rready => state.OUTPUTSELECT
i_rready => state.OUTPUTSELECT
i_rready => state.OUTPUTSELECT
i_rready => done.OUTPUTSELECT
i_rready => state.OUTPUTSELECT
i_rready => state.OUTPUTSELECT
i_rready => state.OUTPUTSELECT
i_rready => Selector2.IN0
o_rreq <= r_req.DB_MAX_OUTPUT_PORT_TYPE
o_wdata[0] <= w_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[1] <= w_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[2] <= w_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[3] <= w_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[4] <= w_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[5] <= w_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[6] <= w_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[7] <= w_data[7].DB_MAX_OUTPUT_PORT_TYPE
i_wready => w_valid.OUTPUTSELECT
i_wready => state.OUTPUTSELECT
i_wready => state.OUTPUTSELECT
i_wready => state.OUTPUTSELECT
o_wvalid <= w_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|control:main|debug_port:debug_port
i_clk => wvalid.CLK
i_clk => wdata[0].CLK
i_clk => wdata[1].CLK
i_clk => wdata[2].CLK
i_clk => wdata[3].CLK
i_clk => wdata[4].CLK
i_clk => wdata[5].CLK
i_clk => wdata[6].CLK
i_clk => wdata[7].CLK
i_clk => state~5.DATAIN
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => state.OUTPUTSELECT
i_rst => wdata[7].ENA
i_rst => wdata[6].ENA
i_rst => wdata[5].ENA
i_rst => wdata[4].ENA
i_rst => wdata[3].ENA
i_rst => wdata[2].ENA
i_rst => wdata[1].ENA
i_rst => wdata[0].ENA
i_rst => wvalid.ENA
debugToPC[0] => Selector7.IN2
debugToPC[1] => Selector6.IN2
debugToPC[2] => Selector5.IN2
debugToPC[3] => Selector4.IN2
debugToPC[4] => Selector3.IN2
debugToPC[5] => Selector2.IN2
debugToPC[6] => Selector1.IN2
debugToPC[7] => Selector0.IN2
debugToPCRdy => state.OUTPUTSELECT
debugToPCRdy => state.OUTPUTSELECT
debugToPCRdy => state.OUTPUTSELECT
debugToPCRdy => state.OUTPUTSELECT
i_rdata[0] => ~NO_FANOUT~
i_rdata[1] => ~NO_FANOUT~
i_rdata[2] => ~NO_FANOUT~
i_rdata[3] => ~NO_FANOUT~
i_rdata[4] => ~NO_FANOUT~
i_rdata[5] => ~NO_FANOUT~
i_rdata[6] => ~NO_FANOUT~
i_rdata[7] => ~NO_FANOUT~
i_rready => ~NO_FANOUT~
o_rreq <= <GND>
i_wready => ~NO_FANOUT~
o_wdata[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_wdata[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_wvalid <= wvalid.DB_MAX_OUTPUT_PORT_TYPE


