Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  2 15:52:51 2020
| Host         : HaoYuan-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: dev1/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dev2/sclk_reg/Q (HIGH)

 There are 179 register/latch pins with no clock driven by root clock pin: nolabel_line81/New_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 500 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.398        0.000                      0                  151        0.234        0.000                      0                  151        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.398        0.000                      0                  151        0.234        0.000                      0                  151        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.052ns (31.063%)  route 4.554ns (68.937%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  cycle_reg[1]/Q
                         net (fo=37, routed)          0.921     6.427    cycle_reg__0[1]
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.327     6.754 r  seg[0]_i_20/O
                         net (fo=1, routed)           0.295     7.049    seg[0]_i_20_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.332     7.381 r  seg[0]_i_18/O
                         net (fo=1, routed)           0.425     7.807    seg[0]_i_18_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.931 r  seg[0]_i_13/O
                         net (fo=1, routed)           0.502     8.433    seg[0]_i_13_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.557 f  seg[0]_i_9/O
                         net (fo=5, routed)           0.999     9.556    seg[0]_i_9_n_0
    SLICE_X54Y32         LUT3 (Prop_lut3_I2_O)        0.150     9.706 r  seg[0]_i_16/O
                         net (fo=1, routed)           0.452    10.158    seg[0]_i_16_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I3_O)        0.328    10.486 r  seg[0]_i_11/O
                         net (fo=1, routed)           0.466    10.952    seg[0]_i_11_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.076 r  seg[0]_i_7/O
                         net (fo=1, routed)           0.493    11.569    seg[0]_i_7_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.000    11.693    seg[0]_i_3_n_0
    SLICE_X54Y32         FDSE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X54Y32         FDSE                                         r  seg_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDSE (Setup_fdse_C_D)        0.081    15.091    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.601ns  (logic 1.784ns (27.027%)  route 4.817ns (72.973%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cycle_reg[0]/Q
                         net (fo=38, routed)          1.427     6.970    cycle_reg__0[0]
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  seg[4]_i_14/O
                         net (fo=2, routed)           0.463     7.557    seg[4]_i_14_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I4_O)        0.150     7.707 f  seg[4]_i_13/O
                         net (fo=2, routed)           0.317     8.024    seg[4]_i_13_n_0
    SLICE_X55Y38         LUT6 (Prop_lut6_I5_O)        0.328     8.352 r  seg[4]_i_7/O
                         net (fo=2, routed)           0.375     8.727    seg[4]_i_7_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124     8.851 r  seg[3]_i_3/O
                         net (fo=6, routed)           1.049     9.900    seg[3]_i_3_n_0
    SLICE_X56Y33         LUT4 (Prop_lut4_I0_O)        0.150    10.050 f  seg[3]_i_11/O
                         net (fo=1, routed)           0.681    10.731    seg[3]_i_11_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I1_O)        0.328    11.059 r  seg[3]_i_5/O
                         net (fo=1, routed)           0.505    11.564    seg[3]_i_5_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.688 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.688    seg[3]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.511    14.852    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  seg_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    15.106    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.462ns (22.606%)  route 5.005ns (77.394%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  count1_reg[1]/Q
                         net (fo=31, routed)          0.971     6.478    count1[1]
    SLICE_X54Y37         LUT3 (Prop_lut3_I0_O)        0.299     6.777 f  an[3]_i_14/O
                         net (fo=9, routed)           0.700     7.477    an[3]_i_14_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  seg[2]_i_19/O
                         net (fo=1, routed)           0.737     8.337    seg[2]_i_19_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.461 r  seg[2]_i_18/O
                         net (fo=1, routed)           0.571     9.032    seg[2]_i_18_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.156 r  seg[2]_i_11/O
                         net (fo=5, routed)           0.973    10.129    seg[2]_i_11_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.253 f  seg[2]_i_13/O
                         net (fo=1, routed)           0.622    10.874    seg[2]_i_13_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.998 r  seg[2]_i_9/O
                         net (fo=1, routed)           0.433    11.432    seg[2]_i_9_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.556 r  seg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.556    seg[2]_i_3_n_0
    SLICE_X57Y31         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.443    14.784    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  seg_reg[2]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.031    15.053    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.678ns (26.792%)  route 4.585ns (73.208%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  cycle_reg[0]/Q
                         net (fo=38, routed)          1.427     6.970    cycle_reg__0[0]
    SLICE_X56Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.094 r  seg[4]_i_14/O
                         net (fo=2, routed)           0.463     7.557    seg[4]_i_14_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I4_O)        0.150     7.707 f  seg[4]_i_13/O
                         net (fo=2, routed)           0.455     8.162    seg[4]_i_13_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.328     8.490 r  seg[5]_i_8/O
                         net (fo=1, routed)           0.670     9.160    seg[5]_i_8_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.284 f  seg[5]_i_2/O
                         net (fo=6, routed)           0.968    10.252    seg[5]_i_2_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  seg[5]_i_18/O
                         net (fo=1, routed)           0.161    10.537    seg[5]_i_18_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  seg[5]_i_9/O
                         net (fo=1, routed)           0.280    10.941    seg[5]_i_9_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.065 r  seg[5]_i_4/O
                         net (fo=1, routed)           0.162    11.226    seg[5]_i_4_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.350 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.350    seg[5]_i_1_n_0
    SLICE_X58Y32         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.510    14.851    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  seg_reg[5]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.029    15.105    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.386ns (22.493%)  route 4.776ns (77.507%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  count_reg[0]/Q
                         net (fo=16, routed)          1.279     6.885    count[0]
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.009 f  seg[6]_i_21/O
                         net (fo=3, routed)           0.469     7.477    seg[6]_i_21_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  seg[6]_i_30/O
                         net (fo=1, routed)           0.407     8.008    seg[6]_i_30_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.132 f  seg[6]_i_20/O
                         net (fo=1, routed)           0.433     8.565    seg[6]_i_20_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.689 f  seg[6]_i_10/O
                         net (fo=7, routed)           0.836     9.526    seg[6]_i_10_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.650 f  seg[6]_i_28/O
                         net (fo=1, routed)           0.670    10.320    seg[6]_i_28_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  seg[6]_i_14/O
                         net (fo=1, routed)           0.682    11.126    seg[6]_i_14_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.250 r  seg[6]_i_3/O
                         net (fo=1, routed)           0.000    11.250    seg[6]_i_3_n_0
    SLICE_X57Y34         FDSE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y34         FDSE                                         r  seg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y34         FDSE (Setup_fdse_C_D)        0.029    15.042    seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 COUNT2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.428ns (25.831%)  route 4.100ns (74.169%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  COUNT2_reg[18]/Q
                         net (fo=2, routed)           0.815     6.355    COUNT3_reg[18]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  cycle1[3]_i_8/O
                         net (fo=1, routed)           0.441     6.919    cycle1[3]_i_8_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.043 f  cycle1[3]_i_7/O
                         net (fo=1, routed)           0.444     7.487    cycle1[3]_i_7_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.611 f  cycle1[3]_i_5/O
                         net (fo=1, routed)           0.559     8.171    cycle1[3]_i_5_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.295 r  cycle1[3]_i_3/O
                         net (fo=2, routed)           0.795     9.090    cycle1[3]_i_3_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.150     9.240 r  cycle[3]_i_3/O
                         net (fo=5, routed)           0.458     9.698    cycle[3]_i_3_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.024 r  cycle[3]_i_1/O
                         net (fo=4, routed)           0.587    10.612    cycle0
    SLICE_X53Y36         FDRE                                         r  cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.808    cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 COUNT2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.428ns (25.831%)  route 4.100ns (74.169%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  COUNT2_reg[18]/Q
                         net (fo=2, routed)           0.815     6.355    COUNT3_reg[18]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  cycle1[3]_i_8/O
                         net (fo=1, routed)           0.441     6.919    cycle1[3]_i_8_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.043 f  cycle1[3]_i_7/O
                         net (fo=1, routed)           0.444     7.487    cycle1[3]_i_7_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.611 f  cycle1[3]_i_5/O
                         net (fo=1, routed)           0.559     8.171    cycle1[3]_i_5_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.295 r  cycle1[3]_i_3/O
                         net (fo=2, routed)           0.795     9.090    cycle1[3]_i_3_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.150     9.240 r  cycle[3]_i_3/O
                         net (fo=5, routed)           0.458     9.698    cycle[3]_i_3_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.024 r  cycle[3]_i_1/O
                         net (fo=4, routed)           0.587    10.612    cycle0
    SLICE_X53Y36         FDRE                                         r  cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.808    cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 COUNT2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.428ns (25.831%)  route 4.100ns (74.169%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  COUNT2_reg[18]/Q
                         net (fo=2, routed)           0.815     6.355    COUNT3_reg[18]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  cycle1[3]_i_8/O
                         net (fo=1, routed)           0.441     6.919    cycle1[3]_i_8_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.043 f  cycle1[3]_i_7/O
                         net (fo=1, routed)           0.444     7.487    cycle1[3]_i_7_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.611 f  cycle1[3]_i_5/O
                         net (fo=1, routed)           0.559     8.171    cycle1[3]_i_5_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.295 r  cycle1[3]_i_3/O
                         net (fo=2, routed)           0.795     9.090    cycle1[3]_i_3_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.150     9.240 r  cycle[3]_i_3/O
                         net (fo=5, routed)           0.458     9.698    cycle[3]_i_3_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.024 r  cycle[3]_i_1/O
                         net (fo=4, routed)           0.587    10.612    cycle0
    SLICE_X53Y36         FDRE                                         r  cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.808    cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 COUNT2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.428ns (25.831%)  route 4.100ns (74.169%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.562     5.083    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  COUNT2_reg[18]/Q
                         net (fo=2, routed)           0.815     6.355    COUNT3_reg[18]
    SLICE_X48Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  cycle1[3]_i_8/O
                         net (fo=1, routed)           0.441     6.919    cycle1[3]_i_8_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.043 f  cycle1[3]_i_7/O
                         net (fo=1, routed)           0.444     7.487    cycle1[3]_i_7_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.611 f  cycle1[3]_i_5/O
                         net (fo=1, routed)           0.559     8.171    cycle1[3]_i_5_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.295 r  cycle1[3]_i_3/O
                         net (fo=2, routed)           0.795     9.090    cycle1[3]_i_3_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.150     9.240 r  cycle[3]_i_3/O
                         net (fo=5, routed)           0.458     9.698    cycle[3]_i_3_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.024 r  cycle[3]_i_1/O
                         net (fo=4, routed)           0.587    10.612    cycle0
    SLICE_X53Y36         FDRE                                         r  cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  cycle_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.808    cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 count4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.704ns (13.918%)  route 4.354ns (86.082%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  count4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  count4_reg[2]/Q
                         net (fo=51, routed)          2.161     7.702    count4[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.826 r  seg[6]_i_4/O
                         net (fo=10, routed)          1.316     9.142    seg[6]_i_4_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.266 r  seg[6]_i_1/O
                         net (fo=4, routed)           0.877    10.143    seg[6]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  seg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.443    14.784    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  seg_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.485    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 count4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  count4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  count4_reg[1]/Q
                         net (fo=51, routed)          0.099     1.672    count4[1]
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.099     1.771 r  count4[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    count4[2]_i_1_n_0
    SLICE_X55Y34         FDRE                                         r  count4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  count4_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y34         FDRE (Hold_fdre_C_D)         0.092     1.537    count4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 COUNT2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.558     1.441    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  COUNT2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  COUNT2_reg[7]/Q
                         net (fo=2, routed)           0.117     1.699    COUNT3_reg[7]
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  COUNT2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    COUNT2_reg[4]_i_1_n_4
    SLICE_X49Y30         FDRE                                         r  COUNT2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.826     1.953    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  COUNT2_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    COUNT2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 COUNT2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  COUNT2_reg[19]/Q
                         net (fo=2, routed)           0.117     1.702    COUNT3_reg[19]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  COUNT2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    COUNT2_reg[16]_i_1_n_4
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  COUNT2_reg[19]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    COUNT2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 COUNT2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  COUNT2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  COUNT2_reg[23]/Q
                         net (fo=2, routed)           0.118     1.704    COUNT3_reg[23]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  COUNT2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    COUNT2_reg[20]_i_1_n_4
    SLICE_X49Y34         FDRE                                         r  COUNT2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  COUNT2_reg[23]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    COUNT2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 COUNT2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  COUNT2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  COUNT2_reg[15]/Q
                         net (fo=2, routed)           0.119     1.703    COUNT3_reg[15]
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  COUNT2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    COUNT2_reg[12]_i_1_n_4
    SLICE_X49Y32         FDRE                                         r  COUNT2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.955    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  COUNT2_reg[15]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    COUNT2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dev1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev1/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    dev1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  dev1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dev1/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.119     1.707    dev1/COUNT[4]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  dev1/COUNT1_carry/O[3]
                         net (fo=1, routed)           0.000     1.815    dev1/COUNT1_carry_n_4
    SLICE_X47Y45         FDRE                                         r  dev1/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.961    dev1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  dev1/COUNT_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.105     1.552    dev1/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dev1/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev1/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    dev1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  dev1/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  dev1/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.119     1.707    dev1/COUNT[8]
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  dev1/COUNT1_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    dev1/COUNT1_carry__0_n_4
    SLICE_X47Y46         FDRE                                         r  dev1/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.961    dev1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  dev1/COUNT_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.105     1.552    dev1/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 COUNT2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.559     1.442    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  COUNT2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  COUNT2_reg[11]/Q
                         net (fo=2, routed)           0.120     1.703    COUNT3_reg[11]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  COUNT2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    COUNT2_reg[8]_i_1_n_4
    SLICE_X49Y31         FDRE                                         r  COUNT2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.827     1.954    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  COUNT2_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    COUNT2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 COUNT2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.557     1.440    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  COUNT2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  COUNT2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.701    COUNT3_reg[3]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  COUNT2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    COUNT2_reg[0]_i_1_n_4
    SLICE_X49Y29         FDRE                                         r  COUNT2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.952    CLK100MHZ_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  COUNT2_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.105     1.545    COUNT2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  COUNT_reg[10]/Q
                         net (fo=2, routed)           0.125     1.733    COUNT4_reg[10]
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    COUNT_reg[8]_i_1_n_5
    SLICE_X50Y32         FDRE                                         r  COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    CLK100MHZ_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  COUNT_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   COUNT2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y31   COUNT2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y31   COUNT2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   COUNT2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   COUNT2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   COUNT2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y32   COUNT2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   COUNT2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y33   COUNT2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   count4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   count4_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   count4_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   cycle1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   cycle1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cycle_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cycle_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   cycle_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   COUNT2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   COUNT2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   COUNT2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   COUNT2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   COUNT2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   COUNT2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   COUNT2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   COUNT2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   COUNT2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   COUNT2_reg[3]/C



