http://scholar.google.com/scholar?hl=en&q=R.+Anigundi%2C+H.+Sun%2C+J.+Q.+Lu%2C+K.+Rose%2C+and+T.+Zhang.+2009.+Architecture+design+exploration+of+three-dimensional+%283D%29+integrated+DRAM.+In+Proceedings+of+the+10th+International+Symposium+on+Quality+of+Electronic+Design.+86%2D%2D90.+10.1109%2FISQED.2009.4810274+
http://scholar.google.com/scholar?hl=en&q=I.+Bayraktaroglu%2C+O.+Caty%2C+and+Y.+Wong.+2005.+Highly+configurable+programmable+built-in+self+test+architecture+for+high-speed+memories.+In+Proceedings+of+the+IEEE+VLSI+Test+Symposium.+21%2D%2D26.+10.1109%2FVTS.2005.49+
http://scholar.google.com/scholar?hl=en&q=P.+Bernardi%2C+L.+M.+Ciganda%2C+E.+Sanchez%2C+and+M.+S.+Reorda.+2013.+MIHST%3A+A+hardware+technique+for+embedded+microprocessor+functional+on-line+self-test.+IEEE+Trans.+Comput.+63%2C+11%2C+2760%2D%2D2771.+10.1109%2FTC.2013.165+
http://scholar.google.com/scholar?hl=en&q=D.+K.+Bhavsar.+1999.+An+algorithm+for+row-column+self-repair+of+RAMs+and+its+implementation+in+the+Alpha+21264.+In+Proceedings+of+the+International+Test+Conference.+311%2D%2D318.+
http://scholar.google.com/scholar?hl=en&q=B.+H.+Bloom.+1970.+Space%2Ftime+trade-offs+in+hash+coding+with+allowable+errors.+Commun.+ACM+13%2C+7%2C+422%2D%2D426.+10.1145%2F362686.362692+
http://scholar.google.com/scholar?hl=en&q=S.+Boutobza%2C+M.+Nicolaidis%2C+K.+L.+Lamara%2C+and+A.+Costa.+2005.+Programmable+memory+BIST.+In+Proceedings+of+the+International+Test+Conference.+1155%2D%2D1164.
http://scholar.google.com/scholar?hl=en&q=G.+Campardo%2C+M.+Scotti%2C+S.+Scommegna%2C+S.+Pollara%2C+and+A.+Silvagni.+2003.+An+overview+of+flash+architectural+developments.+Proc.+IEEE%2C+91%2C+4%2C+523%2D%2D536.
http://scholar.google.com/scholar?hl=en&q=H.+Cao%2C+M.+Liu%2C+H.+Chen%2C+X.+Zheng%2C+C.+Wang%2C+and+Z.+Wang.+2012.+Efficient+built-in+self-repair+strategy+for+embedded+SRAM+with+selectable+redundancy.+In+Proceedings+of+the+2nd+International+Conference+on+Consumer+Electronics%2C+Communications+and+Networks+%28CECNet%29.+2565%2D%2D2568.
http://scholar.google.com/scholar?hl=en&q=D.-M.+Chang%2C+J.+F.+Li%2C+and+Y.+J.+Huang.+2008.+A+built-in+redundancy-analysis+scheme+for+random+access+memories+with+two-level+redundancy.+J.+Electron.+Test.%3A+Theor.+Appl.+24%2C+1%2D%2D3%2C+181%2D%2D192.+10.1007%2Fs10836-007-5032-4+
http://scholar.google.com/scholar?hl=en&q=T.+J.+Chen%2C+J.+F.+Li%2C+and+T.+W.+Tseng.+2012.+Cost-efficient+built-in+redundancy+analysis+with+optimal+repair+rate+for+RAMs.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+31%2C+6%2C+930%2D%2D940.+10.1109%2FTCAD.2011.2181510+
http://scholar.google.com/scholar?hl=en&q=C.+C.+Chi%2C+Y.+F.+Chou%2C+D.+M.+Kwai%2C+Y.+Y.+Hsial%2C+C.+W.+Wu%2C+Y.+T.+Hsing%2C+L.+M.+Denq%2C+and+T.+H.+Lin.+2012.+3D-IC+BISR+for+stacked+memories+using+cross-die+spares.+In+Proceedings+of+the+International+Symposium+on+VLSI+Design%2C+Automation%2C+and+Test+%28VLSI-DAT%29.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=H.+Cho%2C+W.+Kang%2C+and+S.+Kang.+2010.+A+built-in+redundancy+analysis+with+a+minimized+binary+search+tree.+ETRI+J.+32%2C+4%2C+638%2D%2D641.
http://scholar.google.com/scholar?hl=en&q=H.+Cho%2C+W.+Kang%2C+and+S.+Kang.+2012.+A+fast+redundancy+analysis+algorithm+in+ATE+for+repairing+faulty+memories.+ETRI+J.+34%2C+3%2C+478%2D%2D481.
http://scholar.google.com/scholar?hl=en&q=Y.+F.+Chou%2C+D.+M.+Kwai%2C+and+C.+W.+Wu.+2009.+Memory+repair+by+die+stacking+with+through+silicon+vias.+In+Proceedings+of+the+IEEE+International+Workshop+on+Memory+Technology%2C+Design%2C+and+Testing.+53%2D%2D58.+10.1109%2FMTDT.2009.19+
http://scholar.google.com/scholar?hl=en&q=C.+W.+Chou%2C+Y.+J.+Huang%2C+and+J.+F.+Li.+2010.+Yield-enhancement+techniques+for+3D+random+access+memories.+In+Proceedings+of+the+International+Symposium+on+VLSI+Design+Automation+and+Test+%28VLSI-DAT%29.+104%2D%2D107.
http://scholar.google.com/scholar?hl=en&q=C.+W.+Chou%2C+Y.+J.+Huang%2C+and+J.+F.+Li.+2013.+A+built-in+self-repair+scheme+for+3-D+RAMs+with+interdie+redundancy.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+32%2C+4%2C+572%2D%2D583.+10.1109%2FTCAD.2012.2222882+
http://scholar.google.com/scholar?hl=en&q=J.+Chung%2C+J.+Park%2C+J.+A.+Abraham%2C+E.+Byun%2C+and+C.+J.+Woo.+2010.+Reducing+test+time+and+area+overhead+of+an+embedded+memory+array+built-in+repair+analyzer+with+optimal+repair+rate.+In+Proceedings+of+the+28th+VLSI+Test+Symposium+%28VTS%29.+33%2D%2D38.
http://scholar.google.com/scholar?hl=en&q=J.+Chung%2C+J.+Park%2C+and+J.+A.+Abraham.+2013.+A+built-in+repair+analyzer+with+optimal+repair+rate+for+word-oriented+memories.+IEEE+Trans.+VLSI+Syst.+21%2C+2%2C+281%2D%2D291.+10.1109%2FTVLSI.2011.2182217+
http://scholar.google.com/scholar?hl=en&q=W.+R.+Davis%2C+J.+Wilson%2C+S.+Mick%2C+J.+Xu%2C+H.+Hua%2C+C.+Mineo%2C+A.+M.+Sule%2C+M.+Steer%2C+and+P.+D.+Franzon.+2005.+Demystifying+3D+ICs%3A+the+pros+and+cons+of+going+vertical.+IEEE+Des.+Test+Comput.+22%2C+6%2C+498%2D%2D510.+10.1109%2FMDT.2005.136+
http://scholar.google.com/scholar?hl=en&q=J.+R.+Day.+1985.+A+fault-driven%2C+comprehensive+redundancy+algorithm.+IEEE+Design+Test+Comput.+2%2C+3%2C+35%2D%2D44.+10.1109%2FMDT.1985.294737+
http://scholar.google.com/scholar?hl=en&q=X.+Du%2C+S.+M.+Reddy%2C+W.+T.+Cheng%2C+J.+Rayhawk%2C+and+N.+Mukherjee.+2004.+At-speed+built-in+self-repair+analyzer+for+embedded+word-oriented+memories.+In+Proceedings+of+the+17th+International+Conference+on+VLSI+Design.+895%2D%2D900.+
http://scholar.google.com/scholar?hl=en&q=R.+W.+Haddad%2C+A.+T.+Dahbura%2C+and+A.+B.+Sharma.+1991.+Increased+throughput+for+the+testing+and+repair+of+RAMs+with+redundancy.+IEEE+Trans.+Comput.+40%2C+2%2C+154%2D%2D166.+10.1109%2F12.73586+
http://scholar.google.com/scholar?hl=en&q=V.+G.+Hemmady+and+S.+M.+Reddy.+1989.+On+the+repair+of+redundant+RAMs.+In+Proceedings+of+the+26th+Conference+on+Design+Automation.+710%2D%2D713.+10.1145%2F74382.74510+
http://scholar.google.com/scholar?hl=en&q=C.+S.+Hou+and+J.+F.+Li.+2015.+High+repair-efficiency+BISR+scheme+for+RAMs+by+reusing+bitmap+for+bit+redundancy.+IEEE+Trans.+VLSI+Syst.+23%2C+9%2C+1720%2D%2D1728.
http://scholar.google.com/scholar?hl=en&q=Y.+Y.+Hsiao%2C+C.+H.+Chen%2C+and+C.+W.+Wu.+2006.+A+built-in+self-repair+scheme+for+NOR-type+flash+memory.+In+Proceedings+of+the+24th+IEEE+VLSI+Test+Symposium.+114%2D%2D119.+10.1109%2FVTS.2006.5+
http://scholar.google.com/scholar?hl=en&q=Y.+Y.+Hsiao%2C+C.+H.+Chen%2C+and+C.+W.+Wu.+2010.+Built-in+self-repair+scheme+for+flash+memories.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+29%2C+8%2C+1243%2D%2D1256.+10.1109%2FTCAD.2010.2049051+
http://scholar.google.com/scholar?hl=en&q=C.+H.+Hsu+and+S.+K.+Lu.+2002.+Fault-tolerance+design+of+memory+systems+based+on+DBL+structures.+In+Proceedings+of+the+2002+Asia-Pacific+Conference+on+Circuits+and+Systems+1%2C+221%2D%2D224.
http://scholar.google.com/scholar?hl=en&q=W.+K.+Huang%2C+Y.+N.+Shen%2C+and+F.+Lombardi.+1990.+New+approaches+for+the+repairs+of+memories+with+redundancy+by+row%2Fcolumn+deletion+for+yield+enhancement.+IEEE+Trans.+Comput.-Aid.+Des.+9%2C+3%2C+323%2D%2D328.+10.1109%2F43.46807+
http://scholar.google.com/scholar?hl=en&q=C.+T.+Huang%2C+J.+R.+Huang%2C+C.+F.+Wu%2C+C.+W.+Wu%2C+and+T.+Y.+Chang.+1999.+A+programmable+core+BIST+for+embedded+DRAM.+IEEE+Des.+Test+Comput.+16%2C+1%2C+59%2D%2D70.
http://scholar.google.com/scholar?hl=en&q=R.+F.+Huang%2C+J.+F.+Li%2C+J.+C.+Yeh%2C+and+C.+W.+Wu.+2002.+A+simulator+for+evaluating+redundancy+analysis+algorithms+of+repairable+embedded+memories.+In+Proceedings+of+the+2002+IEEE+International+Workshop+on+Memory+Technology%2C+Design+and+Testing+%28MTDT%29.+68%2D%2D73.+
http://scholar.google.com/scholar?hl=en&q=C.+T.+Huang%2C+C.+F.+Wu%2C+J.+F.+Li%2C+and+C.+W.+Wu.+2003.+Built-in+redundancy+analysis+for+memory+yield+improvement.+IEEE+Trans.+Reliabil.+52%2C+4%2C+386%2D%2D399.
http://scholar.google.com/scholar?hl=en&q=R.+F.+Huang%2C+C.+L.+Su%2C+C.+W.+Wu%2C+S.+T.+Lin%2C+K.+L.+Luo%2C+and+Y.+J.+Chang.+2004.+Fail+pattern+identification+for+memory+built-in+self-repair.+In+Proceedings+of+the+13th+Asian+Test+Symposium.+366%2D%2D371.+10.1109%2FATS.2004.43+
http://scholar.google.com/scholar?hl=en&q=C.+D.+Huang%2C+T.+W.+Tseng%2C+and+J.+F.+Li.+2006.+An+infrastructure+IP+for+repairing+multiple+RAMs+in+SOCs.+In+Proceedings+of+the+International+Symposium+on+VLSI+Design%2C+Automation+and+Test+%28VLSI-DAT%29.+1%2D%2D4.
http://scholar.google.com/scholar?hl=en&q=Y.+J.+Huang%2C+D.+M.+Chang%2C+and+J.+F.+Li.+2006.+A+built-in+redundancy-analysis+scheme+for+self-repairable+RAMs+with+two-level+redundancy.+In+Proceedings+of+the+21st+IEEE+International+Symposium+on+Defect+and+Fault-Tolerance+in+VLSI+Systems.+362%2D%2D370.+10.1109%2FDFT.2006.6+
http://scholar.google.com/scholar?hl=en&q=C.+D.+Huang%2C+J.+F.+Li%2C+and+T.+W.+Tseng.+2007.+ProTaR%3A+An+infrastructure+IP+for+repairing+RAMs+in+System-on-Chips.+IEEE+Trans.VLSI+Syst.+15%2C+10%2C+1135%2D%2D1143.+10.1109%2FTVLSI.2007.903940+
http://scholar.google.com/scholar?hl=en&q=R.+F.+Huang%2C+C.+H.+Chen%2C+and+C.+W.+Wu.+2007.+Economic+aspects+of+memory+built-in+self-repair.+IEEE+Des.+Test+Comput.+24%2C+2%2C+164%2D%2D172.+10.1109%2FMDT.2007.41+
http://scholar.google.com/scholar?hl=en&q=A.+A.+Hwang%2C+I.+A.+Stefanovici%2C+and+B.+Schroeder.+2012.+Cosmic+rays+don%27t+strike+twice%3A+Understanding+the+nature+of+DRAM+errors+and+the+implications+for+system+design.+In+Proceeding+of+the+17th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%29.+111%2D%2D122.+10.1145%2F2150976.2150989+
http://scholar.google.com/scholar?hl=en&q=International+Technology+Roadmap+for+Semiconductors+%28ITRS%29.+2011.+Semiconductor+Industry+Association%2C+San+Jose%2C+CA.+Retrieved+from+http%3A%2F%2Fwww.itrs.net%2FLinks%2F2011ITRS%2FHome2011.htm.
http://scholar.google.com/scholar?hl=en&q=W.+Jeong%2C+I.+Kang%2C+K.+J.+Jin%2C+and+S.+Kang.+2009.+A+fast+built-in+redundancy+analysis+for+memories+with+optimal+repair+rate+using+a+line-based+search+tree.+IEEE+Trans.+VLSI+Syst.+17%2C+12%2C+1665%2D%2D1678.+10.1109%2FTVLSI.2008.2005988+
http://scholar.google.com/scholar?hl=en&q=W.+Jeong%2C+J.+Lee%2C+T.+Han%2C+K.+Lee%2C+and+S.+Kang.+2010.+An+advanced+BIRA+for+memories+with+an+optimal+repair+rate+and+fast+analysis+speed+by+using+a+branch+analyzer.+IEEE+Trans.+Comput-Aid+Des.+Integr.+Circ.+Syst.+29%2C+12%2C+2014%2D%2D2026.+10.1109%2FTCAD.2010.2062830+
http://scholar.google.com/scholar?hl=en&q=L.+Jiang%2C+R.+Ye%2C+and+Q.+Xu.+2010.+Yield+enhancement+for+3D-stacked+memory+by+redundancy+sharing+across+dies.+In+Proceedings+of+the+IEEE%2FACM+International+Conference+on+Computer-Aided+Design+%28ICCAD%29.+230%2D%2D234.+
http://scholar.google.com/scholar?hl=en&q=I.+Kang%2C+W.+Jeong%2C+and+S.+Kang.+2008.+High-efficient+memory+BISR+with+two+serial+RA+stages+using+spare+memories.+Electron.+Lett.+44%2C+8%2C+515%2D%2D517.
http://scholar.google.com/scholar?hl=en&q=U.+Kang%2C+H.+J.+Chung%2C+S.+Heo%2C+D.+H.+Park%2C+H.+Lee%2C+J.+H.+Kim%2C+S.+H.+Ahn%2C+S.+H.+Cha%2C+J.+Ahn%2C+D.+Kwon%2C+J.+W.+Lee%2C+H.+S.+Joo%2C+W.+S.+Kim%2C+D.+H.+Jang%2C+N.+S.+Kim%2C+J.+H.+Choi%2C+T.+G.+Chung%2C+J.+H.+Yoo%2C+J.+S.+Choi%2C+C.+Kim%2C+and+Y.+H.+Jun.+2010.+8Gb+3-D+DDR3+DRAM+using+through-silicon-via+technology.+IEEE+J.+Solid-State+Circ.+45%2C+1%2C+111%2D%2D119.
http://scholar.google.com/scholar?hl=en&q=W.+Kang%2C+C.+Lee%2C+K.+Cho%2C+and+S.+Kang.+2013.+A+die+selection+and+matching+method+with+two+stages+for+yield+enhancement+of+3-D+memories.+In+Proceedings+of+the+22nd+Asian+Test+Symposium.+301%2D%2D306.+10.1109%2FATS.2013.62+
http://scholar.google.com/scholar?hl=en&q=W.+Kang%2C+H.+Cho%2C+J.+Lee%2C+and+S.+Kang.+2014.+A+BIRA+for+memories+with+an+optimal+repair+ate+using+spare+memories+for+area+reduction.+IEEE+Trans.+VLSI+Syst.+22%2C+11%2C+2336%2D%2D2349.
http://scholar.google.com/scholar?hl=en&q=W.+Kang%2C+C.+Lee%2C+H.+Lim%2C+and+S.+Kang.+2015.+A+3+dimensional+built-in+self-repair+scheme+for+yield+improvement+of+3+dimensional+memories.+IEEE+Trans.+Reliabil.+64%2C+2+%282015%29%2C+586%2D%2D595.
http://scholar.google.com/scholar?hl=en&q=A.+Karandikar+and+K.+K.+Parhi.+1998.+Low+power+SRAM+design+using+hierarchical+divided+bit-line+approach.+In+Proceedings+of+the+International+Conference+on+Computer+Design%3A+VLSI+in+Computers+and+Processors.+82%2D%2D88.+
http://scholar.google.com/scholar?hl=en&q=T.+Kawagoe%2C+J.+Ohtani%2C+M.+Niiro%2C+T.+Ooishi%2C+M.+Hamada%2C+and+H.+Hidaka.+2000.+A+built-in+self-repair+analyzer+%28CRESTA%29+for+embedded+DRAMs.+In+Proceedings+of+the+International+Test+Conference.+567%2D%2D574.+
http://scholar.google.com/scholar?hl=en&q=S.+Khan%2C+D.+Lee%2C+Y.+Kim%2C+A.+R.+Alameldeen%2C+C.+Wilkerson%2C+and+O.+Mutlu.+2014.+The+efficacy+of+error+mitigation+techniques+for+DRAM+retention+failures%3A+A+comparative+experimental+study.+In+Proceedings+of+the+2014+ACM+International+Conference+on+Measurement+and+Modeling+of+Computer+Systems.+519%2D%2D532.+10.1145%2F2591971.2592000+
http://scholar.google.com/scholar?hl=en&q=I.+Kim%2C+Y.+Zorian%2C+G.+Komoriya%2C+H.+Pham%2C+F.+P.+Higgins%2C+and+J.+L.+Lewandowski.+1998.+Built+in+self+repair+for+embedded+high+density+SRAM.+In+Proceedings+of+the+International+Test+Conference.+1112%2D%2D1119.+
http://scholar.google.com/scholar?hl=en&q=Y.+Kim%2C+R.+Daly%2C+J.+Kim%2C+C.+Fallin%2C+J.+H.+Lee%2C+D.+Lee%2C+C.+Wilkerson%2C+and+O.+Mutlu.+2014.+Flipping+bits+in+memory+without+accessing+them%3A+An+experimental+study+of+DRAM+disturbance+errors.+In+Proceeding+of+the+41st+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+361%2D%2D372.+
http://scholar.google.com/scholar?hl=en&q=J.+U.+Knickerbocker%2C+C.+S.+Patel%2C+P.+S.+Andry%2C+C.+K.+Tsang%2C+P.+Buchwalter%2C+E.+J.+Sprogis%2C+H.+Gan%2C+R.+R.+Horton%2C+R.+J.+Polastre%2C+S.+L.+Wright%2C+and+J.+M.+Cotte.+2006.+3-D+silicon+integration+and+silicon+packaging+technology+using+silicon+through-vias.+IEEE+J.+Solid-State+Circ.+41%2C+8%2C+1718%2D%2D1725.
http://scholar.google.com/scholar?hl=en&q=S.+Y.+Kuo+and+K.+F.+Fuchs.+1987.+Efficient+spare+allocation+for+reconfigurable+arrays.+IEEE+Design+and+Test+of+Computers.+4%2C+1%2C+24%2D%2D31.+10.1109%2FMDT.1987.295111+
http://scholar.google.com/scholar?hl=en&q=H.+H.+S.+Lee+and+K.+Chakrabarty.+2009.+Test+challenges+for+3D+integrated+circuits.+IEEE+Des.+Test+Comput.+26%2C+5%2C+26%2D%2D35.+10.1109%2FMDT.2009.125+
http://scholar.google.com/scholar?hl=en&q=M.+J.+Lee+and+K.+W.+Park.+2010.+A+mechanism+for+dependence+of+refresh+time+on+data+pattern+in+DRAM.+IEEE+Electron.+Dev.+Lett.+31%2C+2%2C+168%2D%2D170.
http://scholar.google.com/scholar?hl=en&q=J.+Lee%2C+K.+Park%2C+and+S.+Kang.+2011.+A+die-selection+method+using+search-space+conditions+for+yield+enhancement+in+3D+memory.+ETRI+J.+33%2C+6%2C+904%2D%2D913.
http://scholar.google.com/scholar?hl=en&q=M.+Lee%2C+L.+M.+Denq%2C+and+C.+W.+Wu.+2011.+A+memory+built-in+self-repair+scheme+based+on+configurable+spares.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+30%2C+6%2C+919%2D%2D929.+10.1109%2FTCAD.2011.2106812+
http://scholar.google.com/scholar?hl=en&q=C.+Lee%2C+W.+Kang%2C+D.+Cho%2C+and+S.+Kang.+2014.+A+new+fuse+architecture+and+a+new+post-share+redundancy+scheme+for+yield+enhancement+in+3-D-stacked+memories.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+33%2C+5+%282014%29%2C+786%2D%2D797.
http://scholar.google.com/scholar?hl=en&q=J.+F.+Li%2C+J.+C.+Yeh%2C+R.+F.+Huang%2C+and+C.+W.+Wu.+2003.+A+built-in+self-repair+scheme+for+semiconductor+memories+with+2D+redundancy.+In+Proceedings+of+the+International+Test+Conference.+393%2D%2D402.
http://scholar.google.com/scholar?hl=en&q=J.+F.+Li%2C+J.+C.+Yeh%2C+R.+F.+Huang%2C+and+C.+W.+Wu.+2005.+A+built-in+self-repair+design+for+RAMs+with+2D+redundancy.+IEEE+Trans.+VLSI+Syst.+13%2C+6%2C+742%2D%2D745.+10.1109%2FTVLSI.2005.848824+
http://scholar.google.com/scholar?hl=en&q=Y.+Li%2C+O.+Mutlu%2C+D.+S.+Gardner%2C+and+S.+Mitra.+2010.+Concurrent+autonomous+self-test+for+uncore+components+in+system-on-chips.+In+Proceedings+of+the+28th+VLSI+Test+Symposium+%28VTS%29.+232%2D%2D237.
http://scholar.google.com/scholar?hl=en&q=Y.+Li%2C+E.+Cheng%2C+S.+Makar%2C+and+S.+Mitra.+2013.+Self-repair+of+uncore+components+in+robust+system-on-chips%3A+An+OpenSPARC+T2+case+study.+In+Proceeding+of+2013+IEEE+International+Test+Conference+%28ITC%29.+1%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=H.+Y.+Lin%2C+F.+M.+Yeh%2C+and+S.+Y.+Kuo.+2006.+An+efficient+algorithm+for+spare+allocation+problems.+IEEE+Trans.+Reliabil.+55%2C+2%2C+369%2D%2D378.
http://scholar.google.com/scholar?hl=en&q=G.+Q.+Lin%2C+Z.+Y.+Wang%2C+and+S.+K.+Lu.+2009.+Built-in+self-repair+techniques+for+content+addressable+memories.+In+Proceedings+of+the+International+Symposium+on+VLSI+Design%2C+Automation+and+Test+%28VLSI-DAT%29.+267%2D%2D270.
http://scholar.google.com/scholar?hl=en&q=C.+H.+Lin%2C+D.+Y.+Shen%2C+Y.+J.+Chen%2C+C.+L.+Yang%2C+and+M.+Wang.+2012.+SECRET%3A+Selective+error+correction+for+refresh+energy+reduction+in+DRAMs.+In+Proceedings+of+2012+IEEE+30th+International+Conference+on+Computer+Design+%28ICCD%29.+67%2D%2D74.+10.1109%2FICCD.2012.6378619+
http://scholar.google.com/scholar?hl=en&q=B.+Y.+Lin%2C+M.+Lee%2C+and+C.+W.+Wu.+2013.+Exploration+methodology+for+3D+memory+redundancy+architectures+under+redundancy+constraints.+In+Proceedings+of+the+22nd+Asian+Test+Symposium.+1%2D%2D6.+10.1109%2FATS.2013.11+
http://scholar.google.com/scholar?hl=en&q=B.+Y.+Lin%2C+W.+T.+Chiang%2C+C.+W.+Wu%2C+M.+Lee%2C+H.+C.+Lin%2C+C.+N.+Peng%2C+and+M.+J.+Wang.+2014.+Redundancy+architectures+for+channel-based+3D+DRAM+yield+improvement.+In+Proceedings+of+the+International+Test+Conference.+1%2D%2D7.
http://scholar.google.com/scholar?hl=en&q=J.+Liu%2C+B.+Jaiyen%2C+R.+Veras%2C+and+O.+Mutlu.+2012.+RAIDR%3A+Retention-aware+intelligent+DRAM+refresh.+In+Proceedings+of+the+39th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+1%2D%2D12.+
http://scholar.google.com/scholar?hl=en&q=J.+Liu%2C+B.+Jaiyen%2C+Y.+Kim%2C+C.+Wilkerson%2C+and+O.+Mutlu.+2013.+An+experimental+study+of+data+retention+behavior+in+modern+DRAM+devices%3A+Implications+for+retention+time+profiling+mechanisms.+In+Proceeding+of+the+40th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+60%2D%2D71.+10.1145%2F2485922.2485928+
http://scholar.google.com/scholar?hl=en&q=C.+P.+Low+and+H.+W.+Leong.+1996.+A+new+class+of+new+class+of+efficient+algorithms+for+reconfiguration+of+memory+arrays.+IEEE+Trans.+Comput.+45%2C+5%2C+614%2D%2D618.+10.1109%2F12.509914+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu+and+S.+C.+Huang.+2004.+Built-in+self-test+and+repair+%28BISTR%29+techniques+for+embedded+RAMs.+In+Proceedings+of+the+Records+of+the+2004+International+Workshop+on+Memory+Technology%2C+Design+and+Testing.+60%2D%2D64.+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+Y.+C.+Tsai%2C+and+S.+C.+Huang.+2005.+A+BIRA+algorithm+for+embedded+memories+with+2D+redundancy.+In+Proceedings+of+the+2005+IEEE+International+Workshop+on+Memory+Technology%2C+Design%2C+and+Testing.+121%2D%2D126.+10.1109%2FMTDT.2005.6+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+Y.+C.+Tsai%2C+C.+H.+Hsu%2C+K.+H.+Wang%2C+and+C.+W.+Wu.+2006.+Efficient+built-in+redundancy+analysis+for+embedded+memories+with+2D+redundancy.+IEEE+Trans.+VLSI+Syst.+14%2C+1%2C+34%2D%2D42.+10.1109%2FTVLSI.2005.863189+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+C.+L.+Yang%2C+and+H.+W.+Lin.+2006.+Efficient+BISR+techniques+for+word-oriented+embedded+memories+with+hierarchical+redundancy.+In+Proceedings+of+the+IEEE+%2FACIS+International+conference+on+Computer+and+Information+Science+and+1st+IEEE%2FACIS+International+Workshop+on+Component-Based+Software+Engineering%2C+Software+Architecture+and+Reuse.+355%2D%2D360.+10.1109%2FICIS-COMSAR.2006.32+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+C.+L.+Yang%2C+Y.+C.+Hsiao+and+C.+W.+Wu.+2009.+Efficient+BISR+techniques+for+embedded+memories+considering+cluster+faults.+IEEE+Trans.+VLSI+Syst.+18%2C+2%2C+184%2D%2D193.+10.1109%2FTVLSI.2008.2008996+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+Z.+Y.+Wang%2C+Y.+M.+Tsai%2C+and+J.+L.+Chen.+2012.+Efficient+built-in+self-repair+techniques+for+multiple+repairable+embedded+RAMs.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+31%2C+4%2C+620%2D%2D629.+10.1109%2FTCAD.2011.2170569+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Lu%2C+T.+W.+Chang%2C+and+H.+Y.+Hsu.+2012.+Yield+enhancement+techniques+for+3-dimensional+random+access+memories.+Microelectron.+Reliabil.+52%2C+6%2C+1065%2D%2D1070.
http://scholar.google.com/scholar?hl=en&q=J.+A.+Mandelman%2C+R.+H.+Dennard%2C+G.+B.+Bronner%2C+J.+K.+DeBrosse%2C+R.+Divakaruni%2C+Y.+Li%2C+and+C.+J.+Radens.+2002.+Challenges+and+future+directions+for+the+scaling+of+dynamic+random-access+memory+%28DRAM%29.+IBM+J.+Res.+Dev.+46%2C+2.3%2C+187%2D%2D212.+10.1147%2Frd.462.0187+
http://scholar.google.com/scholar?hl=en&q=S.+Matarress+and+L.+Fasoli.+2001.+A+method+to+calculate+redundancy+coverage+for+FLASH+memories.+In+Proceedings+of+the+IEEE+International+Workshop+on+Memory+Technology%2C+Design+and+Testing%2C+41%2D%2D44.+
http://scholar.google.com/scholar?hl=en&q=R.+McConnell+and+R.+Rajsuman.+2001.+Test+and+repair+of+large+embedded+DRAMs.+I.+In+Proceeding+of+the+International+Test+Conference.+163%2D%2D172.+
http://scholar.google.com/scholar?hl=en&q=J.+Meza%2C+Q.+Wu%2C+S.+Kumar%2C+and+O.+Mutlu.+2015.+Revisiting+memory+errors+in+large-scale+production+data+centers%3A+Analysis+and+modeling+of+new+trends+from+the+field.+In+Proceeding+of+the+45th+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%29.+415%2D%2D426.+10.1109%2FDSN.2015.57+
http://scholar.google.com/scholar?hl=en&q=M.+Mihara%2C+T.+Nakayama%2C+M.+Ohkawa%2C+S.+Kawai%2C+Y.+Miyawaki%2C+Y.+Terada%2C+M.+Ohi%2C+H.+Onoda%2C+M.+Hatanaka%2C+H.+Miyoshi%2C+and+T.+Yoshihara.+1994.+Row-redundancy+scheme+for+high-density+flash+memory.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference%2C+1994.+Digest+of+Technical+Papers+150%2D%2D151.
http://scholar.google.com/scholar?hl=en&q=B.+Mohammad.+2015.+Embedded+memory+interface+logic+and+interconnect+testing.+IEEE+Trans.+VLSI+Syst.+23%2C+9%2C+1946%2D%2D1950.
http://scholar.google.com/scholar?hl=en&q=Y.+Mori%2C+K.+Ohyu%2C+K.+Okonogi%2C+and+R.+I.+Yamada.+2005.+The+origin+of+variable+retention+time+in+DRAM.+In+Proceeding+of+the+2005+IEDM+Technical+Digest+IEEE+International+Electron+Devices+Meeting.+1034%2D%2D1037.
http://scholar.google.com/scholar?hl=en&q=J.+Munkres.+1957.+Algorithms+for+the+assignment+and+transportation+problems.+J.+Soc.+Industr.+Appl.+Math.+5%2C+1%2C+32%2D%2D38.
http://scholar.google.com/scholar?hl=en&q=O.+Mutlu.+2013.+Memory+scaling%3A+A+systems+architecture+perspective.+In+Proceedings+of+the+5th+IEEE+International+Memory+Workshop.+21%2D%2D25.
http://scholar.google.com/scholar?hl=en&q=P.+J.+Nair%2C+D.+Kim%2C+and+M.+K.+Qureshi.+2013.+ArchShield%3A+Architectural+framework+for+assisting+DRAM+scaling+by+tolerating+high+error+rates.+In+Proceeding+of+the+40th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+72%2D%2D83.+10.1145%2F2485922.2485929+
http://scholar.google.com/scholar?hl=en&q=E.+Nelson%2C+J.+Dreibelbis%2C+and+R.+McConnell.+2001.+Test+and+repair+of+large+embedded+DRAMs.+2.+In+Proceeding+of+the+International+Test+Conference.+173%2D%2D181.+
http://scholar.google.com/scholar?hl=en&q=B.+Noia+and+K.+Chakrabarty.+2011.+Testing+and+design-for-testability+techniques+for+3D+integrated+circuits.+In+Proceedings+of+the+20th+Asian+Test+Symposium.+474%2D%2D479.+10.1109%2FATS.2011.67+
http://scholar.google.com/scholar?hl=en&q=P.+Ohler%2C+S.+Hellebrand%2C+and+H.+Wunderlich.+2007.+An+integrated+built-in+test+and+repair+approach+for+memories+with+2D+redundancy.+In+Proceedings+of+the+12th+IEEE+European+Test+Symposium.+91%2D%2D96.+10.1109%2FETS.2007.10+
http://scholar.google.com/scholar?hl=en&q=M.+Ottavi%2C+S.+Luca%2C+X.+Wang%2C+Y.+B.+Kim%2C+E.+J.+Meyer%2C+and+F.+Lombardi.+2004.+Yield+evaluation+methods+of+SRAM+arrays%3A+a+comparative+study.+In+Proceedings+of+the+21st+IEEE+Instrumentation+and+Measurement+Technology+Conference.+2%2C+1525%2D%2D1530.
http://scholar.google.com/scholar?hl=en&q=K.+Pagiamtzis+and+A.+Sheikholeslami.+2006.+Content-addressable+memory+%28CAM%29+circuits+and+architectures%3A+A+tutorial+and+survey.+IEEE+J.+Solid-State+Circ.+41%2C+3%2C+712%2D%2D727.
http://scholar.google.com/scholar?hl=en&q=V.+F.+Pavlidis+and+E.+G.+Friedman.+2009.+Interconnect-based+design+methodologies+for+three-dimensional+integrated+circuits.+Proc.+IEEE+97%2C+1%2C+123%2D%2D140.
http://scholar.google.com/scholar?hl=en&q=M.+K.+Qureshi%2C+D.+H.+Kim%2C+S.+Khan%2C+P.+J.+Nair%2C+and+O.+Mutlu.+2015.+AVATAR%3A+A+variable-retention-time+%28VRT%29+aware+refresh+for+DRAM+systems.+In+Proceeding+of+2015+45th+Annual+IEEE+%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%29.+427%2D%2D437.+10.1109%2FDSN.2015.58+
http://scholar.google.com/scholar?hl=en&q=S.+Reda%2C+S.+Gregory%2C+and+S.+Larry.+2009.+Maximizing+the+functional+yield+of+wafer-to-wafer+3-D+integration.+IEEE+Trans.+VLSI+Syst.+17%2C+9%2C+1357%2D%2D1362.+10.1109%2FTVLSI.2008.2003513+
http://scholar.google.com/scholar?hl=en&q=S.+Schechter%2C+G.+Loh%2C+K.+Strauss%2C+and+D.+Burger.+2010.+Use+ECP%2C+not+ECC%2C+for+hard+failures+in+resistive+memories.+In+Proceeding+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29.+141%2D%2D152.+10.1145%2F1815961.1815980+
http://scholar.google.com/scholar?hl=en&q=V.+Schober%2C+S.+Paul%2C+and+O.+Picot.+2001.+Memory+built-in+self-repair+using+redundant+words.+In+Proceedings+of+the+International+Test+Conference.+995%2D%2D1001.+
http://scholar.google.com/scholar?hl=en&q=B.+Schroeder%2C+E.+Pinheiro%2C+and+W.+D.+Weber.+2009.+DRAM+errors+in+the+wild%3A+A+large-scale+field+study.+In+Proceedings+of+the+11th+Joint+International+Conference+on+Measurement+and+Modeling+of+Computer+Systems+%28SIGMETRICS%29.+193%2D%2D204.+10.1145%2F1555349.1555372+
http://scholar.google.com/scholar?hl=en&q=B.+M.+Shekar%2C+K.+R.+Sumanth%2C+and+V.+V.+S.+Sateesh.+2011.+Built-in+self-repair+for+multiple+RAMs+with+different+redundancies+in+a+SOC.+Int.+J.+Comput.+Appl.+24%2C+8%2C+26%2D%2D29.
http://scholar.google.com/scholar?hl=en&q=W.+Shi+and+W.+K.+Fuchs.+1992.+Probabilistic+analysis+and+algorithms+for+reconfiguration+of+memory+arrays.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+11%2C+9%2C+1153%2D%2D1160.+10.1109%2F43.160001+
http://scholar.google.com/scholar?hl=en&q=S.+Shoukourian%2C+V.+Vardanian%2C+and+Y.+Zorian.+2001.+An+approach+for+evaluation+of+redundancy+algorithms.+In+Proceedings+of+the+IEEE+International+Workshop+on+Memory+Technology%2C+Design+and+Testing.+51%2D%2D55.+
http://scholar.google.com/scholar?hl=en&q=A.+Silvagni%2C+G.+Fusillo%2C+R.+Ravasio%2C+M.+Picca%2C+and+S.+Zanardi.+2003.+An+overview+of+logic+architectures+inside+flash+memory+devices.+Proc.+IEEE+91%2C+4%2C+569%2D%2D580.
http://scholar.google.com/scholar?hl=en&q=Y.+H.+Son%2C+S.+Lee%2C+O.+Seongil%2C+S.+Kwon%2C+N.+S.+Kim%2C+and+J.+H.+Ahn.+2015.+CiDRA%3A+A+cache-inspired+DRAM+resilience+architecture.+In+Proceeding+of+2015+IEEE+21st+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%29.+502%2D%2D513.
http://scholar.google.com/scholar?hl=en&q=V.+Sridharan%2C+N.+DeBardeleben%2C+S.+Blanchard%2C+K.+B.+Ferreira%2C+J.+Stearley%2C+J.+Shalf%2C+and+S.+Gurumurthi.+2015.+Memroy+errors+in+modern+systems%3A+The+good%2C+the+bad%2C+and+the+ugly.+In+Proceeding+of+the+20th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%29.+297%2D%2D310.+10.1145%2F2694344.2694348+
http://scholar.google.com/scholar?hl=en&q=C.+H.+Stapper+and+R.+J.+Rosner.+1995.+Integrated+circuits+yield+management+and+yield+analysis%3A+Development+and+implementation.+IEEE+Trans.+Semicond.+Manuf.+8%2C+2%2C+95%2D%2D102.
http://scholar.google.com/scholar?hl=en&q=M.+Taouil+and+S.+Hamdioui.+2011.+Layer+redundancy+based+yield+improvement+for+3D+wafer-to-wafer+stacked+memories.+In+Proceedings+of+the+16th+IEEE+European+Test+Symposium.+45%2D%2D50.+10.1109%2FETS.2011.55+
http://scholar.google.com/scholar?hl=en&q=M.+Taouil+and+S.+Hamdioui.+2012.+Yield+improvement+for+3D+wafer-to-wafer+stacked+memories.+J.+Electron.+Test.+28%2C+4%2C+523%2D%2D534.+10.1007%2Fs10836-012-5314-3+
http://scholar.google.com/scholar?hl=en&q=M.+Tarr%2C+D.+Boundreau%2C+and+R.+Murphy.+1984.+Defect+analysis+system+speeds+test+and+repair+of+redundant+memories.+Electronics+57%2C+1%2C+175%2D%2D179.
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng%2C+J.+F.+Li%2C+C.+C.+Hsu%2C+A.+Pao%2C+K.+Chiu%2C+and+E.+Chen.+2006.+A+reconfigurable+built-in+self-repair+scheme+for+multiple+repairable+RAMs+in+SOCs.+In+Proceedings+of+the+International+Test+Conference.+1%2D%2D9.
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng%2C+J.+F.+Li%2C+and+D.+M.+Chang.+2006.+A+built-in+redundancy-analysis+scheme+for+RAMs+with+2D+redundancy+using+1D+local+bitmap.+In+Proceedings+of+the+Design%2C+Automation+and+Test+in+Europe.+53%2D%2D58.+
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng+and+J.+F.+Li.+2008.+A+shared+parallel+built-in+self-repair+scheme+for+random+access+memories+in+SOCs.+In+Proceedings+of+the+International+Test+Conference.+1%2D%2D9.
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng%2C+J.+F.+Li%2C+and+C.+S.+Hou.+2010.+A+built-in+method+to+repair+SoC+RAMs+in+parallel.+IEEE+Des.+Test+Comput.+27%2C+6%2C+46%2D%2D57.+10.1109%2FMDT.2010.121+
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng%2C+J.+F.+Li%2C+and+C.+C.+Hsu.+2010.+ReBISR%3A+A+reconfigurable+built-in+self-repair+scheme+for+random+access+memories+in+SOCs.+IEEE+Trans.+VLSI+Syst.+18%2C+6%2C+921%2D%2D932.+10.1109%2FTVLSI.2009.2017906+
http://scholar.google.com/scholar?hl=en&q=T.+W.+Tseng+and+J.+F.+Li.+2011.+A+low-cost+built-in+redundancy-analysis+scheme+for+word-oriented+RAMs+with+2D+redundancy.+IEEE+Trans.+VLSI+Syst.+19%2C+11%2C+1983%2D%2D1995.+10.1109%2FTVLSI.2010.2066587+
http://scholar.google.com/scholar?hl=en&q=C.+Weis%2C+M.+Jung%2C+P.+Ehses%2C+C.+Santos%2C+P.+Vivet%2C+S.+Goossens%2C+M.+Koedam%2C+and+N.+Wehn.+2015.+Retention+time+measurements+and+modeling+of+bit+error+rates+of+WIDE+I%2FO+DRAM+in+MPSoCs.+In+Proceeding+of+2015+Design%2C+Automation+8+Test+in+Europe+Conference+8+Exhibition+%28DATE%29.+495%2D%2D500.+
http://scholar.google.com/scholar?hl=en&q=C.+L.+Wey+and+F.+Lombardi.+1987.+On+the+repair+of+redundant+RAM%27s.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+6%2C+2%2C+222%2D%2D231.+10.1109%2FTCAD.1987.1270266+
http://scholar.google.com/scholar?hl=en&q=C.+W.+Wu%2C+S.+K.+Lu%2C+and+J.+F.+Li.+2012.+On+test+and+repair+of+3D+random+access+memory.+In+Proceedings+of+the+17th+Asia+and+South+Pacific+Design+Automation+Conference.+744%2D%2D749.
http://scholar.google.com/scholar?hl=en&q=Y.+Xie.+2010.+Processor+architecture+design+using+3-D+integration+technology.+In+Proceedings+of+the+23rd+International+Conference+on+VLSI+Design.+446%2D%2D451.+10.1109%2FVLSI.Design.2010.60+
http://scholar.google.com/scholar?hl=en&q=T.+Yamagata%2C+H.+Sato%2C+K.+Fujita%2C+Y.+Nishimura%2C+and+K.+Anami.+1996.+A+distributed+globally+replaceable+redundancy+scheme+for+sub-half-micron+ULSI+memories+and+beyond.+IEEE+J.+Solid-State+Circ.+31%2C+2+%281996%29%2C+195%2D%2D201.
http://scholar.google.com/scholar?hl=en&q=M.+H.+Yang%2C+H.+Cho%2C+W.+Jeong%2C+and+S.+Kang.+2009.+A+novel+BIRA+method+with+high+repair+efficiency+and+small+hardware+overhead.+ETRI+J.+31%2C+3%2C+339%2D%2D341.
http://scholar.google.com/scholar?hl=en&q=M.+H.+Yang%2C+H.+Cho%2C+W.+Kang%2C+and+S.+Kang.+2010.+EOF%3A+efficient+built-in+redundancy+analysis+methodology+with+optimal+repair+rate.+IEEE+Trans.+Comput.-Aid.+Des.+Integr.+Circ.+Syst.+29%2C+7%2C+1130%2D%2D1135.+10.1109%2FTCAD.2010.2044846+
http://scholar.google.com/scholar?hl=en&q=R.+K.+Venkatesan%2C+S.+Herr%2C+and+E.+Rotenberg.+2006.+Retention-aware+placement+in+DRAM+%28RAPID%29%3A+Software+methods+for+quasi-non-volatile+DRAM.+In+Proceeding+of+the+2006+12th+International+Symposium+on+High-Performance+Computer+Architecture+%28HPCA%29.+155%2D%2D165.
http://scholar.google.com/scholar?hl=en&q=M.+Yoshimoto%2C+K.+Anami%2C+H.+Shinohara%2C+T.+Yoshihara%2C+H.+Takagi%2C+S.+Nagao%2C+S.+Kayano%2C+and+T.+Nakano.+1983.+A+divided+word-line+structure+in+the+static+RAM+and+its+application+to+a+64K+full+COMS+RAM.+IEEE+J.+Solid-State+Circ.+18%2C+5%2C+479%2D%2D485.
http://scholar.google.com/scholar?hl=en&q=S.+Zhang%2C+M.+Choi%2C+N.+Park%2C+and+F.+Lombardi.+2007.+Cost-driven+optimization+of+coverage+of+combined+built-in+self-test%2Fautomated+test+equipment+testing.+IEEE+Trans.+Instrument.+Meas.+56%2C+3%2C+1094%2D%2D1100.
http://scholar.google.com/scholar?hl=en&q=Y.+Zorian.+2002.+Embedded-memory+test+and+repair%3A+infrastructure+IP+for+SoC+yield.+In+Proceedings+of+the+International+Test+Conference.+340%2D%2D349.+
http://scholar.google.com/scholar?hl=en&q=Y.+Zorian+and+S.+Shoukourian.+2003.+Embedded-memory+test+and+repair%3A+infrastructure+IP+for+SoC+yield.+IEEE+Des.+Test+Comput.+20%2C+3%2C+58%2D%2D66.+10.1109%2FMDT.2003.1198687+
