/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [27:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((in_data[80] | celloutsig_0_0z) & in_data[78]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[175]);
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_1z[11]);
  assign celloutsig_0_17z = celloutsig_0_11z[7] | ~(celloutsig_0_5z);
  assign celloutsig_0_0z = in_data[85:77] <= in_data[19:11];
  assign celloutsig_1_18z = { celloutsig_1_4z[8:1], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z } <= { celloutsig_1_5z[15:4], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_2z = in_data[90:80] <= { in_data[86:77], celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_5z[19:16], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_10z } <= { in_data[164:158], celloutsig_1_9z };
  assign celloutsig_1_19z = & { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_1z[27:1] };
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_12z = & { celloutsig_0_9z, celloutsig_0_8z[8:0], celloutsig_0_2z };
  assign celloutsig_1_1z = & celloutsig_1_0z;
  assign celloutsig_0_4z = ~^ { in_data[52:48], celloutsig_0_0z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_8z[8:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[7:3], celloutsig_1_2z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z[6:5], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_13z = ~^ celloutsig_1_4z[4:0];
  assign celloutsig_1_17z = celloutsig_1_4z[5:0] >> { celloutsig_1_5z[12:10], celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z } >> { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[22:9] >> { in_data[43:32], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_8z[0], celloutsig_0_7z, celloutsig_0_5z } >> { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_16z = { in_data[31:29], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z } >> { celloutsig_0_11z[1:0], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[132], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_0z[5:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_5z[9:3], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_5z[4:2] >> celloutsig_1_4z[5:3];
  assign celloutsig_1_9z = in_data[104:100] >> celloutsig_1_5z[6:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 28'h0000000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[63:38], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[177:171];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_11z = in_data[115:110];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
