\section{Interests}
\begin{itemize}[noitemsep,nolistsep]
\item Profile guided optimizations 
\item Hardware software co-design for specialization
\item Micro-architecture research with a focus on the memory hierarchy
\end{itemize}

\section{Professional Experience}
\cvitem{08/17 -- }{Staff Software Engineer : Core, Google
\newline{} Profile guided heap layout optimizations 
\newline{} Post-link optimizations (published ASPLOS'23)
\newline{} Workload analysis using performance counters and dynamic tracing tools
}
\cvitem{06/13 -- 12/13}{Research Intern : IBM, T.J. Watson Research Centre 
\newline{} Compiler based analyses of loops for hardware specialization (published ICS'16)
}
\cvitem{01/11 -- 11/16}{Research Assistant : Computer Architecture Research Group, Simon Fraser University
\newline{} Design of LLVM IR abstractions for hardware accelerators (published MICRO'16)
\newline{} Implementation of low overhead, dynamic profiling for characterization (published IISWC'16) 
\newline{} Interfacing LLVM IR to FPGA (Verilog) code generators for irregular programs (published HPCA'17) 
\newline{} Design and evaluation of coherence protocols for hardware accelerators (published ISCA'15)
\newline{} Design and evaluation of variable granularity caching mechanisms (published MICRO'12, ISCA'13)}

\section{Academic Qualifications}
\cventry{05/13 -- 11/16}{PhD in Computing Science}{Simon Fraser University}{British Columbia, Canada}{\textit{4.0/4.0}}{}
\cventry{01/11 -- 04/13}{MSc in Computing Science}{Simon Fraser University}{British Columbia, Canada}{\textit{3.8/4.0}}{}
\cventry{08/06 -- 04/10}{B. Tech in Computer Engineering}{BPUT}{Orissa, India}{\textit{8.3/10.0}}{}

\section{Awards}
\cvitem{08/16}{President's PhD Scholarship, Simon Fraser University}
\cvitem{'16, '14, '12}{Graduate Fellowship, Simon Fraser University}
\cvitem{01/14}{Special Graduate Entrance Scholarship, Simon Fraser University}



