##### 3.1.4.28 Offset E18h: PMRMSCU â€“ Persistent Memory Region Memory Space Control Upper

> **Section ID**: 3.1.4.28 | **Page**: 100-100

This optional property and the PMRMSCL property specify how the controller references the Persistent
Memory Region with host-supplied addresses. If the controller supports the Persistent Memory Regionâ€™s
controller memory space (PMRCAP.CMSS), this property is mandatory. Otherwise, this property is
reserved.
For a memory-based controller, the host shall access this property with aligned 32-bit accesses.
This property shall not be reset by a Controller Level Reset initiated by a Controller Reset.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_28_Offset_E18h_PMRMSCU_Persistent_Memory_Region_Memory_Space_Control_Upper
![Table_3_1_4_28_Offset_E18h_PMRMSCU_Persistent_Memory_Region_Memory_Space_Control_Upper](../section_images/Table_3_1_4_28_Offset_E18h_PMRMSCU_Persistent_Memory_Region_Memory_Space_Control_Upper.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:00 | RW | 0h | **Controller Base Address (CBA):** This field specifies the 32 most significant bits of the 52 most significant bits of the 64-bit base address for the Persistent Memory Region's controller address range. The Persistent Memory Region's controller base address and its size determine its controller address range. |

