<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!--<!DOCTYPE board SYSTEM "/tools/Xilinx/Vivado/2023.1/data/boards/board_schemas/current/board.dtd">-->
<!-- -->
<!--   ** **        **          **  ****      **  **********  ********** ®   
      **   **        **        **   ** **     **  **              **
     **     **        **      **    **  **    **  **              **
    **       **        **    **     **   **   **  *********       **
   **         **        **  **      **    **  **  **              **
  **           **        ****       **     ** **  **              **
 **  .........  **        **        **      ****  **********      **
    ...........
                                    Reach Further™
 Copyright (C) 2022, Avnet Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board schema_version="2.2" vendor="avnet.com" name="AUBoard_15P" display_name="AUBoard 15P Development Board" url="http://avnet.me/AUBoard-15P" preset_file="preset.xml">

  <images>
    <image 
      name="aub15p_top.png" 
      display_name="AUBoard 15P Development Board" 
      sub_type="board">
      <description>AUBoard 15P Board Image</description>
    </image>
  </images>

  <compatible_board_revisions>
    <revision id="0">Rev 1</revision>
  </compatible_board_revisions>

  <file_version>1.0</file_version>

  <description>AUBoard 15P Development Board</description>

  <parameters>
  </parameters>

<!--
  <jumpers>
    <jumper name="J46" default_value="high">
      <description>Sets VCCO for banks 66 & 86 (FMC) to 1.8V (high) or 1.2V (low)</description>
    </jumper>
  </jumpers>
-->

  <data_properties>
    <data_property_group name="OPERATING_CONDITIONS">
      <data_property_group name="SUPPLY_CURRENT_BUDGET">
      <data_property name="VCCINT"     value="3"/>
      <!--
      <data_property name="VCCINT_IO"  value="7.38"/>
      <data_property name="VCCBRAM"    value="1.62"/>
      <data_property name="VCCAUX"     value="1.19"/>
      <data_property name="VCCAUX_IO"  value="0.056"/>
      <data_property name="VCCO18"     value="0.014"/>
      <data_property name="VCC_IO_HBM" value="3.84"/>
      <data_property name="VCC_HBM"    value="4.16"/>
      <data_property name="VCCAUX_HBM" value="0.2"/>
      <data_property name="MGTYVCCAUX" value="0.144"/>
      <data_property name="MGTYAVCC"   value="1.4"/>
      <data_property name="MGTYAVTT"   value="3.6"/>
      <data_property name="VCCADC"     value="0.02"/>
      -->
      </data_property_group>
      <data_property name="THETAJA"             value="0.75"/>
      <data_property name="AMBIENT_TEMP"        value="25"/>
      <data_property name="DESIGN_POWER_BUDGET" value="45"/>
      <data_property name="HEATSINK"            value="medium"/>
      <data_property name="BOARD_TEMP"          value="40"/>
      <data_property name="BOARD_LAYERS"        value="8to11"/>
    </data_property_group>
  </data_properties>

  <components>

    <!-- AU+ FPGA -->
    <component name="part0" display_name="Artix UltraScale+ AU15P FPGA" type="fpga" part_name="xcau15p-ffvb676-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="avnet.me/AUBoard-15P">
      <description>FPGA part on the board</description>
      <interfaces>

        <!-- Main I2C (connects via mux to SFP, Click, FMC, and temperature sensor) -->
        <interface mode="master" name="main_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="main_i2c" preset_proc="main_i2c_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SCL_I" physical_port="main_i2c_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="main_i2c_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="main_i2c_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_I" physical_port="main_i2c_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="main_i2c_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="main_i2c_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="MAIN_I2C_SDA"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- MikroE Click SPI -->
        <interface mode="master" name="click_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="click_spi" preset_proc="click_spi_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_mosi_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MOSI"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_mosi_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MOSI"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_mosi_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MOSI"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_miso_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MISO"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_miso_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MISO"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_miso_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_MISO"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_I" physical_port="spi_sclk_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_SCK"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_O" physical_port="spi_sclk_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_SCK"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCK_T" physical_port="spi_sclk_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_SCK"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_CS0"/> 
                <pin_map port_index="1" component_pin="CLICK_SPI_CS1_AN"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_CS0"/> 
                <pin_map port_index="1" component_pin="CLICK_SPI_CS1_AN"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_SPI_CS0"/> 
                <pin_map port_index="1" component_pin="CLICK_SPI_CS1_AN"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>      
        
        <!-- MikroE Click UART -->
        <interface mode="master" name="click_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="click_uart" preset_proc="click_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="click_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="click_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- MikroE Click Reset Output from AUBoard and Input to Click-->
        <interface mode="master" name="click_reset" type="xilinx.com:interface:gpio_rtl:1.0" of_component="click_reset" preset_proc="click_reset_preset">
        <description>Click Reset</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="click_reset_tri_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_RST"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
           
        <!-- MikroE Click PWM -->
        <interface mode="master" name="click_pwm" type="xilinx.com:interface:gpio_rtl:1.0" of_component="click_pwm" preset_proc="click_pwm_preset">
        <description>Click PWM</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_timer" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="click_pwm" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLICK_PWM"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- Push Buttons -->
        <interface mode="master" name="push_buttons_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_4bits" preset_proc="push_buttons_4bits_preset">
          <description>Push Buttons</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_4bits_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PB_SW1"/>
                <pin_map port_index="1" component_pin="PB_SW2"/>
                <pin_map port_index="2" component_pin="PB_SW3"/>
                <pin_map port_index="3" component_pin="PB_SW4"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- Slide Switches -->
        <interface mode="master" name="slide_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="slide_switches_4bits" preset_proc="slide_switches_4bits_preset">
          <description>Slide Switches</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="slide_switches_4bits_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="SLIDE_SW1"/>
                <pin_map port_index="1" component_pin="SLIDE_SW2"/>
                <pin_map port_index="2" component_pin="SLIDE_SW3"/>
                <pin_map port_index="3" component_pin="SLIDE_SW4"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- RED LEDs -->
        <interface mode="master" name="red_leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="red_leds_4bits" preset_proc="red_leds_4bits_preset">
        <description>Red LEDs</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="red_leds_4bits_tri_o" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RED_LED1"/>
                <pin_map port_index="1" component_pin="RED_LED2"/>
                <pin_map port_index="2" component_pin="RED_LED3"/>
                <pin_map port_index="3" component_pin="RED_LED4"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- RGB LEDs -->
        <interface mode="master" name="rgb_led1" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led1" preset_proc="rgb_led1_preset">
        <description>RGB LED 1</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="rgb_led1_tri_o" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_LED1_B"/>
                <pin_map port_index="1" component_pin="RGB_LED1_G"/>
                <pin_map port_index="2" component_pin="RGB_LED1_R"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="rgb_led2" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led2" preset_proc="rgb_led2_preset">
        <description>RGB LED 2</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="rgb_led2_tri_o" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_LED2_B"/>
                <pin_map port_index="1" component_pin="RGB_LED2_G"/>
                <pin_map port_index="2" component_pin="RGB_LED2_R"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- RGMII Ethernet -->
        <interface mode="master" name="rgmii_ethernet" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="rgmii_ethernet" preset_proc="rgmii_ethernet_preset">
          <description>Ethernet PHY in RGMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TD" physical_port="rgmii_td" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_TXD0"/>
                <pin_map port_index="1" component_pin="ENET_TXD1"/>
                <pin_map port_index="2" component_pin="ENET_TXD2"/>
                <pin_map port_index="3" component_pin="ENET_TXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_TX_CTL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXC" physical_port="rgmii_txc" dir="out" name="rgmii_txc">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_TXC"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RD" physical_port="rgmii_rd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_RXD0"/>
                <pin_map port_index="1" component_pin="ENET_RXD1"/>
                <pin_map port_index="2" component_pin="ENET_RXD2"/>
                <pin_map port_index="3" component_pin="ENET_RXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_RX_CTL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXC" physical_port="rgmii_rxc" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_RXC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_rtl:1.0" of_component="rgmii_ethernet">
          <description>Secondary interface to communicate with Ethernet PHY. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="rgmii_ethernet">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ENET_RST"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!-- PCIe x1 -->
        <interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>
          </preferred_ips>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X0Y0"/>
            <parameter name="gt_loc" value="GTHE4_CHANNEL_X0Y0:MGTREFCLK0_224"/>
          </parameters>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_P"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
        <!-- PCIe x2 -->
        <interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>       
          </preferred_ips>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X0Y0"/>
            <parameter name="gt_loc" value="GTHE4_CHANNEL_X0Y0:MGTREFCLK0_224"/>
          </parameters>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_N"/> 
                <pin_map port_index="1" component_pin="PCIE_TX1_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_P"/>
                <pin_map port_index="1" component_pin="PCIE_TX1_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_N"/>
                <pin_map port_index="1" component_pin="PCIE_RX1_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_P"/> 
                <pin_map port_index="1" component_pin="PCIE_RX1_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- PCIe x4 -->
        <interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>       
          </preferred_ips>
          <parameters>
            <parameter name="block_location" value="PCIE4C_X0Y0"/>
            <parameter name="gt_loc" value="GTHE4_CHANNEL_X0Y0:MGTREFCLK0_224"/>
          </parameters>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_N"/>
                <pin_map port_index="1" component_pin="PCIE_TX1_N"/>
                <pin_map port_index="2" component_pin="PCIE_TX2_N"/>
                <pin_map port_index="3" component_pin="PCIE_TX3_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_TX0_P"/>
                <pin_map port_index="1" component_pin="PCIE_TX1_P"/>
                <pin_map port_index="2" component_pin="PCIE_TX2_P"/>
                <pin_map port_index="3" component_pin="PCIE_TX3_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_N"/> 
                <pin_map port_index="1" component_pin="PCIE_RX1_N"/>
                <pin_map port_index="2" component_pin="PCIE_RX2_N"/>
                <pin_map port_index="3" component_pin="PCIE_RX3_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_RX0_P"/> 
                <pin_map port_index="1" component_pin="PCIE_RX1_P"/>
                <pin_map port_index="2" component_pin="PCIE_RX2_P"/>
                <pin_map port_index="3" component_pin="PCIE_RX3_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!-- PCIe PERSTn -->
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="1"/>	
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_PERSTN_RST"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0"/>
            <parameter name="type" value="PCIE_PERST"/>
          </parameters>
        </interface>
      
        <!-- SFP+ 10Gb Ethernet -->
        <interface mode="master" name="sfp_xgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="sfp_sgmii">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <parameters>
            <parameter name="gt_loc" value="GTHE4_CHANNEL_X0Y11:MGTREFCLK1_224"/>
          </parameters>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TXN"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TXP"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RXN"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RXP"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
        <!-- System UART -->
        <interface mode="master" name="sys_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="sys_uart" preset_proc="sys_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="UART_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="UART_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- System Clock -->
        <interface mode="slave" name="system_clock_300mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="system_clock_preset">
          <parameters>
            <parameter name="type" value="SYS_CLK"/>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sys_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYS_CLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sys_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYS_CLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
        <!-- HDMI MGT Ref Clock -->
        <interface mode="slave" name="hdmi_ref_clk_297MHz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="hdmi_ref_clock" preset_proc="hdmi_ref_clk_preset">
          <parameters>
            <parameter name="type" value="HDMI_MGT_CLK"/>
            <parameter name="frequency" value="297000000"/>
            <parameter name="gt_loc" value="GTHE4_COMMON_X0Y8:MGTREFCLK0_226"/>
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="hdmi_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="HDMI_CLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="hdmi_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="HDMI_CLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!-- PCIe MGT Ref Clock -->
        <interface mode="slave" name="pcie_ref_clk_100MHz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_ref_clock" preset_proc="pcie_ref_clk_preset">
          <parameters>
            <parameter name="type" value="PCIE_MGT_CLK"/>
            <parameter name="frequency" value="100000000"/>
            <parameter name="gt_loc" value="GTHE4_COMMON_X0Y0:MGTREFCLK0_224"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="pcie_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_CLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="pcie_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PCIE_CLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
        <!-- SFP+ MGT Ref Clock -->
        <interface mode="slave" name="sfp_ref_clk_156.25MHz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sfp_ref_clock" preset_proc="sfp_ref_clk_preset">
          <parameters>
            <parameter name="type" value="SFP_MGT_CLK"/>
            <parameter name="frequency" value="156250000"/>
            <parameter name="gt_loc" value="GTHE4_COMMON_X0Y11:MGTREFCLK1_224"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sfp_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_CLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sfp_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_CLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
        <!-- System Reset -->
        <interface mode="slave" name="system_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="sys_reset">
          <parameters>
            <parameter name="rst_polarity" value="0"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYS_RST_N"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <!-- DDR4 -->
        <interface mode="master" name="ddr4_sdram" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram" preset_proc="ddr4_preset">
          <description>DDR4 board interface uses MIG IP for connection</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_c"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_t"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
  
      </interfaces> 
    </component>

    <!-- Main I2C (connects via mux to SFP, Click, FMC, and temperature sensor) -->
    <component name="main_i2c" display_name="Main I2C" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>Main I2C</description>
    </component>

    <!-- MikroE Click SPI -->
    <component name="click_spi" display_name="Click SPI" type="chip" sub_type="mux" major_group="Click" part_name="Click" vendor="MikroE">
        <description>Click SPI</description>
    </component>

    <!-- MikroE Click UART -->
    <component name="click_uart" display_name="Click UART" type="chip" sub_type="uart" major_group="Click" part_name="Click" vendor="MikroE">
      <description>Click UART</description>
    </component>

    <!-- MikroE Click Reset -->
    <component name="click_reset" display_name="Click Reset" type="chip" sub_type="reset" major_group="Click" part_name="Click" vendor="MikroE">
      <description>Click Reset Output</description>
    </component>

    <!-- MikroE Click PWM -->
    <component name="click_pwm" display_name="Click PWM" type="chip" sub_type="chip" major_group="Click" part_name="Click" vendor="MikroE">
      <description>Click PWM Output</description>
    </component>

    <!-- Push Buttons -->
    <component name="push_buttons_4bits" display_name="Push Buttons" type="chip" sub_type="push_button" major_group="GPIO" part_name="PTS810SJG250SMTRLFS" vendor="CandK" spec_url="www.ck-components.com">
      <description>Push Buttons (4)</description>
    </component>

    <!-- Slide Switches -->
    <component name="slide_switches_4bits" display_name="Slide Switches" type="chip" sub_type="switch" major_group="GPIO" part_name="2194MST" vendor="CTS" spec_url="www.ctscorp.com">
      <description>Slide Switches (4)</description>
    </component>

    <!-- Red LEDs -->
    <component name="red_leds_4bits" display_name="Red LEDs" type="chip" sub_type="led" major_group="GPIO" part_name="EAST0603RA0" vendor="CandK" spec_url="en.everlight.com">
      <description>Red LEDs, Active High (4)</description>
    </component>

    <!-- RGB LEDs -->
    <component name="rgb_led1" display_name="RGB LED1" type="chip" sub_type="led" major_group="GPIO" part_name="19-337C/RSBHGHC-A88/4T" vendor="Everlight" spec_url="en.everlight.com">
      <description>RGB LED, Active High</description>
    </component>
    <component name="rgb_led2" display_name="RGB LED2" type="chip" sub_type="led" major_group="GPIO" part_name="19-337C/RSBHGHC-A88/4T" vendor="Everlight" spec_url="en.everlight.com">
      <description>RGB LED, Active High</description>
    </component>

    <!-- RGMII Ethernet -->
    <component name="rgmii_ethernet" display_name="Ethernet PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="KSZ9131RNXCA" vendor="Microchip" spec_url="www.microchip.com">
      <description>Ethernet 10/100/1000 RGMII PHY</description>
      <component_modes>
        <component_mode name="rgmii" display_name="RGMII">
          <interfaces>
            <interface name="rgmii_ethernet"/>
            <interface name="mdio_io" optional="true"/>
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component> 
    
    <!-- PCIe  -->
    <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_ref_clk_100MHz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_ref_clk_100MHz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_ref_clk_100MHz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="pcie4c_uscale_plus" order="1"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>

    <!-- SFP+ 10Gb Ethernet-->
    <component name="sfp_sgmii" display_name="SFP+ 10Gb Ethernet" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>SFP+ Cage</description>
      <component_modes>
        <component_mode name="sfp_xgmii" display_name="SFP+ 10Gb Ethernet">
          <interfaces>
            <interface name="sfp_xgmii"/>
            <interface name="sfp_ref_clk_156.25MHz" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="usxgmii" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    
    <!-- System UART -->
    <component name="sys_uart" display_name="System UART" type="chip" sub_type="uart" major_group="UART">
      <description>System UART</description>
    </component>

    <!-- System Clock -->
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ECX-L33CN-300.000-TR" vendor="ECS" spec_url="ecsxtal.com">
      <description>LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
    </component>
    
    <!-- SFP+ Ref Clock -->
    <component name="sfp_ref_clock" display_name="SFP+ MGT Reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="RC31008AQ71GL2#BD0" vendor="Renesas" spec_url="www.renesas.com">
      <description>SFP+ 156.25 MHz Reference Clock</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>
    
    <!-- HDMI Ref Clock -->
    <component name="hdmi_ref_clock" display_name="HDMI MGT Reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="RC31008AQ71GL2#BD0" vendor="Renesas" spec_url="www.renesas.com">
      <description>HDMI 297 MHz Reference Clock</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>

    <!-- PCIe Ref Clock -->
    <component name="pcie_ref_clock" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_4lane_edge" vendor="Clock">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <!-- PCIe Reset -->
    <component name="pcie_perstn" display_name="PCIe Reset" type="chip" sub_type="reset" major_group="Reset">
      <description>PCIe Reset, Active Low</description>
    </component>

    <!-- System Reset -->
    <component name="sys_reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="PTS810SJG250SMTRLFS" vendor="CandK" spec_url="www.ck-components.com">
      <description>CPU Reset Push Button, Active Low</description>
    </component>

    <!-- DDR4 -->
    <component name="ddr4_sdram" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="IS43QR16512A-083TBL" vendor="ISSI" spec_url="https://www.issi.com/WW/pdf/43-46QR81024A-16512A.pdf">
      <description>DDR4 SDRAM 2GB</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="2GB"/>
      </parameters> 
      <component_modes>
        <component_mode name="ddr4_sdram" display_name="ddr4_sdram">
          <interfaces>
            <interface name="ddr4_sdram"/>
            <interface name="system_clock_300mhz" optional="true"/>
          </interfaces>
        </component_mode>
      </component_modes>
    </component>
      
    <!-- FMC HPC -->
    <component name="fmc_hpc_connector" display_name="FMC_HPC" type="connector" sub_type="fmc_hpc">
      <pins>
        <pin index="202" name="fmc_hpc_dp1_m2c_p"></pin> <!-- A2 -->
        <pin index="203" name="fmc_hpc_dp1_m2c_n"></pin> <!-- A3 -->
        <pin index="206" name="fmc_hpc_dp2_m2c_p"></pin> <!-- A6 -->
        <pin index="207" name="fmc_hpc_dp2_m2c_n"></pin> <!-- A7 -->
        <pin index="210" name="fmc_hpc_dp3_m2c_p"></pin> <!-- A10 -->
        <pin index="211" name="fmc_hpc_dp3_m2c_n"></pin> <!-- A11 -->
        <pin index="222" name="fmc_hpc_dp1_c2m_p"></pin> <!-- A22 -->
        <pin index="223" name="fmc_hpc_dp1_c2m_n"></pin> <!-- A23 -->
        <pin index="226" name="fmc_hpc_dp2_c2m_p"></pin> <!-- A26 -->
        <pin index="227" name="fmc_hpc_dp2_c2m_n"></pin> <!-- A27 -->
        <pin index="230" name="fmc_hpc_dp3_c2m_p"></pin> <!-- A30 -->
        <pin index="231" name="fmc_hpc_dp3_c2m_n"></pin> <!-- A31 -->
    
        <pin index="260" name="fmc_hpc_gbtclk1_m2c_p"></pin> <!-- B20 -->
        <pin index="261" name="fmc_hpc_gbtclk1_m2c_n"></pin> <!-- B21 -->
    
        <pin index="282" name="fmc_hpc_dp0_c2m_p"></pin> <!-- C2 -->
        <pin index="283" name="fmc_hpc_dp0_c2m_n"></pin> <!-- C3 -->
        <pin index="286" name="fmc_hpc_dp0_m2c_p"></pin> <!-- C6 -->
        <pin index="287" name="fmc_hpc_dp0_m2c_n"></pin> <!-- C7 -->
        <pin index="290" name="fmc_hpc_la06_p"></pin> <!-- C10 -->
        <pin index="291" name="fmc_hpc_la06_n"></pin> <!-- C11 -->
        <pin index="294" name="fmc_hpc_la10_p"></pin> <!-- C14 -->
        <pin index="295" name="fmc_hpc_la10_n"></pin> <!-- C15 -->
        <pin index="298" name="fmc_hpc_la14_p"></pin> <!-- C18 -->
        <pin index="299" name="fmc_hpc_la14_n"></pin> <!-- C19 -->
        <pin index="302" name="fmc_hpc_la18_p"></pin> <!-- C22 -->
        <pin index="303" name="fmc_hpc_la18_n"></pin> <!-- C23 -->
        <pin index="306" name="fmc_hpc_la27_p"></pin> <!-- C26 -->
        <pin index="307" name="fmc_hpc_la27_n"></pin> <!-- C27 -->
    
        <pin index="324" name="fmc_hpc_gbtclk0_m2c_p"></pin> <!-- D4 -->
        <pin index="325" name="fmc_hpc_gbtclk0_m2c_n"></pin> <!-- D5 -->
        <pin index="328" name="fmc_hpc_la01_p"></pin> <!-- D8 -->
        <pin index="329" name="fmc_hpc_la01_n"></pin> <!-- D9 -->
        <pin index="331" name="fmc_hpc_la05_p"></pin> <!-- D11 -->
        <pin index="332" name="fmc_hpc_la05_n"></pin> <!-- D12 -->
        <pin index="334" name="fmc_hpc_la09_p"></pin> <!-- D14 -->
        <pin index="335" name="fmc_hpc_la09_n"></pin> <!-- D15 -->
        <pin index="337" name="fmc_hpc_la13_p"></pin> <!-- D17 -->
        <pin index="338" name="fmc_hpc_la13_n"></pin> <!-- D18 -->
        <pin index="340" name="fmc_hpc_la17_p"></pin> <!-- D20 -->
        <pin index="341" name="fmc_hpc_la17_n"></pin> <!-- D21 -->
        <pin index="343" name="fmc_hpc_la23_p"></pin> <!-- D23 -->
        <pin index="344" name="fmc_hpc_la23_n"></pin> <!-- D24 -->
        <pin index="346" name="fmc_hpc_la26_p"></pin> <!-- D26 -->
        <pin index="347" name="fmc_hpc_la26_n"></pin> <!-- D27 -->
    
        <pin index="442" name="fmc_hpc_clk1_m2c_p"></pin> <!-- G2 -->
        <pin index="443" name="fmc_hpc_clk1_m2c_n"></pin> <!-- G3 -->
        <pin index="446" name="fmc_hpc_la00_p"></pin> <!-- G6 -->
        <pin index="447" name="fmc_hpc_la00_n"></pin> <!-- G7 -->
        <pin index="449" name="fmc_hpc_la03_p"></pin> <!-- G9 -->
        <pin index="450" name="fmc_hpc_la03_n"></pin> <!-- G10 -->
        <pin index="452" name="fmc_hpc_la08_p"></pin> <!-- G12 -->
        <pin index="453" name="fmc_hpc_la08_n"></pin> <!-- G13 -->
        <pin index="455" name="fmc_hpc_la12_p"></pin> <!-- G15 -->
        <pin index="456" name="fmc_hpc_la12_n"></pin> <!-- G16 -->
        <pin index="458" name="fmc_hpc_la16_p"></pin> <!-- G18 -->
        <pin index="459" name="fmc_hpc_la16_n"></pin> <!-- G19 -->
        <pin index="461" name="fmc_hpc_la20_p"></pin> <!-- G21 -->
        <pin index="462" name="fmc_hpc_la20_n"></pin> <!-- G22 -->
        <pin index="464" name="fmc_hpc_la22_p"></pin> <!-- G24 -->
        <pin index="465" name="fmc_hpc_la22_n"></pin> <!-- G25 -->
        <pin index="467" name="fmc_hpc_la25_p"></pin> <!-- G27 -->
        <pin index="468" name="fmc_hpc_la25_n"></pin> <!-- G28 -->
        <pin index="470" name="fmc_hpc_la29_p"></pin> <!-- G30 -->
        <pin index="471" name="fmc_hpc_la29_n"></pin> <!-- G31 -->
        <pin index="473" name="fmc_hpc_la31_p"></pin> <!-- G33 -->
        <pin index="474" name="fmc_hpc_la31_n"></pin> <!-- G34 -->
        <pin index="476" name="fmc_hpc_la33_p"></pin> <!-- G36 -->
        <pin index="477" name="fmc_hpc_la33_n"></pin> <!-- G37 -->
        
        <pin index="482" name="fmc_hpc_prsnt_m2c_b_ls"></pin> <!-- H2 -->
        <pin index="484" name="fmc_hpc_clk0_m2c_p"></pin> <!-- H4 -->
        <pin index="485" name="fmc_hpc_clk0_m2c_n"></pin> <!-- H5 -->
        <pin index="487" name="fmc_hpc_la02_p"></pin> <!-- H7 -->
        <pin index="488" name="fmc_hpc_la02_n"></pin> <!-- H8 -->
        <pin index="490" name="fmc_hpc_la04_p"></pin> <!-- H10 -->
        <pin index="491" name="fmc_hpc_la04_n"></pin> <!-- H11 -->
        <pin index="493" name="fmc_hpc_la07_p"></pin> <!-- H13 -->
        <pin index="494" name="fmc_hpc_la07_n"></pin> <!-- H14 -->
        <pin index="496" name="fmc_hpc_la11_p"></pin> <!-- H16 -->
        <pin index="497" name="fmc_hpc_la11_n"></pin> <!-- H17 -->
        <pin index="499" name="fmc_hpc_la15_p"></pin> <!-- H19 -->
        <pin index="500" name="fmc_hpc_la15_n"></pin> <!-- H20 -->
        <pin index="502" name="fmc_hpc_la19_p"></pin> <!-- H22 -->
        <pin index="503" name="fmc_hpc_la19_n"></pin> <!-- H23 -->
        <pin index="505" name="fmc_hpc_la21_p"></pin> <!-- H25 -->
        <pin index="506" name="fmc_hpc_la21_n"></pin> <!-- H26 -->
        <pin index="508" name="fmc_hpc_la24_p"></pin> <!-- H28 -->
        <pin index="509" name="fmc_hpc_la24_n"></pin> <!-- H29 -->
        <pin index="511" name="fmc_hpc_la28_p"></pin> <!-- H31 -->
        <pin index="512" name="fmc_hpc_la28_n"></pin> <!-- H32 -->
        <pin index="514" name="fmc_hpc_la30_p"></pin> <!-- H34 -->
        <pin index="515" name="fmc_hpc_la30_n"></pin> <!-- H35 -->
        <pin index="517" name="fmc_hpc_la32_p"></pin> <!-- H37 -->
        <pin index="518" name="fmc_hpc_la32_n"></pin> <!-- H38 -->
      </pins>
    </component>

  </components>

  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
     
  <connections>
    <!-- Main I2C (connects via mux to SFP, Click, FMC, and temperature sensor) -->
    <connection name="part0_main_i2c" component1="part0" component2="main_i2c">
      <connection_map name="part0_main_i2c" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <!-- MikroE Click SPI -->
    <connection name="part0_click_spi" component1="part0" component2="click_spi">
      <connection_map name="part0_click_spi" c1_st_index="2" c1_end_index="6" c2_st_index="0" c2_end_index="4"/>
    </connection>
    
    <!-- MikroE Click UART -->
    <connection name="part0_click_uart" component1="part0" component2="click_uart">
      <connection_map name="part0_click_uart" c1_st_index="7" c1_end_index="8" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <!-- MikroE Click Reset -->
    <connection name="part0_click_reset" component1="part0" component2="click_reset">
      <connection_map name="part0_click_reset" c1_st_index="9" c1_end_index="9" component2="click_reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
    
    <!-- MikroE Click PWM -->
    <connection name="part0_click_pwm" component1="part0" component2="click_pwm">
      <connection_map name="part0_click_pwm" c1_st_index="10" c1_end_index="10" component2="click_pwm" c2_st_index="0" c2_end_index="0"/>
    </connection>
    
    <!-- Push Buttons -->
    <connection name="part0_push_buttons_4bits" component1="part0" component2="push_buttons_4bits">
      <connection_map name="part0_push_buttons_4bits" c1_st_index="11" c1_end_index="14" c2_st_index="0" c2_end_index="3"/>
    </connection>
    
    <!-- Slide Switches -->
    <connection name="part0_slide_switches_4bits" component1="part0" component2="slide_switches_4bits">
      <connection_map name="part0_slide_switches_4bits" c1_st_index="15" c1_end_index="18" c2_st_index="0" c2_end_index="3"/>
    </connection>
    
    <!-- Red LEDs -->
    <connection name="part0_red_leds_4bits" component1="part0" component2="red_leds_4bits">
      <connection_map name="part0_red_leds_4bits" c1_st_index="19" c1_end_index="22" c2_st_index="0" c2_end_index="3"/>
    </connection>
    
    <!-- RGB LEDs -->
    <connection name="part0_rgb_led1" component1="part0" component2="rgb_led1">
      <connection_map name="part0_rgb_led1" c1_st_index="23" c1_end_index="25" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_rgb_led2" component1="part0" component2="rgb_led2">
      <connection_map name="part0_rgb_led2" c1_st_index="26" c1_end_index="28" c2_st_index="0" c2_end_index="2"/>
    </connection>
    
    <!-- RGMII Ethernet -->
    <connection name="part0_rgmii_ethernet" component1="part0" component2="rgmii_ethernet">   
      <connection_map name="part0_rgmii_ethernet" c1_st_index="29" c1_end_index="43" c2_st_index="0" c2_end_index="14"/>
    </connection> 
    
    <!-- PCIe -->
    <connection name="part0_pcie" component1="part0" component2="pcie">   
      <connection_map name="part0_pcie" c1_st_index="44" c1_end_index="59" c2_st_index="0" c2_end_index="15"/>
    </connection> 
    
    <!-- SFP+ 10Gb Ethernet -->
    <connection name="part0_sfp_xgmii" component1="part0" component2="sfp_xgmii">   
      <connection_map name="part0_sfp_xgmii" c1_st_index="60" c1_end_index="63" c2_st_index="0" c2_end_index="3"/>
    </connection> 
    
    <!-- System UART -->
    <connection name="part0_system_uart" component1="part0" component2="system_uart">   
      <connection_map name="part0_system_uart" c1_st_index="64" c1_end_index="65" c2_st_index="0" c2_end_index="1"/>
    </connection> 
    
    <!-- System Clock -->
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock" typical_delay="5" c1_st_index="66" c1_end_index="67" c2_st_index="0" c2_end_index="1"/>
    </connection> 

    <!-- HDMI MGT Ref Clock -->
    <connection name="part0_hdmi_ref_clock" component1="part0" component2="hdmi_ref_clock">
      <connection_map name="part0_hdmi_ref_clock" typical_delay="5" c1_st_index="68" c1_end_index="69" c2_st_index="0" c2_end_index="1"/>
    </connection> 

    <!-- PCIe Ref Clock -->
    <connection name="part0_pcie_ref_clock" component1="part0" component2="pcie_ref_clock">
      <connection_map name="part0_pcie_ref_clock" typical_delay="5" c1_st_index="70" c1_end_index="71" c2_st_index="0" c2_end_index="1"/>
    </connection> 

    <!-- SFP+ Ref Clock -->
    <connection name="part0_sfp_ref_clock" component1="part0" component2="sfp_ref_clock">
      <connection_map name="part0_sfp_ref_clock" typical_delay="5" c1_st_index="72" c1_end_index="73" c2_st_index="0" c2_end_index="1"/>
    </connection> 

    <!-- PCIe Reset -->
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn" c1_st_index="74" c1_end_index="74" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <!-- System Reset -->
    <connection name="part0_system_reset" component1="part0" component2="system_reset">   
      <connection_map name="part0_system_reset" c1_st_index="75" c1_end_index="75" c2_st_index="0" c2_end_index="0"/>
    </connection> 
    
    <!-- DDR4 -->
    <connection name="part0_ddr4" component1="part0" component2="ddr4_sdram">   
      <connection_map name="part0_ddr4_sdram" c1_st_index="76" c1_end_index="146" c2_st_index="0" c2_end_index="70"/>
    </connection> 

    <!-- FMC HPC -->
    <connection name="part0_fmc_hpc_connector" component1="part0" component2="fmc_hpc_connector">   
      <connection_map name="part0_fmc_hpc" c1_st_index="147" c1_end_index="239" c2_st_index="0" c2_end_index="92"/>

    </connection> 
  
  </connections> 
   
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
        <associated_board_interfaces>
          <associated_board_interface name="system_clock_300mhz" order="0"/> 
        </associated_board_interfaces>
      </ip>

      <ip vendor="xilinx.com" library="ip" name="axi_pcie3" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/> 
        </associated_board_interfaces>
      </ip>
      
      <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_perstn" order="0"/> 
        </associated_board_interfaces>
      </ip>
      
    <ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" version="*" ip_interface="sys_rst_n">
      <associated_board_interfaces>
        <associated_board_interface name="pcie_perstn" order="0"/> 
      </associated_board_interfaces>
    </ip>
  
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
        <associated_board_interfaces>
          <associated_board_interface name="pcie_ref_clk_100MHz" order="0"/> 
          <associated_board_interface name="system_clock_300mhz" order="1"/> 
        </associated_board_interfaces>
      </ip>
   
    </ip_associated_rule>
  </ip_associated_rules>
 
</board>
