Classic Timing Analyzer report for projet_VHDL
Fri Jun 10 15:37:12 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.070 ns                         ; RX                        ; rs232in:inst|state.WAIT_StartBit ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.631 ns                        ; busToRS232:inst2|R_32[30] ; D[6]                             ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.021 ns                        ; RX                        ; rs232in:inst|R_sh[7]             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 188.32 MHz ( period = 5.310 ns ) ; racine:inst4|one[2]       ; racine:inst4|state.IF_OP_SUP_TMP ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 188.32 MHz ( period = 5.310 ns )                    ; racine:inst4|one[2]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; racine:inst4|one[2]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; racine:inst4|res[3]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 191.57 MHz ( period = 5.220 ns )                    ; racine:inst4|res[3]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; racine:inst4|one[4]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 194.40 MHz ( period = 5.144 ns )                    ; racine:inst4|one[4]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.936 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; racine:inst4|res[2]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 195.47 MHz ( period = 5.116 ns )                    ; racine:inst4|res[2]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; racine:inst4|res[5]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; racine:inst4|res[5]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 196.97 MHz ( period = 5.077 ns )                    ; racine:inst4|res[4]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; racine:inst4|res[4]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; racine:inst4|one[0]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; racine:inst4|one[0]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 198.81 MHz ( period = 5.030 ns )                    ; racine:inst4|res[0]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; racine:inst4|res[0]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; racine:inst4|res[6]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; 198.89 MHz ( period = 5.028 ns )                    ; racine:inst4|res[6]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 201.45 MHz ( period = 4.964 ns )                    ; racine:inst4|res[1]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.760 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; racine:inst4|res[1]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; racine:inst4|one[6]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; 202.31 MHz ( period = 4.943 ns )                    ; racine:inst4|one[6]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; 206.48 MHz ( period = 4.843 ns )                    ; racine:inst4|one[4]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; racine:inst4|one[16] ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 209.42 MHz ( period = 4.775 ns )                    ; racine:inst4|op[4]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.566 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; racine:inst4|res[7]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.56 MHz ( period = 4.772 ns )                    ; racine:inst4|res[7]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; racine:inst4|one[12] ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 210.35 MHz ( period = 4.754 ns )                    ; racine:inst4|op[15]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; 211.60 MHz ( period = 4.726 ns )                    ; racine:inst4|res[8]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.498 ns                ;
; N/A                                     ; 211.64 MHz ( period = 4.725 ns )                    ; racine:inst4|res[8]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.497 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; racine:inst4|op[16]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; racine:inst4|one[4]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 214.04 MHz ( period = 4.672 ns )                    ; racine:inst4|one[8]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; racine:inst4|one[8]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; racine:inst4|one[8]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.458 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; racine:inst4|one[16] ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; racine:inst4|op[5]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.439 ns                ;
; N/A                                     ; 215.29 MHz ( period = 4.645 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; racine:inst4|op[4]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.425 ns                ;
; N/A                                     ; 216.12 MHz ( period = 4.627 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 216.17 MHz ( period = 4.626 ns )                    ; racine:inst4|one[12] ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 216.59 MHz ( period = 4.617 ns )                    ; racine:inst4|res[9]  ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 216.64 MHz ( period = 4.616 ns )                    ; racine:inst4|res[9]  ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; 216.68 MHz ( period = 4.615 ns )                    ; racine:inst4|op[3]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.406 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; racine:inst4|op[15]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.391 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; racine:inst4|res[10] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; racine:inst4|res[10] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; racine:inst4|op[13]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.382 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; racine:inst4|one[14] ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; 218.39 MHz ( period = 4.579 ns )                    ; racine:inst4|op[8]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; racine:inst4|op[6]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 218.67 MHz ( period = 4.573 ns )                    ; racine:inst4|one[12] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 218.72 MHz ( period = 4.572 ns )                    ; racine:inst4|one[12] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.364 ns                ;
; N/A                                     ; 218.87 MHz ( period = 4.569 ns )                    ; racine:inst4|op[16]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.363 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 219.97 MHz ( period = 4.546 ns )                    ; racine:inst4|res[11] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; racine:inst4|res[11] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; racine:inst4|one[8]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 221.09 MHz ( period = 4.523 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; racine:inst4|one[10] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; racine:inst4|one[10] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; racine:inst4|res[5]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.285 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; racine:inst4|op[5]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 222.07 MHz ( period = 4.503 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.292 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; racine:inst4|op[10]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; racine:inst4|res[4]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 223.21 MHz ( period = 4.480 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; racine:inst4|one[0]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.279 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; racine:inst4|op[3]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; racine:inst4|op[11]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.259 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; racine:inst4|op[13]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; racine:inst4|op[12]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.238 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; racine:inst4|one[14] ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.247 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 225.28 MHz ( period = 4.439 ns )                    ; racine:inst4|one[14] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; racine:inst4|op[8]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; racine:inst4|one[14] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; racine:inst4|res[0]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.239 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; racine:inst4|res[5]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; racine:inst4|res[6]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; racine:inst4|op[6]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; 225.89 MHz ( period = 4.427 ns )                    ; racine:inst4|one[2]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.221 ns                ;
; N/A                                     ; 226.65 MHz ( period = 4.412 ns )                    ; racine:inst4|res[4]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; racine:inst4|one[0]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 227.69 MHz ( period = 4.392 ns )                    ; racine:inst4|one[10] ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; racine:inst4|res[12] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; racine:inst4|res[12] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; racine:inst4|op[1]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; racine:inst4|res[1]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.173 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; racine:inst4|res[0]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 229.04 MHz ( period = 4.366 ns )                    ; racine:inst4|res[5]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.10 MHz ( period = 4.365 ns )                    ; racine:inst4|res[7]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 229.15 MHz ( period = 4.364 ns )                    ; racine:inst4|res[6]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 229.31 MHz ( period = 4.361 ns )                    ; racine:inst4|one[0]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 229.52 MHz ( period = 4.357 ns )                    ; racine:inst4|one[16] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; racine:inst4|one[16] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 229.89 MHz ( period = 4.350 ns )                    ; racine:inst4|one[6]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; 230.20 MHz ( period = 4.344 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 230.26 MHz ( period = 4.343 ns )                    ; racine:inst4|op[10]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 230.36 MHz ( period = 4.341 ns )                    ; racine:inst4|res[4]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; racine:inst4|one[2]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; racine:inst4|res[3]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; racine:inst4|one[0]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; racine:inst4|op[11]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 231.54 MHz ( period = 4.319 ns )                    ; racine:inst4|op[12]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; 231.59 MHz ( period = 4.318 ns )                    ; racine:inst4|res[8]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 232.02 MHz ( period = 4.310 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; racine:inst4|op[7]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; racine:inst4|res[1]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; racine:inst4|res[0]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; racine:inst4|res[5]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; racine:inst4|res[7]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; racine:inst4|res[6]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; racine:inst4|op[20]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; racine:inst4|op[14]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; racine:inst4|one[6]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[18]                ; CLK        ; CLK      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; racine:inst4|res[4]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; 234.47 MHz ( period = 4.265 ns )                    ; racine:inst4|one[0]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; racine:inst4|one[4]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; racine:inst4|one[8]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; 235.02 MHz ( period = 4.255 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 235.24 MHz ( period = 4.251 ns )                    ; racine:inst4|one[10] ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 235.29 MHz ( period = 4.250 ns )                    ; racine:inst4|res[3]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 235.46 MHz ( period = 4.247 ns )                    ; racine:inst4|res[8]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 236.13 MHz ( period = 4.235 ns )                    ; racine:inst4|op[1]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; racine:inst4|res[2]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; racine:inst4|res[1]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.031 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; racine:inst4|res[0]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; racine:inst4|res[7]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; racine:inst4|res[6]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; racine:inst4|one[0]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 237.02 MHz ( period = 4.219 ns )                    ; racine:inst4|res[5]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.005 ns                ;
; N/A                                     ; 237.59 MHz ( period = 4.209 ns )                    ; racine:inst4|res[9]  ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; racine:inst4|one[6]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 4.005 ns                ;
; N/A                                     ; 237.81 MHz ( period = 4.205 ns )                    ; racine:inst4|res[10] ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[17]                ; CLK        ; CLK      ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; racine:inst4|res[4]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 4.010 ns                ;
; N/A                                     ; 238.78 MHz ( period = 4.188 ns )                    ; racine:inst4|one[8]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 238.83 MHz ( period = 4.187 ns )                    ; racine:inst4|one[0]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 3.997 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[18]                ; CLK        ; CLK      ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; 239.29 MHz ( period = 4.179 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 239.35 MHz ( period = 4.178 ns )                    ; racine:inst4|res[14] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 3.950 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; racine:inst4|res[14] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; racine:inst4|op[9]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; racine:inst4|one[2]  ; racine:inst4|res[17]               ; CLK        ; CLK      ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; racine:inst4|res[8]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; racine:inst4|one[4]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 3.973 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; racine:inst4|one[12] ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; 240.21 MHz ( period = 4.163 ns )                    ; racine:inst4|op[7]   ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 240.44 MHz ( period = 4.159 ns )                    ; racine:inst4|res[1]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 240.56 MHz ( period = 4.157 ns )                    ; racine:inst4|op[1]   ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; racine:inst4|res[7]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 3.929 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 241.14 MHz ( period = 4.147 ns )                    ; racine:inst4|res[0]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 241.20 MHz ( period = 4.146 ns )                    ; racine:inst4|op[20]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; 241.20 MHz ( period = 4.146 ns )                    ; racine:inst4|res[2]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 241.20 MHz ( period = 4.146 ns )                    ; racine:inst4|res[6]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 241.31 MHz ( period = 4.144 ns )                    ; racine:inst4|one[18] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 241.37 MHz ( period = 4.143 ns )                    ; racine:inst4|one[18] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 241.37 MHz ( period = 4.143 ns )                    ; racine:inst4|one[6]  ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 241.60 MHz ( period = 4.139 ns )                    ; racine:inst4|op[14]  ; racine:inst4|state.LOOP_MAIN       ; CLK        ; CLK      ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; racine:inst4|res[11] ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; racine:inst4|res[9]  ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; racine:inst4|one[6]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; racine:inst4|res[5]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; racine:inst4|res[10] ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; racine:inst4|op[6]   ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; racine:inst4|op[6]   ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 3.926 ns                ;
; N/A                                     ; 242.07 MHz ( period = 4.131 ns )                    ; racine:inst4|res[5]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 242.13 MHz ( period = 4.130 ns )                    ; racine:inst4|one[2]  ; racine:inst4|op[16]                ; CLK        ; CLK      ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; racine:inst4|op[4]   ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; racine:inst4|op[4]   ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; racine:inst4|one[8]  ; racine:inst4|op[21]                ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; racine:inst4|res[3]  ; racine:inst4|op[17]                ; CLK        ; CLK      ; None                        ; None                      ; 3.920 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; racine:inst4|res[4]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; 243.43 MHz ( period = 4.108 ns )                    ; racine:inst4|one[4]  ; racine:inst4|op[18]                ; CLK        ; CLK      ; None                        ; None                      ; 3.905 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; racine:inst4|res[4]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; racine:inst4|one[0]  ; racine:inst4|op[19]                ; CLK        ; CLK      ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; racine:inst4|one[10] ; racine:inst4|op[23]                ; CLK        ; CLK      ; None                        ; None                      ; 3.902 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; racine:inst4|res[8]  ; racine:inst4|op[20]                ; CLK        ; CLK      ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; 243.96 MHz ( period = 4.099 ns )                    ; racine:inst4|one[0]  ; racine:inst4|res[23]               ; CLK        ; CLK      ; None                        ; None                      ; 3.902 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; racine:inst4|res[15] ; racine:inst4|state.IF_OP_SUP_TMP   ; CLK        ; CLK      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 244.08 MHz ( period = 4.097 ns )                    ; racine:inst4|res[15] ; racine:inst4|state.ELSE_OP_INF_TMP ; CLK        ; CLK      ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 244.26 MHz ( period = 4.094 ns )                    ; racine:inst4|one[12] ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; racine:inst4|res[3]  ; racine:inst4|res[17]               ; CLK        ; CLK      ; None                        ; None                      ; 3.904 ns                ;
; N/A                                     ; 244.74 MHz ( period = 4.086 ns )                    ; racine:inst4|op[1]   ; racine:inst4|op[22]                ; CLK        ; CLK      ; None                        ; None                      ; 3.885 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; racine:inst4|op[0]   ; racine:inst4|state.LOOP_DECALE_ONE ; CLK        ; CLK      ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; racine:inst4|res[1]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; racine:inst4|res[2]  ; racine:inst4|op[18]                ; CLK        ; CLK      ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 245.34 MHz ( period = 4.076 ns )                    ; racine:inst4|res[7]  ; racine:inst4|res[22]               ; CLK        ; CLK      ; None                        ; None                      ; 3.862 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                               ; To Clock ;
+-------+--------------+------------+------+----------------------------------+----------+
; N/A   ; None         ; 5.070 ns   ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
; N/A   ; None         ; 5.062 ns   ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
; N/A   ; None         ; 4.251 ns   ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
+-------+--------------+------------+------+----------------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+---------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To   ; From Clock ;
+-------+--------------+------------+---------------------------+------+------------+
; N/A   ; None         ; 11.631 ns  ; busToRS232:inst2|R_32[30] ; D[6] ; CLK        ;
; N/A   ; None         ; 11.036 ns  ; busToRS232:inst2|R_32[27] ; D[3] ; CLK        ;
; N/A   ; None         ; 10.822 ns  ; busToRS232:inst2|R_32[28] ; D[4] ; CLK        ;
; N/A   ; None         ; 9.911 ns   ; busToRS232:inst2|R_32[26] ; D[2] ; CLK        ;
; N/A   ; None         ; 9.478 ns   ; rs232out:inst1|state.W_ND ; Tx   ; CLK        ;
; N/A   ; None         ; 9.466 ns   ; busToRS232:inst2|R_32[31] ; D[7] ; CLK        ;
; N/A   ; None         ; 9.295 ns   ; rs232out:inst1|R_data[0]  ; Tx   ; CLK        ;
; N/A   ; None         ; 9.282 ns   ; busToRS232:inst2|R_32[29] ; D[5] ; CLK        ;
; N/A   ; None         ; 8.804 ns   ; busToRS232:inst2|R_32[24] ; D[0] ; CLK        ;
; N/A   ; None         ; 8.378 ns   ; busToRS232:inst2|R_32[25] ; D[1] ; CLK        ;
+-------+--------------+------------+---------------------------+------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                               ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; N/A           ; None        ; -4.021 ns ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
; N/A           ; None        ; -4.832 ns ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
; N/A           ; None        ; -4.840 ns ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Jun 10 15:37:11 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 188.32 MHz between source register "racine:inst4|one[2]" and destination register "racine:inst4|state.IF_OP_SUP_TMP" (period= 5.31 ns)
    Info: + Longest register to register delay is 5.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y37_N1; Fanout = 5; REG Node = 'racine:inst4|one[2]'
        Info: 2: + IC(0.732 ns) + CELL(0.393 ns) = 1.125 ns; Loc. = LCCOMB_X52_Y37_N12; Fanout = 2; COMB Node = 'racine:inst4|tmp[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.284 ns; Loc. = LCCOMB_X52_Y37_N14; Fanout = 2; COMB Node = 'racine:inst4|tmp[3]~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X52_Y37_N16; Fanout = 2; COMB Node = 'racine:inst4|tmp[4]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X52_Y37_N18; Fanout = 2; COMB Node = 'racine:inst4|tmp[5]~11'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X52_Y37_N20; Fanout = 2; COMB Node = 'racine:inst4|tmp[6]~13'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.907 ns; Loc. = LCCOMB_X52_Y37_N22; Fanout = 4; COMB Node = 'racine:inst4|tmp[7]~14'
        Info: 8: + IC(0.684 ns) + CELL(0.393 ns) = 2.984 ns; Loc. = LCCOMB_X51_Y37_N22; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~15'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.055 ns; Loc. = LCCOMB_X51_Y37_N24; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~17'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.126 ns; Loc. = LCCOMB_X51_Y37_N26; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~19'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.197 ns; Loc. = LCCOMB_X51_Y37_N28; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~21'
        Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 3.343 ns; Loc. = LCCOMB_X51_Y37_N30; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~23'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.414 ns; Loc. = LCCOMB_X51_Y36_N0; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~25'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.485 ns; Loc. = LCCOMB_X51_Y36_N2; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~27'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.556 ns; Loc. = LCCOMB_X51_Y36_N4; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~29'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.627 ns; Loc. = LCCOMB_X51_Y36_N6; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~31'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.698 ns; Loc. = LCCOMB_X51_Y36_N8; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~33'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.769 ns; Loc. = LCCOMB_X51_Y36_N10; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~35'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.840 ns; Loc. = LCCOMB_X51_Y36_N12; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~37'
        Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 3.999 ns; Loc. = LCCOMB_X51_Y36_N14; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~39'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.070 ns; Loc. = LCCOMB_X51_Y36_N16; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~41'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.141 ns; Loc. = LCCOMB_X51_Y36_N18; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~43'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.212 ns; Loc. = LCCOMB_X51_Y36_N20; Fanout = 1; COMB Node = 'racine:inst4|LessThan1~45'
        Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.622 ns; Loc. = LCCOMB_X51_Y36_N22; Fanout = 2; COMB Node = 'racine:inst4|LessThan1~46'
        Info: 25: + IC(0.246 ns) + CELL(0.150 ns) = 5.018 ns; Loc. = LCCOMB_X51_Y36_N26; Fanout = 1; COMB Node = 'racine:inst4|Selector5~1'
        Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 5.102 ns; Loc. = LCFF_X51_Y36_N27; Fanout = 5; REG Node = 'racine:inst4|state.IF_OP_SUP_TMP'
        Info: Total cell delay = 3.440 ns ( 67.42 % )
        Info: Total interconnect delay = 1.662 ns ( 32.58 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.145 ns) + CELL(0.537 ns) = 2.753 ns; Loc. = LCFF_X51_Y36_N27; Fanout = 5; REG Node = 'racine:inst4|state.IF_OP_SUP_TMP'
            Info: Total cell delay = 1.496 ns ( 54.34 % )
            Info: Total interconnect delay = 1.257 ns ( 45.66 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.139 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X54_Y37_N1; Fanout = 5; REG Node = 'racine:inst4|one[2]'
            Info: Total cell delay = 1.496 ns ( 54.46 % )
            Info: Total interconnect delay = 1.251 ns ( 45.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "rs232in:inst|state.WAIT_StartBit" (data pin = "RX", clock pin = "CLK") is 5.070 ns
    Info: + Longest pin to register delay is 7.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(5.920 ns) + CELL(0.438 ns) = 7.198 ns; Loc. = LCCOMB_X65_Y41_N4; Fanout = 1; COMB Node = 'rs232in:inst|Selector0~0'
        Info: 3: + IC(0.273 ns) + CELL(0.378 ns) = 7.849 ns; Loc. = LCCOMB_X65_Y41_N14; Fanout = 1; COMB Node = 'rs232in:inst|Selector0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.933 ns; Loc. = LCFF_X65_Y41_N15; Fanout = 21; REG Node = 'rs232in:inst|state.WAIT_StartBit'
        Info: Total cell delay = 1.740 ns ( 21.93 % )
        Info: Total interconnect delay = 6.193 ns ( 78.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.827 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X65_Y41_N15; Fanout = 21; REG Node = 'rs232in:inst|state.WAIT_StartBit'
        Info: Total cell delay = 1.496 ns ( 52.92 % )
        Info: Total interconnect delay = 1.331 ns ( 47.08 % )
Info: tco from clock "CLK" to destination pin "D[6]" through register "busToRS232:inst2|R_32[30]" is 11.631 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.161 ns) + CELL(0.537 ns) = 2.769 ns; Loc. = LCFF_X53_Y35_N1; Fanout = 2; REG Node = 'busToRS232:inst2|R_32[30]'
        Info: Total cell delay = 1.496 ns ( 54.03 % )
        Info: Total interconnect delay = 1.273 ns ( 45.97 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y35_N1; Fanout = 2; REG Node = 'busToRS232:inst2|R_32[30]'
        Info: 2: + IC(6.000 ns) + CELL(2.612 ns) = 8.612 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'D[6]'
        Info: Total cell delay = 2.612 ns ( 30.33 % )
        Info: Total interconnect delay = 6.000 ns ( 69.67 % )
Info: th for register "rs232in:inst|R_sh[7]" (data pin = "RX", clock pin = "CLK") is -4.021 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.827 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X65_Y41_N11; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.496 ns ( 52.92 % )
        Info: Total interconnect delay = 1.331 ns ( 47.08 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(5.908 ns) + CELL(0.366 ns) = 7.114 ns; Loc. = LCFF_X65_Y41_N11; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.206 ns ( 16.95 % )
        Info: Total interconnect delay = 5.908 ns ( 83.05 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Jun 10 15:37:12 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


