/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:30 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_H__
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR - Context 32 to 47
 ***************************************************************************/
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47 0x0225f0c0 /* [RO][32] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47 0x0225f0c4 /* [WO][32] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47 0x0225f0c8 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 0x0225f0cc /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47 0x0225f0d0 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47 0x0225f0d4 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47 0x0225f0d8 /* [RO][32] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47 0x0225f0dc /* [WO][32] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47 0x0225f0e0 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 0x0225f0e4 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47 0x0225f0e8 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47 0x0225f0ec /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS_32_47 - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_STATUS_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_STATUS_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET_32_47 - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_SET_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_SET_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR_32_47 - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_CLEAR_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_CLEAR_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS_32_47 - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_STATUS_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET_32_47 - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_SET_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_SET_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR_32_47 - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: CPU_MASK_CLEAR_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS_32_47 - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_STATUS_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_STATUS_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET_32_47 - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_SET_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_SET_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR_32_47 - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000000

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_CLEAR_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_CLEAR_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS_32_47 - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_STATUS_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET_32_47 - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_SET_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_SET_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR_32_47 - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_reserved0_MASK 0xffff0000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_reserved0_SHIFT 16

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_47_INTR [15:15] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_47_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_47_INTR_SHIFT 15
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_47_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_46_INTR [14:14] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_46_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_46_INTR_SHIFT 14
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_46_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_45_INTR [13:13] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_45_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_45_INTR_SHIFT 13
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_45_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_44_INTR [12:12] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_44_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_44_INTR_SHIFT 12
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_44_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_43_INTR [11:11] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_43_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_43_INTR_SHIFT 11
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_43_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_42_INTR [10:10] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_42_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_42_INTR_SHIFT 10
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_42_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_41_INTR [09:09] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_41_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_41_INTR_SHIFT 9
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_41_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_40_INTR [08:08] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_40_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_40_INTR_SHIFT 8
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_40_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_39_INTR [07:07] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_39_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_39_INTR_SHIFT 7
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_39_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_38_INTR [06:06] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_38_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_38_INTR_SHIFT 6
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_38_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_37_INTR [05:05] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_37_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_37_INTR_SHIFT 5
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_37_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_36_INTR [04:04] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_36_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_36_INTR_SHIFT 4
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_36_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_35_INTR [03:03] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_35_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_35_INTR_SHIFT 3
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_35_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_34_INTR [02:02] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_34_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_34_INTR_SHIFT 2
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_34_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_33_INTR [01:01] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_33_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_33_INTR_SHIFT 1
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_33_INTR_DEFAULT 0x00000001

/* XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR :: PCI_MASK_CLEAR_32_47 :: RAVE_CX_32_INTR [00:00] */
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_32_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_32_INTR_SHIFT 0
#define BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47_RAVE_CX_32_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_RAVE_EMU_ERROR_CX32_47_L2_INTR_H__ */

/* End of File */
