
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/pa.fromNetlist.tcl}
# create_project -name alarm_clock -dir "C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/planAhead_run_3" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/alarm_clock.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "alarm_clock.ucf" [current_fileset -constrset]
Adding file 'C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/alarm_clock.ucf' to fileset 'constrs_1'
# add_files [list {alarm_clock.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design alarm_clock.ngc ...
WARNING:NetListWriters:298 - No output is written to alarm_clock.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   PULSEgEN/counter[25]_GND_8_o_mux_4_OUT<25 : 0> on block alarm_clock is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file alarm_clock.edif ...
ngc2edif: Total memory usage is 83796 kilobytes

Parsing EDIF File [./planAhead_run_3/alarm_clock.data/cache/alarm_clock_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/alarm_clock.data/cache/alarm_clock_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/alarm_clock.ucf]
Finished Parsing UCF File [C:/Users/lenovo/Desktop/TP FPGA/TP1_APAI_imen/TP3_fpga/TP3/alarm_clock_solution/alarm_clock.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 293755d6
link_design: Time (s): elapsed = 00:00:39 . Memory (MB): peak = 617.273 ; gain = 167.660
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 12 16:50:19 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
