<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 20 16:27:38 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.twr testled_impl_1.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk_in</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk_in"</big></U></B>

create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          41.228 ns |         24.255 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 97.5252%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 2 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 2.776 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk_in} -period 83.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>3333333333333 [get_ports clk_in]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>create_generated_clock -name {clk} -sou</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>rce [get_pins {mypll/lscc_pll_inst/u_PL</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>L_B/REFERENCECLK}] -multiply_by 67 -div</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>ide_by 32 [get_pins {mypll/lscc_pll_ins</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2><FONT COLOR=red>t/u_PLL_B/OUTGLOBAL }] </FONT></A>                 |   <FONT COLOR=red>39.800 ns </FONT>|   <FONT COLOR=red>-1.428 ns </FONT>|   <FONT COLOR=red>18</FONT>   |   <FONT COLOR=red>41.229 ns </FONT>|  <FONT COLOR=red>24.255 MHz </FONT>|       <FONT COLOR=red>450</FONT>      |        <FONT COLOR=red>2</FONT>       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i3/SR                      |   -1.428 ns 
vga_ctrl/rgb__i2/D                       |   -1.348 ns 
col_ctrl/Bstatus__i1/D                   |    0.150 ns 
col_ctrl/Bstatus__i0/D                   |    0.415 ns 
vga_ctrl/rgb__i1/D                       |    1.539 ns 
vga_ctrl/rgb__i3/D                       |    2.214 ns 
col_ctrl/Astatus__i1/D                   |    3.169 ns 
col_ctrl/Astatus__i0/D                   |    3.222 ns 
{col_ctrl/poweroffcount_1005__i6/SR   col_ctrl/poweroffcount_1005__i7/SR}              
                                         |    4.122 ns 
{col_ctrl/poweroffcount_1005__i4/SR   col_ctrl/poweroffcount_1005__i5/SR}              
                                         |    4.122 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           2 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk_in} -period 83.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>3333333333333 [get_ports clk_in]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {clk} -sou</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>rce [get_pins {mypll/lscc_pll_inst/u_PL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>L_B/REFERENCECLK}] -multiply_by 67 -div</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ide_by 32 [get_pins {mypll/lscc_pll_ins</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>t/u_PLL_B/OUTGLOBAL }] </A>                 |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       450      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/x_ball_dir_c/D                  |    3.112 ns 
col_ctrl/Bstatus__i1/D                   |    3.112 ns 
col_ctrl/padA_h_i0_i5/D                  |    3.112 ns 
col_ctrl/scrA_1001__i0/D                 |    3.112 ns 
col_ctrl/power_type_1003__i1/D           |    3.112 ns 
col_ctrl/power_dir_c/D                   |    3.112 ns 
col_ctrl/buzzcount_1000__i2/D            |    3.112 ns 
col_ctrl/buzzcount_1000__i1/D            |    3.112 ns 
col_ctrl/scrA_1001__i1/D                 |    3.112 ns 
col_ctrl/scrB_1002__i1/D                 |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
enable_gen/pause_en_c/D                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j18                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
450 endpoints scored, 2 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.428 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       40.699
-------------------------------------   ------
End-of-path arrival time( ns )          46.869

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i1/CK",
        "phy_name":"SLICE_197/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i2/Q",
        "phy_name":"SLICE_197/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i3/SR",
        "phy_name":"SLICE_221/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/CK",
            "phy_name":"SLICE_197/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/Q",
            "phy_name":"SLICE_197/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_padA[2]",
            "phy_name":"y_padA[2]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/B0",
            "phy_name":"SLICE_50/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO0",
            "phy_name":"SLICE_50/COUT0"
        },
        "arrive":11.190,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23795",
            "phy_name":"disp_ctrl/n23795"
        },
        "arrive":11.190,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/CI1",
            "phy_name":"SLICE_50/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO1",
            "phy_name":"SLICE_50/COUT1"
        },
        "arrive":11.468,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12919",
            "phy_name":"disp_ctrl/n12919"
        },
        "arrive":11.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":11.746,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23798",
            "phy_name":"disp_ctrl/n23798"
        },
        "arrive":11.746,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":12.024,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12921",
            "phy_name":"disp_ctrl/n12921"
        },
        "arrive":12.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":12.302,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23801",
            "phy_name":"disp_ctrl/n23801"
        },
        "arrive":12.302,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":12.580,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12923",
            "phy_name":"disp_ctrl/n12923"
        },
        "arrive":13.799,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_9/D0",
            "phy_name":"SLICE_41/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_9/S0",
            "phy_name":"SLICE_41/F0"
        },
        "arrive":14.249,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"p_padA_N_440[8]",
            "phy_name":"p_padA_N_440[8]"
        },
        "arrive":18.527,
        "delay":4.278
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/B0",
            "phy_name":"SLICE_110/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/CO0",
            "phy_name":"SLICE_110/COUT0"
        },
        "arrive":18.885,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23837",
            "phy_name":"disp_ctrl/n23837"
        },
        "arrive":19.547,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/D1",
            "phy_name":"SLICE_110/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/S1",
            "phy_name":"SLICE_110/F1"
        },
        "arrive":19.997,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/p_padA_s_N_819[9]",
            "phy_name":"disp_ctrl/p_padA_s_N_819[9]"
        },
        "arrive":22.169,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/C",
            "phy_name":"SLICE_494/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/Z",
            "phy_name":"SLICE_494/F0"
        },
        "arrive":22.619,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n13_adj_2185",
            "phy_name":"disp_ctrl/n13_adj_2185"
        },
        "arrive":25.771,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/A",
            "phy_name":"SLICE_495/A1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/Z",
            "phy_name":"SLICE_495/F1"
        },
        "arrive":26.221,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n17602",
            "phy_name":"disp_ctrl/n17602"
        },
        "arrive":28.393,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/B",
            "phy_name":"SLICE_646/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/Z",
            "phy_name":"SLICE_646/F1"
        },
        "arrive":28.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n4_adj_2295",
            "phy_name":"disp_ctrl/n4_adj_2295"
        },
        "arrive":31.611,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/B",
            "phy_name":"SLICE_533/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/Z",
            "phy_name":"SLICE_533/F0"
        },
        "arrive":32.088,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17391",
            "phy_name":"n17391"
        },
        "arrive":32.393,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/C",
            "phy_name":"SLICE_533/C1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/Z",
            "phy_name":"SLICE_533/F1"
        },
        "arrive":32.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8_adj_2401",
            "phy_name":"n8_adj_2401"
        },
        "arrive":35.015,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/C",
            "phy_name":"SLICE_628/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/Z",
            "phy_name":"SLICE_628/F1"
        },
        "arrive":35.465,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n16_adj_2268",
            "phy_name":"disp_ctrl/n16_adj_2268"
        },
        "arrive":39.346,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i10_4_lut/C",
            "phy_name":"SLICE_565/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i10_4_lut/Z",
            "phy_name":"SLICE_565/F0"
        },
        "arrive":39.796,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"altcol_N_141",
            "phy_name":"altcol_N_141"
        },
        "arrive":43.081,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i1970_3_lut/A",
            "phy_name":"SLICE_573/D1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i1970_3_lut/Z",
            "phy_name":"SLICE_573/F1"
        },
        "arrive":43.531,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_ctrl/n3353",
            "phy_name":"vga_ctrl/n3353"
        },
        "arrive":46.869,
        "delay":3.338
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R12C15B   CLK_TO_Q1_DELAY      1.391         7.561  7       
y_padA[2]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2288_3/B0->disp_ctrl/add_2288_3/CO0
                                          SLICE_R11C17B   B0_TO_COUT0_DELAY    0.358        11.190  2       
disp_ctrl/n23795                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2288_3/CI1->disp_ctrl/add_2288_3/CO1
                                          SLICE_R11C17B   CIN1_TO_COUT1_DELAY  0.278        11.468  2       
disp_ctrl/n12919                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2288_5/CI0->disp_ctrl/add_2288_5/CO0
                                          SLICE_R11C17C   CIN0_TO_COUT0_DELAY  0.278        11.746  2       
disp_ctrl/n23798                                          NET DELAY            0.000        11.746  1       
disp_ctrl/add_2288_5/CI1->disp_ctrl/add_2288_5/CO1
                                          SLICE_R11C17C   CIN1_TO_COUT1_DELAY  0.278        12.024  2       
disp_ctrl/n12921                                          NET DELAY            0.000        12.024  1       
disp_ctrl/add_2288_7/CI0->disp_ctrl/add_2288_7/CO0
                                          SLICE_R11C17D   CIN0_TO_COUT0_DELAY  0.278        12.302  2       
disp_ctrl/n23801                                          NET DELAY            0.000        12.302  1       
disp_ctrl/add_2288_7/CI1->disp_ctrl/add_2288_7/CO1
                                          SLICE_R11C17D   CIN1_TO_COUT1_DELAY  0.278        12.580  2       
disp_ctrl/n12923                                          NET DELAY            1.219        13.799  1       
disp_ctrl/add_2288_9/D0->disp_ctrl/add_2288_9/S0
                                          SLICE_R11C18A   D0_TO_F0_DELAY       0.450        14.249  10      
p_padA_N_440[8]                                           NET DELAY            4.278        18.527  1       
disp_ctrl/add_992_add_5_9/B0->disp_ctrl/add_992_add_5_9/CO0
                                          SLICE_R15C23A   B0_TO_COUT0_DELAY    0.358        18.885  2       
disp_ctrl/n23837                                          NET DELAY            0.662        19.547  1       
disp_ctrl/add_992_add_5_9/D1->disp_ctrl/add_992_add_5_9/S1
                                          SLICE_R15C23A   D1_TO_F1_DELAY       0.450        19.997  1       
disp_ctrl/p_padA_s_N_819[9]                               NET DELAY            2.172        22.169  1       
disp_ctrl/i3_4_lut_adj_301/C->disp_ctrl/i3_4_lut_adj_301/Z
                                          SLICE_R15C23C   D0_TO_F0_DELAY       0.450        22.619  1       
disp_ctrl/n13_adj_2185                                    NET DELAY            3.152        25.771  1       
disp_ctrl/i9_4_lut_adj_354/A->disp_ctrl/i9_4_lut_adj_354/Z
                                          SLICE_R13C23B   A1_TO_F1_DELAY       0.450        26.221  1       
disp_ctrl/n17602                                          NET DELAY            2.172        28.393  1       
disp_ctrl/i1_4_lut_adj_350/B->disp_ctrl/i1_4_lut_adj_350/Z
                                          SLICE_R13C22B   D1_TO_F1_DELAY       0.450        28.843  1       
disp_ctrl/n4_adj_2295                                     NET DELAY            2.768        31.611  1       
disp_ctrl/i2_4_lut_adj_348/B->disp_ctrl/i2_4_lut_adj_348/Z
                                          SLICE_R13C19B   D0_TO_F0_DELAY       0.477        32.088  1       
n17391                                                    NET DELAY            0.305        32.393  1       
vga_ctrl/i3_4_lut_adj_280/C->vga_ctrl/i3_4_lut_adj_280/Z
                                          SLICE_R13C19B   C1_TO_F1_DELAY       0.450        32.843  1       
n8_adj_2401                                               NET DELAY            2.172        35.015  1       
disp_ctrl/i5_4_lut_adj_342/C->disp_ctrl/i5_4_lut_adj_342/Z
                                          SLICE_R13C19C   D1_TO_F1_DELAY       0.450        35.465  1       
disp_ctrl/n16_adj_2268                                    NET DELAY            3.881        39.346  1       
disp_ctrl/i10_4_lut/C->disp_ctrl/i10_4_lut/Z
                                          SLICE_R18C21A   D0_TO_F0_DELAY       0.450        39.796  4       
altcol_N_141                                              NET DELAY            3.285        43.081  1       
vga_ctrl/i1970_3_lut/A->vga_ctrl/i1970_3_lut/Z
                                          SLICE_R16C17D   D1_TO_F1_DELAY       0.450        43.531  1       
vga_ctrl/n3353                                            NET DELAY            3.338        46.869  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i3/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.348 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       40.950
-------------------------------------   ------
End-of-path arrival time( ns )          47.120

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i1/CK",
        "phy_name":"SLICE_197/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i2/Q",
        "phy_name":"SLICE_197/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i2/D",
        "phy_name":"SLICE_1097/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/CK",
            "phy_name":"SLICE_197/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/Q",
            "phy_name":"SLICE_197/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_padA[2]",
            "phy_name":"y_padA[2]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/B0",
            "phy_name":"SLICE_50/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO0",
            "phy_name":"SLICE_50/COUT0"
        },
        "arrive":11.190,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23795",
            "phy_name":"disp_ctrl/n23795"
        },
        "arrive":11.190,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/CI1",
            "phy_name":"SLICE_50/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO1",
            "phy_name":"SLICE_50/COUT1"
        },
        "arrive":11.468,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12919",
            "phy_name":"disp_ctrl/n12919"
        },
        "arrive":11.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":11.746,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23798",
            "phy_name":"disp_ctrl/n23798"
        },
        "arrive":11.746,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":12.024,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12921",
            "phy_name":"disp_ctrl/n12921"
        },
        "arrive":12.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":12.302,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23801",
            "phy_name":"disp_ctrl/n23801"
        },
        "arrive":12.302,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":12.580,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12923",
            "phy_name":"disp_ctrl/n12923"
        },
        "arrive":13.799,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_9/D0",
            "phy_name":"SLICE_41/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_9/S0",
            "phy_name":"SLICE_41/F0"
        },
        "arrive":14.249,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"p_padA_N_440[8]",
            "phy_name":"p_padA_N_440[8]"
        },
        "arrive":18.527,
        "delay":4.278
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/B0",
            "phy_name":"SLICE_110/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/CO0",
            "phy_name":"SLICE_110/COUT0"
        },
        "arrive":18.885,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23837",
            "phy_name":"disp_ctrl/n23837"
        },
        "arrive":19.547,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/D1",
            "phy_name":"SLICE_110/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/S1",
            "phy_name":"SLICE_110/F1"
        },
        "arrive":19.997,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/p_padA_s_N_819[9]",
            "phy_name":"disp_ctrl/p_padA_s_N_819[9]"
        },
        "arrive":22.169,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/C",
            "phy_name":"SLICE_494/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/Z",
            "phy_name":"SLICE_494/F0"
        },
        "arrive":22.619,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n13_adj_2185",
            "phy_name":"disp_ctrl/n13_adj_2185"
        },
        "arrive":25.771,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/A",
            "phy_name":"SLICE_495/A1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/Z",
            "phy_name":"SLICE_495/F1"
        },
        "arrive":26.221,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n17602",
            "phy_name":"disp_ctrl/n17602"
        },
        "arrive":28.393,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/B",
            "phy_name":"SLICE_646/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/Z",
            "phy_name":"SLICE_646/F1"
        },
        "arrive":28.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n4_adj_2295",
            "phy_name":"disp_ctrl/n4_adj_2295"
        },
        "arrive":31.611,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/B",
            "phy_name":"SLICE_533/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/Z",
            "phy_name":"SLICE_533/F0"
        },
        "arrive":32.088,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17391",
            "phy_name":"n17391"
        },
        "arrive":32.393,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/C",
            "phy_name":"SLICE_533/C1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/Z",
            "phy_name":"SLICE_533/F1"
        },
        "arrive":32.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8_adj_2401",
            "phy_name":"n8_adj_2401"
        },
        "arrive":35.015,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/C",
            "phy_name":"SLICE_628/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/Z",
            "phy_name":"SLICE_628/F1"
        },
        "arrive":35.465,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n16_adj_2268",
            "phy_name":"disp_ctrl/n16_adj_2268"
        },
        "arrive":39.346,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i10_4_lut/C",
            "phy_name":"SLICE_565/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i10_4_lut/Z",
            "phy_name":"SLICE_565/F0"
        },
        "arrive":39.796,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"altcol_N_141",
            "phy_name":"altcol_N_141"
        },
        "arrive":43.756,
        "delay":3.960
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i1_2_lut/A",
            "phy_name":"SLICE_564/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i1_2_lut/Z",
            "phy_name":"SLICE_564/F0"
        },
        "arrive":44.206,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_2369",
            "phy_name":"n4_adj_2369"
        },
        "arrive":46.643,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_281/C",
            "phy_name":"SLICE_1097/C1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_281/Z",
            "phy_name":"SLICE_1097/F1"
        },
        "arrive":47.120,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_ctrl/rgb_2__N_105[0]",
            "phy_name":"vga_ctrl/rgb_2__N_105[0]"
        },
        "arrive":47.120,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R12C15B   CLK_TO_Q1_DELAY      1.391         7.561  7       
y_padA[2]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2288_3/B0->disp_ctrl/add_2288_3/CO0
                                          SLICE_R11C17B   B0_TO_COUT0_DELAY    0.358        11.190  2       
disp_ctrl/n23795                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2288_3/CI1->disp_ctrl/add_2288_3/CO1
                                          SLICE_R11C17B   CIN1_TO_COUT1_DELAY  0.278        11.468  2       
disp_ctrl/n12919                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2288_5/CI0->disp_ctrl/add_2288_5/CO0
                                          SLICE_R11C17C   CIN0_TO_COUT0_DELAY  0.278        11.746  2       
disp_ctrl/n23798                                          NET DELAY            0.000        11.746  1       
disp_ctrl/add_2288_5/CI1->disp_ctrl/add_2288_5/CO1
                                          SLICE_R11C17C   CIN1_TO_COUT1_DELAY  0.278        12.024  2       
disp_ctrl/n12921                                          NET DELAY            0.000        12.024  1       
disp_ctrl/add_2288_7/CI0->disp_ctrl/add_2288_7/CO0
                                          SLICE_R11C17D   CIN0_TO_COUT0_DELAY  0.278        12.302  2       
disp_ctrl/n23801                                          NET DELAY            0.000        12.302  1       
disp_ctrl/add_2288_7/CI1->disp_ctrl/add_2288_7/CO1
                                          SLICE_R11C17D   CIN1_TO_COUT1_DELAY  0.278        12.580  2       
disp_ctrl/n12923                                          NET DELAY            1.219        13.799  1       
disp_ctrl/add_2288_9/D0->disp_ctrl/add_2288_9/S0
                                          SLICE_R11C18A   D0_TO_F0_DELAY       0.450        14.249  10      
p_padA_N_440[8]                                           NET DELAY            4.278        18.527  1       
disp_ctrl/add_992_add_5_9/B0->disp_ctrl/add_992_add_5_9/CO0
                                          SLICE_R15C23A   B0_TO_COUT0_DELAY    0.358        18.885  2       
disp_ctrl/n23837                                          NET DELAY            0.662        19.547  1       
disp_ctrl/add_992_add_5_9/D1->disp_ctrl/add_992_add_5_9/S1
                                          SLICE_R15C23A   D1_TO_F1_DELAY       0.450        19.997  1       
disp_ctrl/p_padA_s_N_819[9]                               NET DELAY            2.172        22.169  1       
disp_ctrl/i3_4_lut_adj_301/C->disp_ctrl/i3_4_lut_adj_301/Z
                                          SLICE_R15C23C   D0_TO_F0_DELAY       0.450        22.619  1       
disp_ctrl/n13_adj_2185                                    NET DELAY            3.152        25.771  1       
disp_ctrl/i9_4_lut_adj_354/A->disp_ctrl/i9_4_lut_adj_354/Z
                                          SLICE_R13C23B   A1_TO_F1_DELAY       0.450        26.221  1       
disp_ctrl/n17602                                          NET DELAY            2.172        28.393  1       
disp_ctrl/i1_4_lut_adj_350/B->disp_ctrl/i1_4_lut_adj_350/Z
                                          SLICE_R13C22B   D1_TO_F1_DELAY       0.450        28.843  1       
disp_ctrl/n4_adj_2295                                     NET DELAY            2.768        31.611  1       
disp_ctrl/i2_4_lut_adj_348/B->disp_ctrl/i2_4_lut_adj_348/Z
                                          SLICE_R13C19B   D0_TO_F0_DELAY       0.477        32.088  1       
n17391                                                    NET DELAY            0.305        32.393  1       
vga_ctrl/i3_4_lut_adj_280/C->vga_ctrl/i3_4_lut_adj_280/Z
                                          SLICE_R13C19B   C1_TO_F1_DELAY       0.450        32.843  1       
n8_adj_2401                                               NET DELAY            2.172        35.015  1       
disp_ctrl/i5_4_lut_adj_342/C->disp_ctrl/i5_4_lut_adj_342/Z
                                          SLICE_R13C19C   D1_TO_F1_DELAY       0.450        35.465  1       
disp_ctrl/n16_adj_2268                                    NET DELAY            3.881        39.346  1       
disp_ctrl/i10_4_lut/C->disp_ctrl/i10_4_lut/Z
                                          SLICE_R18C21A   D0_TO_F0_DELAY       0.450        39.796  4       
altcol_N_141                                              NET DELAY            3.960        43.756  1       
disp_ctrl/i1_2_lut/A->disp_ctrl/i1_2_lut/Z
                                          SLICE_R16C15A   D0_TO_F0_DELAY       0.450        44.206  1       
n4_adj_2369                                               NET DELAY            2.437        46.643  1       
vga_ctrl/i3_4_lut_adj_281/C->vga_ctrl/i3_4_lut_adj_281/Z
                                          SLICE_R15C16C   C1_TO_F1_DELAY       0.477        47.120  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY            0.000        47.120  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i2/CK",
        "phy_name":"SLICE_1097/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/Bstatus__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.149 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       39.452
-------------------------------------   ------
End-of-path arrival time( ns )          45.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i4/CK",
        "phy_name":"SLICE_264/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i1/Q",
        "phy_name":"SLICE_264/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Bstatus__i1/D",
        "phy_name":"SLICE_258/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/CK",
            "phy_name":"SLICE_264/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/Q",
            "phy_name":"SLICE_264/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"padB_h[1]",
            "phy_name":"padB_h[1]"
        },
        "arrive":11.865,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/B",
            "phy_name":"SLICE_1077/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/Z",
            "phy_name":"SLICE_1077/F0"
        },
        "arrive":12.315,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n1083[1]",
            "phy_name":"col_ctrl/n1083[1]"
        },
        "arrive":16.461,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_1/C1",
            "phy_name":"SLICE_149/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_1/CO1",
            "phy_name":"SLICE_149/COUT1"
        },
        "arrive":16.805,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13012",
            "phy_name":"col_ctrl/n13012"
        },
        "arrive":16.805,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI0",
            "phy_name":"SLICE_148/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO0",
            "phy_name":"SLICE_148/COUT0"
        },
        "arrive":17.083,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23642",
            "phy_name":"col_ctrl/n23642"
        },
        "arrive":17.083,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI1",
            "phy_name":"SLICE_148/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO1",
            "phy_name":"SLICE_148/COUT1"
        },
        "arrive":17.361,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13014",
            "phy_name":"col_ctrl/n13014"
        },
        "arrive":17.361,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI0",
            "phy_name":"SLICE_147/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO0",
            "phy_name":"SLICE_147/COUT0"
        },
        "arrive":17.639,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23645",
            "phy_name":"col_ctrl/n23645"
        },
        "arrive":17.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI1",
            "phy_name":"SLICE_147/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO1",
            "phy_name":"SLICE_147/COUT1"
        },
        "arrive":17.917,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13016",
            "phy_name":"col_ctrl/n13016"
        },
        "arrive":17.917,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/CI0",
            "phy_name":"SLICE_146/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/CO0",
            "phy_name":"SLICE_146/COUT0"
        },
        "arrive":18.195,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23648",
            "phy_name":"col_ctrl/n23648"
        },
        "arrive":18.857,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/D1",
            "phy_name":"SLICE_146/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/S1",
            "phy_name":"SLICE_146/F1"
        },
        "arrive":19.307,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1855[7]",
            "phy_name":"power_en_N_1855[7]"
        },
        "arrive":21.479,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_377/B",
            "phy_name":"SLICE_706/D0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_377/Z",
            "phy_name":"SLICE_706/F0"
        },
        "arrive":21.956,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_2404",
            "phy_name":"n12_adj_2404"
        },
        "arrive":22.261,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_374/B",
            "phy_name":"SLICE_706/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_374/Z",
            "phy_name":"SLICE_706/F1"
        },
        "arrive":22.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17513",
            "phy_name":"n17513"
        },
        "arrive":25.267,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_373/C",
            "phy_name":"SLICE_704/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_373/Z",
            "phy_name":"SLICE_704/F0"
        },
        "arrive":25.717,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1822",
            "phy_name":"power_en_N_1822"
        },
        "arrive":29.002,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/D",
            "phy_name":"SLICE_705/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/Z",
            "phy_name":"SLICE_705/F1"
        },
        "arrive":29.452,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n10_adj_2125",
            "phy_name":"col_ctrl/n10_adj_2125"
        },
        "arrive":32.220,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/B",
            "phy_name":"SLICE_824/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/Z",
            "phy_name":"SLICE_824/F0"
        },
        "arrive":32.670,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1784",
            "phy_name":"col_ctrl/power_en_N_1784"
        },
        "arrive":35.226,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i2_3_lut_4_lut_adj_214/D",
            "phy_name":"SLICE_322/A0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i2_3_lut_4_lut_adj_214/Z",
            "phy_name":"SLICE_322/F0"
        },
        "arrive":35.676,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n715",
            "phy_name":"col_ctrl/n715"
        },
        "arrive":38.444,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i441_4_lut/C",
            "phy_name":"SLICE_323/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i441_4_lut/Z",
            "phy_name":"SLICE_323/F0"
        },
        "arrive":38.894,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n777",
            "phy_name":"n777"
        },
        "arrive":41.662,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i6475_3_lut_4_lut/A",
            "phy_name":"SLICE_322/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i6475_3_lut_4_lut/Z",
            "phy_name":"SLICE_322/F1"
        },
        "arrive":42.112,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7876",
            "phy_name":"n7876"
        },
        "arrive":45.145,
        "delay":3.033
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3165_4_lut/A",
            "phy_name":"SLICE_258/C1"
        },
        "pin1":
        {
            "log_name":"i3165_4_lut/Z",
            "phy_name":"SLICE_258/F1"
        },
        "arrive":45.622,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4584",
            "phy_name":"n4584"
        },
        "arrive":45.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/padB_h_i0_i4/CK   col_ctrl/padB_h_i0_i1/CK}->col_ctrl/padB_h_i0_i1/Q
                                          SLICE_R23C15C   CLK_TO_Q1_DELAY      1.391         7.561  3       
padB_h[1]                                                 NET DELAY            4.304        11.865  1       
col_ctrl/mux_737_i2_3_lut/B->col_ctrl/mux_737_i2_3_lut/Z
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        12.315  1       
col_ctrl/n1083[1]                                         NET DELAY            4.146        16.461  1       
col_ctrl/add_2281_1/C1->col_ctrl/add_2281_1/CO1
                                          SLICE_R24C14A   C1_TO_COUT1_DELAY    0.344        16.805  2       
col_ctrl/n13012                                           NET DELAY            0.000        16.805  1       
col_ctrl/add_2281_3/CI0->col_ctrl/add_2281_3/CO0
                                          SLICE_R24C14B   CIN0_TO_COUT0_DELAY  0.278        17.083  2       
col_ctrl/n23642                                           NET DELAY            0.000        17.083  1       
col_ctrl/add_2281_3/CI1->col_ctrl/add_2281_3/CO1
                                          SLICE_R24C14B   CIN1_TO_COUT1_DELAY  0.278        17.361  2       
col_ctrl/n13014                                           NET DELAY            0.000        17.361  1       
col_ctrl/add_2281_5/CI0->col_ctrl/add_2281_5/CO0
                                          SLICE_R24C14C   CIN0_TO_COUT0_DELAY  0.278        17.639  2       
col_ctrl/n23645                                           NET DELAY            0.000        17.639  1       
col_ctrl/add_2281_5/CI1->col_ctrl/add_2281_5/CO1
                                          SLICE_R24C14C   CIN1_TO_COUT1_DELAY  0.278        17.917  2       
col_ctrl/n13016                                           NET DELAY            0.000        17.917  1       
col_ctrl/add_2281_7/CI0->col_ctrl/add_2281_7/CO0
                                          SLICE_R24C14D   CIN0_TO_COUT0_DELAY  0.278        18.195  2       
col_ctrl/n23648                                           NET DELAY            0.662        18.857  1       
col_ctrl/add_2281_7/D1->col_ctrl/add_2281_7/S1
                                          SLICE_R24C14D   D1_TO_F1_DELAY       0.450        19.307  1       
power_en_N_1855[7]                                        NET DELAY            2.172        21.479  1       
i5_4_lut_adj_377/B->i5_4_lut_adj_377/Z    SLICE_R24C15D   D0_TO_F0_DELAY       0.477        21.956  1       
n12_adj_2404                                              NET DELAY            0.305        22.261  1       
i6_4_lut_adj_374/B->i6_4_lut_adj_374/Z    SLICE_R24C15D   C1_TO_F1_DELAY       0.450        22.711  1       
n17513                                                    NET DELAY            2.556        25.267  1       
i2_4_lut_adj_373/C->i2_4_lut_adj_373/Z    SLICE_R24C15B   A0_TO_F0_DELAY       0.450        25.717  1       
power_en_N_1822                                           NET DELAY            3.285        29.002  1       
col_ctrl/i4_4_lut_adj_256/D->col_ctrl/i4_4_lut_adj_256/Z
                                          SLICE_R22C14B   D1_TO_F1_DELAY       0.450        29.452  1       
col_ctrl/n10_adj_2125                                     NET DELAY            2.768        32.220  1       
col_ctrl/i5_4_lut_adj_253/B->col_ctrl/i5_4_lut_adj_253/Z
                                          SLICE_R23C12B   D0_TO_F0_DELAY       0.450        32.670  4       
col_ctrl/power_en_N_1784                                  NET DELAY            2.556        35.226  1       
col_ctrl/i2_3_lut_4_lut_adj_214/D->col_ctrl/i2_3_lut_4_lut_adj_214/Z
                                          SLICE_R23C13B   A0_TO_F0_DELAY       0.450        35.676  2       
col_ctrl/n715                                             NET DELAY            2.768        38.444  1       
col_ctrl/i441_4_lut/C->col_ctrl/i441_4_lut/Z
                                          SLICE_R23C11C   D0_TO_F0_DELAY       0.450        38.894  3       
n777                                                      NET DELAY            2.768        41.662  1       
col_ctrl/i6475_3_lut_4_lut/A->col_ctrl/i6475_3_lut_4_lut/Z
                                          SLICE_R23C13B   D1_TO_F1_DELAY       0.450        42.112  2       
n7876                                                     NET DELAY            3.033        45.145  1       
i3165_4_lut/A->i3165_4_lut/Z              SLICE_R23C14A   C1_TO_F1_DELAY       0.477        45.622  1       
n4584                                                     NET DELAY            0.000        45.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Bstatus__i0/CK",
        "phy_name":"SLICE_258/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/Bstatus__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.414 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       39.187
-------------------------------------   ------
End-of-path arrival time( ns )          45.357

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i4/CK",
        "phy_name":"SLICE_264/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i1/Q",
        "phy_name":"SLICE_264/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Bstatus__i0/D",
        "phy_name":"SLICE_258/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/CK",
            "phy_name":"SLICE_264/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/Q",
            "phy_name":"SLICE_264/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"padB_h[1]",
            "phy_name":"padB_h[1]"
        },
        "arrive":11.865,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/B",
            "phy_name":"SLICE_1077/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/Z",
            "phy_name":"SLICE_1077/F0"
        },
        "arrive":12.315,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n1083[1]",
            "phy_name":"col_ctrl/n1083[1]"
        },
        "arrive":16.461,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_1/C1",
            "phy_name":"SLICE_149/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_1/CO1",
            "phy_name":"SLICE_149/COUT1"
        },
        "arrive":16.805,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13012",
            "phy_name":"col_ctrl/n13012"
        },
        "arrive":16.805,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI0",
            "phy_name":"SLICE_148/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO0",
            "phy_name":"SLICE_148/COUT0"
        },
        "arrive":17.083,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23642",
            "phy_name":"col_ctrl/n23642"
        },
        "arrive":17.083,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI1",
            "phy_name":"SLICE_148/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO1",
            "phy_name":"SLICE_148/COUT1"
        },
        "arrive":17.361,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13014",
            "phy_name":"col_ctrl/n13014"
        },
        "arrive":17.361,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI0",
            "phy_name":"SLICE_147/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO0",
            "phy_name":"SLICE_147/COUT0"
        },
        "arrive":17.639,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23645",
            "phy_name":"col_ctrl/n23645"
        },
        "arrive":17.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI1",
            "phy_name":"SLICE_147/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO1",
            "phy_name":"SLICE_147/COUT1"
        },
        "arrive":17.917,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13016",
            "phy_name":"col_ctrl/n13016"
        },
        "arrive":17.917,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/CI0",
            "phy_name":"SLICE_146/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/CO0",
            "phy_name":"SLICE_146/COUT0"
        },
        "arrive":18.195,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23648",
            "phy_name":"col_ctrl/n23648"
        },
        "arrive":18.857,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/D1",
            "phy_name":"SLICE_146/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/S1",
            "phy_name":"SLICE_146/F1"
        },
        "arrive":19.307,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1855[7]",
            "phy_name":"power_en_N_1855[7]"
        },
        "arrive":21.479,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_377/B",
            "phy_name":"SLICE_706/D0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_377/Z",
            "phy_name":"SLICE_706/F0"
        },
        "arrive":21.956,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_2404",
            "phy_name":"n12_adj_2404"
        },
        "arrive":22.261,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_374/B",
            "phy_name":"SLICE_706/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_374/Z",
            "phy_name":"SLICE_706/F1"
        },
        "arrive":22.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17513",
            "phy_name":"n17513"
        },
        "arrive":25.267,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_373/C",
            "phy_name":"SLICE_704/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_373/Z",
            "phy_name":"SLICE_704/F0"
        },
        "arrive":25.717,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1822",
            "phy_name":"power_en_N_1822"
        },
        "arrive":29.002,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/D",
            "phy_name":"SLICE_705/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/Z",
            "phy_name":"SLICE_705/F1"
        },
        "arrive":29.452,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n10_adj_2125",
            "phy_name":"col_ctrl/n10_adj_2125"
        },
        "arrive":32.220,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/B",
            "phy_name":"SLICE_824/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/Z",
            "phy_name":"SLICE_824/F0"
        },
        "arrive":32.670,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1784",
            "phy_name":"col_ctrl/power_en_N_1784"
        },
        "arrive":35.226,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i2_3_lut_4_lut_adj_214/D",
            "phy_name":"SLICE_322/A0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i2_3_lut_4_lut_adj_214/Z",
            "phy_name":"SLICE_322/F0"
        },
        "arrive":35.676,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n715",
            "phy_name":"col_ctrl/n715"
        },
        "arrive":38.444,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i441_4_lut/C",
            "phy_name":"SLICE_323/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i441_4_lut/Z",
            "phy_name":"SLICE_323/F0"
        },
        "arrive":38.894,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n777",
            "phy_name":"n777"
        },
        "arrive":41.662,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i6475_3_lut_4_lut/A",
            "phy_name":"SLICE_322/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i6475_3_lut_4_lut/Z",
            "phy_name":"SLICE_322/F1"
        },
        "arrive":42.112,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7876",
            "phy_name":"n7876"
        },
        "arrive":44.880,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3132_4_lut/A",
            "phy_name":"SLICE_258/D0"
        },
        "pin1":
        {
            "log_name":"i3132_4_lut/Z",
            "phy_name":"SLICE_258/F0"
        },
        "arrive":45.357,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4551",
            "phy_name":"n4551"
        },
        "arrive":45.357,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/padB_h_i0_i4/CK   col_ctrl/padB_h_i0_i1/CK}->col_ctrl/padB_h_i0_i1/Q
                                          SLICE_R23C15C   CLK_TO_Q1_DELAY      1.391         7.561  3       
padB_h[1]                                                 NET DELAY            4.304        11.865  1       
col_ctrl/mux_737_i2_3_lut/B->col_ctrl/mux_737_i2_3_lut/Z
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        12.315  1       
col_ctrl/n1083[1]                                         NET DELAY            4.146        16.461  1       
col_ctrl/add_2281_1/C1->col_ctrl/add_2281_1/CO1
                                          SLICE_R24C14A   C1_TO_COUT1_DELAY    0.344        16.805  2       
col_ctrl/n13012                                           NET DELAY            0.000        16.805  1       
col_ctrl/add_2281_3/CI0->col_ctrl/add_2281_3/CO0
                                          SLICE_R24C14B   CIN0_TO_COUT0_DELAY  0.278        17.083  2       
col_ctrl/n23642                                           NET DELAY            0.000        17.083  1       
col_ctrl/add_2281_3/CI1->col_ctrl/add_2281_3/CO1
                                          SLICE_R24C14B   CIN1_TO_COUT1_DELAY  0.278        17.361  2       
col_ctrl/n13014                                           NET DELAY            0.000        17.361  1       
col_ctrl/add_2281_5/CI0->col_ctrl/add_2281_5/CO0
                                          SLICE_R24C14C   CIN0_TO_COUT0_DELAY  0.278        17.639  2       
col_ctrl/n23645                                           NET DELAY            0.000        17.639  1       
col_ctrl/add_2281_5/CI1->col_ctrl/add_2281_5/CO1
                                          SLICE_R24C14C   CIN1_TO_COUT1_DELAY  0.278        17.917  2       
col_ctrl/n13016                                           NET DELAY            0.000        17.917  1       
col_ctrl/add_2281_7/CI0->col_ctrl/add_2281_7/CO0
                                          SLICE_R24C14D   CIN0_TO_COUT0_DELAY  0.278        18.195  2       
col_ctrl/n23648                                           NET DELAY            0.662        18.857  1       
col_ctrl/add_2281_7/D1->col_ctrl/add_2281_7/S1
                                          SLICE_R24C14D   D1_TO_F1_DELAY       0.450        19.307  1       
power_en_N_1855[7]                                        NET DELAY            2.172        21.479  1       
i5_4_lut_adj_377/B->i5_4_lut_adj_377/Z    SLICE_R24C15D   D0_TO_F0_DELAY       0.477        21.956  1       
n12_adj_2404                                              NET DELAY            0.305        22.261  1       
i6_4_lut_adj_374/B->i6_4_lut_adj_374/Z    SLICE_R24C15D   C1_TO_F1_DELAY       0.450        22.711  1       
n17513                                                    NET DELAY            2.556        25.267  1       
i2_4_lut_adj_373/C->i2_4_lut_adj_373/Z    SLICE_R24C15B   A0_TO_F0_DELAY       0.450        25.717  1       
power_en_N_1822                                           NET DELAY            3.285        29.002  1       
col_ctrl/i4_4_lut_adj_256/D->col_ctrl/i4_4_lut_adj_256/Z
                                          SLICE_R22C14B   D1_TO_F1_DELAY       0.450        29.452  1       
col_ctrl/n10_adj_2125                                     NET DELAY            2.768        32.220  1       
col_ctrl/i5_4_lut_adj_253/B->col_ctrl/i5_4_lut_adj_253/Z
                                          SLICE_R23C12B   D0_TO_F0_DELAY       0.450        32.670  4       
col_ctrl/power_en_N_1784                                  NET DELAY            2.556        35.226  1       
col_ctrl/i2_3_lut_4_lut_adj_214/D->col_ctrl/i2_3_lut_4_lut_adj_214/Z
                                          SLICE_R23C13B   A0_TO_F0_DELAY       0.450        35.676  2       
col_ctrl/n715                                             NET DELAY            2.768        38.444  1       
col_ctrl/i441_4_lut/C->col_ctrl/i441_4_lut/Z
                                          SLICE_R23C11C   D0_TO_F0_DELAY       0.450        38.894  3       
n777                                                      NET DELAY            2.768        41.662  1       
col_ctrl/i6475_3_lut_4_lut/A->col_ctrl/i6475_3_lut_4_lut/Z
                                          SLICE_R23C13B   D1_TO_F1_DELAY       0.450        42.112  2       
n7876                                                     NET DELAY            2.768        44.880  1       
i3132_4_lut/A->i3132_4_lut/Z              SLICE_R23C14A   D0_TO_F0_DELAY       0.477        45.357  1       
n4551                                                     NET DELAY            0.000        45.357  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Bstatus__i0/CK",
        "phy_name":"SLICE_258/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.538 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       38.063
-------------------------------------   ------
End-of-path arrival time( ns )          44.233

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i1/CK",
        "phy_name":"SLICE_197/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i2/Q",
        "phy_name":"SLICE_197/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i1/D",
        "phy_name":"SLICE_218/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/CK",
            "phy_name":"SLICE_197/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/Q",
            "phy_name":"SLICE_197/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_padA[2]",
            "phy_name":"y_padA[2]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/B0",
            "phy_name":"SLICE_50/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO0",
            "phy_name":"SLICE_50/COUT0"
        },
        "arrive":11.190,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23795",
            "phy_name":"disp_ctrl/n23795"
        },
        "arrive":11.190,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/CI1",
            "phy_name":"SLICE_50/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO1",
            "phy_name":"SLICE_50/COUT1"
        },
        "arrive":11.468,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12919",
            "phy_name":"disp_ctrl/n12919"
        },
        "arrive":11.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":11.746,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23798",
            "phy_name":"disp_ctrl/n23798"
        },
        "arrive":11.746,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":12.024,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12921",
            "phy_name":"disp_ctrl/n12921"
        },
        "arrive":12.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":12.302,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23801",
            "phy_name":"disp_ctrl/n23801"
        },
        "arrive":12.302,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":12.580,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12923",
            "phy_name":"disp_ctrl/n12923"
        },
        "arrive":13.799,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_9/D0",
            "phy_name":"SLICE_41/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_9/S0",
            "phy_name":"SLICE_41/F0"
        },
        "arrive":14.249,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"p_padA_N_440[8]",
            "phy_name":"p_padA_N_440[8]"
        },
        "arrive":18.527,
        "delay":4.278
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/B0",
            "phy_name":"SLICE_110/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/CO0",
            "phy_name":"SLICE_110/COUT0"
        },
        "arrive":18.885,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23837",
            "phy_name":"disp_ctrl/n23837"
        },
        "arrive":19.547,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/D1",
            "phy_name":"SLICE_110/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/S1",
            "phy_name":"SLICE_110/F1"
        },
        "arrive":19.997,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/p_padA_s_N_819[9]",
            "phy_name":"disp_ctrl/p_padA_s_N_819[9]"
        },
        "arrive":22.169,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/C",
            "phy_name":"SLICE_494/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/Z",
            "phy_name":"SLICE_494/F0"
        },
        "arrive":22.619,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n13_adj_2185",
            "phy_name":"disp_ctrl/n13_adj_2185"
        },
        "arrive":25.771,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/A",
            "phy_name":"SLICE_495/A1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/Z",
            "phy_name":"SLICE_495/F1"
        },
        "arrive":26.221,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n17602",
            "phy_name":"disp_ctrl/n17602"
        },
        "arrive":28.393,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/B",
            "phy_name":"SLICE_646/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/Z",
            "phy_name":"SLICE_646/F1"
        },
        "arrive":28.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n4_adj_2295",
            "phy_name":"disp_ctrl/n4_adj_2295"
        },
        "arrive":31.611,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/B",
            "phy_name":"SLICE_533/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/Z",
            "phy_name":"SLICE_533/F0"
        },
        "arrive":32.088,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17391",
            "phy_name":"n17391"
        },
        "arrive":32.393,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/C",
            "phy_name":"SLICE_533/C1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/Z",
            "phy_name":"SLICE_533/F1"
        },
        "arrive":32.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8_adj_2401",
            "phy_name":"n8_adj_2401"
        },
        "arrive":35.015,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/C",
            "phy_name":"SLICE_628/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/Z",
            "phy_name":"SLICE_628/F1"
        },
        "arrive":35.465,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n16_adj_2268",
            "phy_name":"disp_ctrl/n16_adj_2268"
        },
        "arrive":39.346,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i10_4_lut/C",
            "phy_name":"SLICE_565/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i10_4_lut/Z",
            "phy_name":"SLICE_565/F0"
        },
        "arrive":39.796,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"altcol_N_141",
            "phy_name":"altcol_N_141"
        },
        "arrive":43.756,
        "delay":3.960
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i14_1_lut_2_lut_3_lut/B",
            "phy_name":"SLICE_218/D0"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i14_1_lut_2_lut_3_lut/Z",
            "phy_name":"SLICE_218/F0"
        },
        "arrive":44.233,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_ctrl/rgb_2__N_106[0]",
            "phy_name":"vga_ctrl/rgb_2__N_106[0]"
        },
        "arrive":44.233,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R12C15B   CLK_TO_Q1_DELAY      1.391         7.561  7       
y_padA[2]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2288_3/B0->disp_ctrl/add_2288_3/CO0
                                          SLICE_R11C17B   B0_TO_COUT0_DELAY    0.358        11.190  2       
disp_ctrl/n23795                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2288_3/CI1->disp_ctrl/add_2288_3/CO1
                                          SLICE_R11C17B   CIN1_TO_COUT1_DELAY  0.278        11.468  2       
disp_ctrl/n12919                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2288_5/CI0->disp_ctrl/add_2288_5/CO0
                                          SLICE_R11C17C   CIN0_TO_COUT0_DELAY  0.278        11.746  2       
disp_ctrl/n23798                                          NET DELAY            0.000        11.746  1       
disp_ctrl/add_2288_5/CI1->disp_ctrl/add_2288_5/CO1
                                          SLICE_R11C17C   CIN1_TO_COUT1_DELAY  0.278        12.024  2       
disp_ctrl/n12921                                          NET DELAY            0.000        12.024  1       
disp_ctrl/add_2288_7/CI0->disp_ctrl/add_2288_7/CO0
                                          SLICE_R11C17D   CIN0_TO_COUT0_DELAY  0.278        12.302  2       
disp_ctrl/n23801                                          NET DELAY            0.000        12.302  1       
disp_ctrl/add_2288_7/CI1->disp_ctrl/add_2288_7/CO1
                                          SLICE_R11C17D   CIN1_TO_COUT1_DELAY  0.278        12.580  2       
disp_ctrl/n12923                                          NET DELAY            1.219        13.799  1       
disp_ctrl/add_2288_9/D0->disp_ctrl/add_2288_9/S0
                                          SLICE_R11C18A   D0_TO_F0_DELAY       0.450        14.249  10      
p_padA_N_440[8]                                           NET DELAY            4.278        18.527  1       
disp_ctrl/add_992_add_5_9/B0->disp_ctrl/add_992_add_5_9/CO0
                                          SLICE_R15C23A   B0_TO_COUT0_DELAY    0.358        18.885  2       
disp_ctrl/n23837                                          NET DELAY            0.662        19.547  1       
disp_ctrl/add_992_add_5_9/D1->disp_ctrl/add_992_add_5_9/S1
                                          SLICE_R15C23A   D1_TO_F1_DELAY       0.450        19.997  1       
disp_ctrl/p_padA_s_N_819[9]                               NET DELAY            2.172        22.169  1       
disp_ctrl/i3_4_lut_adj_301/C->disp_ctrl/i3_4_lut_adj_301/Z
                                          SLICE_R15C23C   D0_TO_F0_DELAY       0.450        22.619  1       
disp_ctrl/n13_adj_2185                                    NET DELAY            3.152        25.771  1       
disp_ctrl/i9_4_lut_adj_354/A->disp_ctrl/i9_4_lut_adj_354/Z
                                          SLICE_R13C23B   A1_TO_F1_DELAY       0.450        26.221  1       
disp_ctrl/n17602                                          NET DELAY            2.172        28.393  1       
disp_ctrl/i1_4_lut_adj_350/B->disp_ctrl/i1_4_lut_adj_350/Z
                                          SLICE_R13C22B   D1_TO_F1_DELAY       0.450        28.843  1       
disp_ctrl/n4_adj_2295                                     NET DELAY            2.768        31.611  1       
disp_ctrl/i2_4_lut_adj_348/B->disp_ctrl/i2_4_lut_adj_348/Z
                                          SLICE_R13C19B   D0_TO_F0_DELAY       0.477        32.088  1       
n17391                                                    NET DELAY            0.305        32.393  1       
vga_ctrl/i3_4_lut_adj_280/C->vga_ctrl/i3_4_lut_adj_280/Z
                                          SLICE_R13C19B   C1_TO_F1_DELAY       0.450        32.843  1       
n8_adj_2401                                               NET DELAY            2.172        35.015  1       
disp_ctrl/i5_4_lut_adj_342/C->disp_ctrl/i5_4_lut_adj_342/Z
                                          SLICE_R13C19C   D1_TO_F1_DELAY       0.450        35.465  1       
disp_ctrl/n16_adj_2268                                    NET DELAY            3.881        39.346  1       
disp_ctrl/i10_4_lut/C->disp_ctrl/i10_4_lut/Z
                                          SLICE_R18C21A   D0_TO_F0_DELAY       0.450        39.796  4       
altcol_N_141                                              NET DELAY            3.960        43.756  1       
vga_ctrl/i14_1_lut_2_lut_3_lut/B->vga_ctrl/i14_1_lut_2_lut_3_lut/Z
                                          SLICE_R16C15B   D0_TO_F0_DELAY       0.477        44.233  1       
vga_ctrl/rgb_2__N_106[0]                                  NET DELAY            0.000        44.233  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i1/CK",
        "phy_name":"SLICE_218/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.213 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       37.388
-------------------------------------   ------
End-of-path arrival time( ns )          43.558

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i1/CK",
        "phy_name":"SLICE_197/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/y_padA_i0_i2/Q",
        "phy_name":"SLICE_197/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i3/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/CK",
            "phy_name":"SLICE_197/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/y_padA_i0_i2/Q",
            "phy_name":"SLICE_197/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"y_padA[2]",
            "phy_name":"y_padA[2]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/B0",
            "phy_name":"SLICE_50/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO0",
            "phy_name":"SLICE_50/COUT0"
        },
        "arrive":11.190,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23795",
            "phy_name":"disp_ctrl/n23795"
        },
        "arrive":11.190,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_3/CI1",
            "phy_name":"SLICE_50/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_3/CO1",
            "phy_name":"SLICE_50/COUT1"
        },
        "arrive":11.468,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12919",
            "phy_name":"disp_ctrl/n12919"
        },
        "arrive":11.468,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":11.746,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23798",
            "phy_name":"disp_ctrl/n23798"
        },
        "arrive":11.746,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_5/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_5/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":12.024,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12921",
            "phy_name":"disp_ctrl/n12921"
        },
        "arrive":12.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":12.302,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23801",
            "phy_name":"disp_ctrl/n23801"
        },
        "arrive":12.302,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_7/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_7/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":12.580,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n12923",
            "phy_name":"disp_ctrl/n12923"
        },
        "arrive":13.799,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_2288_9/D0",
            "phy_name":"SLICE_41/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_2288_9/S0",
            "phy_name":"SLICE_41/F0"
        },
        "arrive":14.249,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"p_padA_N_440[8]",
            "phy_name":"p_padA_N_440[8]"
        },
        "arrive":18.527,
        "delay":4.278
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/B0",
            "phy_name":"SLICE_110/B0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/CO0",
            "phy_name":"SLICE_110/COUT0"
        },
        "arrive":18.885,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n23837",
            "phy_name":"disp_ctrl/n23837"
        },
        "arrive":19.547,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/D1",
            "phy_name":"SLICE_110/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/add_992_add_5_9/S1",
            "phy_name":"SLICE_110/F1"
        },
        "arrive":19.997,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/p_padA_s_N_819[9]",
            "phy_name":"disp_ctrl/p_padA_s_N_819[9]"
        },
        "arrive":22.169,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/C",
            "phy_name":"SLICE_494/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i3_4_lut_adj_301/Z",
            "phy_name":"SLICE_494/F0"
        },
        "arrive":22.619,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n13_adj_2185",
            "phy_name":"disp_ctrl/n13_adj_2185"
        },
        "arrive":25.771,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/A",
            "phy_name":"SLICE_495/A1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i9_4_lut_adj_354/Z",
            "phy_name":"SLICE_495/F1"
        },
        "arrive":26.221,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n17602",
            "phy_name":"disp_ctrl/n17602"
        },
        "arrive":28.393,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/B",
            "phy_name":"SLICE_646/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i1_4_lut_adj_350/Z",
            "phy_name":"SLICE_646/F1"
        },
        "arrive":28.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n4_adj_2295",
            "phy_name":"disp_ctrl/n4_adj_2295"
        },
        "arrive":31.611,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/B",
            "phy_name":"SLICE_533/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i2_4_lut_adj_348/Z",
            "phy_name":"SLICE_533/F0"
        },
        "arrive":32.088,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17391",
            "phy_name":"n17391"
        },
        "arrive":32.393,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/C",
            "phy_name":"SLICE_533/C1"
        },
        "pin1":
        {
            "log_name":"vga_ctrl/i3_4_lut_adj_280/Z",
            "phy_name":"SLICE_533/F1"
        },
        "arrive":32.843,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n8_adj_2401",
            "phy_name":"n8_adj_2401"
        },
        "arrive":35.015,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/C",
            "phy_name":"SLICE_628/D1"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i5_4_lut_adj_342/Z",
            "phy_name":"SLICE_628/F1"
        },
        "arrive":35.465,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp_ctrl/n16_adj_2268",
            "phy_name":"disp_ctrl/n16_adj_2268"
        },
        "arrive":39.346,
        "delay":3.881
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i10_4_lut/C",
            "phy_name":"SLICE_565/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i10_4_lut/Z",
            "phy_name":"SLICE_565/F0"
        },
        "arrive":39.796,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"altcol_N_141",
            "phy_name":"altcol_N_141"
        },
        "arrive":43.081,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp_ctrl/i2_2_lut_3_lut/B",
            "phy_name":"SLICE_221/D0"
        },
        "pin1":
        {
            "log_name":"disp_ctrl/i2_2_lut_3_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":43.558,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixval",
            "phy_name":"pixval"
        },
        "arrive":43.558,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R12C15B   CLK_TO_Q1_DELAY      1.391         7.561  7       
y_padA[2]                                                 NET DELAY            3.271        10.832  1       
disp_ctrl/add_2288_3/B0->disp_ctrl/add_2288_3/CO0
                                          SLICE_R11C17B   B0_TO_COUT0_DELAY    0.358        11.190  2       
disp_ctrl/n23795                                          NET DELAY            0.000        11.190  1       
disp_ctrl/add_2288_3/CI1->disp_ctrl/add_2288_3/CO1
                                          SLICE_R11C17B   CIN1_TO_COUT1_DELAY  0.278        11.468  2       
disp_ctrl/n12919                                          NET DELAY            0.000        11.468  1       
disp_ctrl/add_2288_5/CI0->disp_ctrl/add_2288_5/CO0
                                          SLICE_R11C17C   CIN0_TO_COUT0_DELAY  0.278        11.746  2       
disp_ctrl/n23798                                          NET DELAY            0.000        11.746  1       
disp_ctrl/add_2288_5/CI1->disp_ctrl/add_2288_5/CO1
                                          SLICE_R11C17C   CIN1_TO_COUT1_DELAY  0.278        12.024  2       
disp_ctrl/n12921                                          NET DELAY            0.000        12.024  1       
disp_ctrl/add_2288_7/CI0->disp_ctrl/add_2288_7/CO0
                                          SLICE_R11C17D   CIN0_TO_COUT0_DELAY  0.278        12.302  2       
disp_ctrl/n23801                                          NET DELAY            0.000        12.302  1       
disp_ctrl/add_2288_7/CI1->disp_ctrl/add_2288_7/CO1
                                          SLICE_R11C17D   CIN1_TO_COUT1_DELAY  0.278        12.580  2       
disp_ctrl/n12923                                          NET DELAY            1.219        13.799  1       
disp_ctrl/add_2288_9/D0->disp_ctrl/add_2288_9/S0
                                          SLICE_R11C18A   D0_TO_F0_DELAY       0.450        14.249  10      
p_padA_N_440[8]                                           NET DELAY            4.278        18.527  1       
disp_ctrl/add_992_add_5_9/B0->disp_ctrl/add_992_add_5_9/CO0
                                          SLICE_R15C23A   B0_TO_COUT0_DELAY    0.358        18.885  2       
disp_ctrl/n23837                                          NET DELAY            0.662        19.547  1       
disp_ctrl/add_992_add_5_9/D1->disp_ctrl/add_992_add_5_9/S1
                                          SLICE_R15C23A   D1_TO_F1_DELAY       0.450        19.997  1       
disp_ctrl/p_padA_s_N_819[9]                               NET DELAY            2.172        22.169  1       
disp_ctrl/i3_4_lut_adj_301/C->disp_ctrl/i3_4_lut_adj_301/Z
                                          SLICE_R15C23C   D0_TO_F0_DELAY       0.450        22.619  1       
disp_ctrl/n13_adj_2185                                    NET DELAY            3.152        25.771  1       
disp_ctrl/i9_4_lut_adj_354/A->disp_ctrl/i9_4_lut_adj_354/Z
                                          SLICE_R13C23B   A1_TO_F1_DELAY       0.450        26.221  1       
disp_ctrl/n17602                                          NET DELAY            2.172        28.393  1       
disp_ctrl/i1_4_lut_adj_350/B->disp_ctrl/i1_4_lut_adj_350/Z
                                          SLICE_R13C22B   D1_TO_F1_DELAY       0.450        28.843  1       
disp_ctrl/n4_adj_2295                                     NET DELAY            2.768        31.611  1       
disp_ctrl/i2_4_lut_adj_348/B->disp_ctrl/i2_4_lut_adj_348/Z
                                          SLICE_R13C19B   D0_TO_F0_DELAY       0.477        32.088  1       
n17391                                                    NET DELAY            0.305        32.393  1       
vga_ctrl/i3_4_lut_adj_280/C->vga_ctrl/i3_4_lut_adj_280/Z
                                          SLICE_R13C19B   C1_TO_F1_DELAY       0.450        32.843  1       
n8_adj_2401                                               NET DELAY            2.172        35.015  1       
disp_ctrl/i5_4_lut_adj_342/C->disp_ctrl/i5_4_lut_adj_342/Z
                                          SLICE_R13C19C   D1_TO_F1_DELAY       0.450        35.465  1       
disp_ctrl/n16_adj_2268                                    NET DELAY            3.881        39.346  1       
disp_ctrl/i10_4_lut/C->disp_ctrl/i10_4_lut/Z
                                          SLICE_R18C21A   D0_TO_F0_DELAY       0.450        39.796  4       
altcol_N_141                                              NET DELAY            3.285        43.081  1       
disp_ctrl/i2_2_lut_3_lut/B->disp_ctrl/i2_2_lut_3_lut/Z
                                          SLICE_R16C17A   D0_TO_F0_DELAY       0.477        43.558  1       
pixval                                                    NET DELAY            0.000        43.558  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_ctrl/rgb__i3/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/Astatus__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.168 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       36.433
-------------------------------------   ------
End-of-path arrival time( ns )          42.603

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/CK",
        "phy_name":"SLICE_259/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/Q",
        "phy_name":"SLICE_259/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i1/D",
        "phy_name":"SLICE_259/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/Astatus__i0/CK",
            "phy_name":"SLICE_259/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/Astatus__i0/Q",
            "phy_name":"SLICE_259/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Astatus[0]",
            "phy_name":"Astatus[0]"
        },
        "arrive":10.713,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_769_i2_3_lut/A",
            "phy_name":"SLICE_1094/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_769_i2_3_lut/Z",
            "phy_name":"SLICE_1094/F0"
        },
        "arrive":11.163,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n860[1]",
            "phy_name":"col_ctrl/n860[1]"
        },
        "arrive":14.792,
        "delay":3.629
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_1/C1",
            "phy_name":"SLICE_194/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_1/CO1",
            "phy_name":"SLICE_194/COUT1"
        },
        "arrive":15.136,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12883",
            "phy_name":"col_ctrl/n12883"
        },
        "arrive":15.136,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_3/CI0",
            "phy_name":"SLICE_193/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_3/CO0",
            "phy_name":"SLICE_193/COUT0"
        },
        "arrive":15.414,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23657",
            "phy_name":"col_ctrl/n23657"
        },
        "arrive":15.414,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_3/CI1",
            "phy_name":"SLICE_193/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_3/CO1",
            "phy_name":"SLICE_193/COUT1"
        },
        "arrive":15.692,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12885",
            "phy_name":"col_ctrl/n12885"
        },
        "arrive":15.692,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_5/CI0",
            "phy_name":"SLICE_192/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_5/CO0",
            "phy_name":"SLICE_192/COUT0"
        },
        "arrive":15.970,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23660",
            "phy_name":"col_ctrl/n23660"
        },
        "arrive":15.970,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_5/CI1",
            "phy_name":"SLICE_192/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_5/CO1",
            "phy_name":"SLICE_192/COUT1"
        },
        "arrive":16.248,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12887",
            "phy_name":"col_ctrl/n12887"
        },
        "arrive":16.248,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_7/CI0",
            "phy_name":"SLICE_189/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_7/CO0",
            "phy_name":"SLICE_189/COUT0"
        },
        "arrive":16.526,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23663",
            "phy_name":"col_ctrl/n23663"
        },
        "arrive":17.188,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_7/D1",
            "phy_name":"SLICE_189/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_7/S1",
            "phy_name":"SLICE_189/F1"
        },
        "arrive":17.638,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1894[7]",
            "phy_name":"power_en_N_1894[7]"
        },
        "arrive":20.194,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_381/B",
            "phy_name":"SLICE_718/A0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_381/Z",
            "phy_name":"SLICE_718/F0"
        },
        "arrive":20.671,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":20.976,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_380/B",
            "phy_name":"SLICE_718/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_380/Z",
            "phy_name":"SLICE_718/F1"
        },
        "arrive":21.426,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17656",
            "phy_name":"n17656"
        },
        "arrive":23.982,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_379/C",
            "phy_name":"SLICE_716/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_379/Z",
            "phy_name":"SLICE_716/F0"
        },
        "arrive":24.432,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1893",
            "phy_name":"power_en_N_1893"
        },
        "arrive":28.750,
        "delay":4.318
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_268/A",
            "phy_name":"SLICE_717/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_268/Z",
            "phy_name":"SLICE_717/F0"
        },
        "arrive":29.227,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12_adj_2132",
            "phy_name":"col_ctrl/n12_adj_2132"
        },
        "arrive":29.532,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i6_4_lut_adj_267/B",
            "phy_name":"SLICE_717/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i6_4_lut_adj_267/Z",
            "phy_name":"SLICE_717/F1"
        },
        "arrive":29.982,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1887",
            "phy_name":"col_ctrl/power_en_N_1887"
        },
        "arrive":32.750,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i1_2_lut_3_lut/C",
            "phy_name":"SLICE_325/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_325/F0"
        },
        "arrive":33.200,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n713",
            "phy_name":"col_ctrl/n713"
        },
        "arrive":35.968,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i436_4_lut/D",
            "phy_name":"SLICE_324/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i436_4_lut/Z",
            "phy_name":"SLICE_324/F1"
        },
        "arrive":36.418,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n772",
            "phy_name":"n772"
        },
        "arrive":39.186,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_325/D1",
            "phy_name":"SLICE_325/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_325/F1",
            "phy_name":"SLICE_325/F1"
        },
        "arrive":39.636,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7892",
            "phy_name":"n7892"
        },
        "arrive":42.126,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3163_4_lut/A",
            "phy_name":"SLICE_259/B1"
        },
        "pin1":
        {
            "log_name":"i3163_4_lut/Z",
            "phy_name":"SLICE_259/F1"
        },
        "arrive":42.603,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4582",
            "phy_name":"n4582"
        },
        "arrive":42.603,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R22C13D   CLK_TO_Q0_DELAY      1.391         7.561  22      
Astatus[0]                                                NET DELAY            3.152        10.713  1       
col_ctrl/mux_769_i2_3_lut/A->col_ctrl/mux_769_i2_3_lut/Z
                                          SLICE_R13C13D   B0_TO_F0_DELAY       0.450        11.163  1       
col_ctrl/n860[1]                                          NET DELAY            3.629        14.792  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          SLICE_R11C15A   C1_TO_COUT1_DELAY    0.344        15.136  2       
col_ctrl/n12883                                           NET DELAY            0.000        15.136  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          SLICE_R11C15B   CIN0_TO_COUT0_DELAY  0.278        15.414  2       
col_ctrl/n23657                                           NET DELAY            0.000        15.414  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          SLICE_R11C15B   CIN1_TO_COUT1_DELAY  0.278        15.692  2       
col_ctrl/n12885                                           NET DELAY            0.000        15.692  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          SLICE_R11C15C   CIN0_TO_COUT0_DELAY  0.278        15.970  2       
col_ctrl/n23660                                           NET DELAY            0.000        15.970  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          SLICE_R11C15C   CIN1_TO_COUT1_DELAY  0.278        16.248  2       
col_ctrl/n12887                                           NET DELAY            0.000        16.248  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          SLICE_R11C15D   CIN0_TO_COUT0_DELAY  0.278        16.526  2       
col_ctrl/n23663                                           NET DELAY            0.662        17.188  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          SLICE_R11C15D   D1_TO_F1_DELAY       0.450        17.638  1       
power_en_N_1894[7]                                        NET DELAY            2.556        20.194  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    SLICE_R10C15A   A0_TO_F0_DELAY       0.477        20.671  1       
n12                                                       NET DELAY            0.305        20.976  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    SLICE_R10C15A   C1_TO_F1_DELAY       0.450        21.426  1       
n17656                                                    NET DELAY            2.556        23.982  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    SLICE_R11C16B   A0_TO_F0_DELAY       0.450        24.432  1       
power_en_N_1893                                           NET DELAY            4.318        28.750  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          SLICE_R23C13A   D0_TO_F0_DELAY       0.477        29.227  1       
col_ctrl/n12_adj_2132                                     NET DELAY            0.305        29.532  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          SLICE_R23C13A   C1_TO_F1_DELAY       0.450        29.982  5       
col_ctrl/power_en_N_1887                                  NET DELAY            2.768        32.750  1       
col_ctrl/i1_2_lut_3_lut/C->col_ctrl/i1_2_lut_3_lut/Z
                                          SLICE_R21C13C   D0_TO_F0_DELAY       0.450        33.200  2       
col_ctrl/n713                                             NET DELAY            2.768        35.968  1       
col_ctrl/i436_4_lut/D->col_ctrl/i436_4_lut/Z
                                          SLICE_R22C15A   D1_TO_F1_DELAY       0.450        36.418  3       
n772                                                      NET DELAY            2.768        39.186  1       
SLICE_325/D1->SLICE_325/F1                SLICE_R21C13C   D1_TO_F1_DELAY       0.450        39.636  2       
n7892                                                     NET DELAY            2.490        42.126  1       
i3163_4_lut/A->i3163_4_lut/Z              SLICE_R22C13D   B1_TO_F1_DELAY       0.477        42.603  1       
n4582                                                     NET DELAY            0.000        42.603  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/CK",
        "phy_name":"SLICE_259/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/Astatus__i0/Q
Path End         : col_ctrl/Astatus__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 3.221 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       36.380
-------------------------------------   ------
End-of-path arrival time( ns )          42.550

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/CK",
        "phy_name":"SLICE_259/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/Q",
        "phy_name":"SLICE_259/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/D",
        "phy_name":"SLICE_259/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/Astatus__i0/CK",
            "phy_name":"SLICE_259/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/Astatus__i0/Q",
            "phy_name":"SLICE_259/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"Astatus[0]",
            "phy_name":"Astatus[0]"
        },
        "arrive":10.713,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_769_i2_3_lut/A",
            "phy_name":"SLICE_1094/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_769_i2_3_lut/Z",
            "phy_name":"SLICE_1094/F0"
        },
        "arrive":11.163,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n860[1]",
            "phy_name":"col_ctrl/n860[1]"
        },
        "arrive":14.792,
        "delay":3.629
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_1/C1",
            "phy_name":"SLICE_194/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_1/CO1",
            "phy_name":"SLICE_194/COUT1"
        },
        "arrive":15.136,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12883",
            "phy_name":"col_ctrl/n12883"
        },
        "arrive":15.136,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_3/CI0",
            "phy_name":"SLICE_193/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_3/CO0",
            "phy_name":"SLICE_193/COUT0"
        },
        "arrive":15.414,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23657",
            "phy_name":"col_ctrl/n23657"
        },
        "arrive":15.414,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_3/CI1",
            "phy_name":"SLICE_193/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_3/CO1",
            "phy_name":"SLICE_193/COUT1"
        },
        "arrive":15.692,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12885",
            "phy_name":"col_ctrl/n12885"
        },
        "arrive":15.692,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_5/CI0",
            "phy_name":"SLICE_192/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_5/CO0",
            "phy_name":"SLICE_192/COUT0"
        },
        "arrive":15.970,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23660",
            "phy_name":"col_ctrl/n23660"
        },
        "arrive":15.970,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_5/CI1",
            "phy_name":"SLICE_192/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_5/CO1",
            "phy_name":"SLICE_192/COUT1"
        },
        "arrive":16.248,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12887",
            "phy_name":"col_ctrl/n12887"
        },
        "arrive":16.248,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_7/CI0",
            "phy_name":"SLICE_189/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_7/CO0",
            "phy_name":"SLICE_189/COUT0"
        },
        "arrive":16.526,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23663",
            "phy_name":"col_ctrl/n23663"
        },
        "arrive":17.188,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2280_7/D1",
            "phy_name":"SLICE_189/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2280_7/S1",
            "phy_name":"SLICE_189/F1"
        },
        "arrive":17.638,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1894[7]",
            "phy_name":"power_en_N_1894[7]"
        },
        "arrive":20.194,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_381/B",
            "phy_name":"SLICE_718/A0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_381/Z",
            "phy_name":"SLICE_718/F0"
        },
        "arrive":20.671,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12",
            "phy_name":"n12"
        },
        "arrive":20.976,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_380/B",
            "phy_name":"SLICE_718/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_380/Z",
            "phy_name":"SLICE_718/F1"
        },
        "arrive":21.426,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17656",
            "phy_name":"n17656"
        },
        "arrive":23.982,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_379/C",
            "phy_name":"SLICE_716/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_379/Z",
            "phy_name":"SLICE_716/F0"
        },
        "arrive":24.432,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1893",
            "phy_name":"power_en_N_1893"
        },
        "arrive":28.750,
        "delay":4.318
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_268/A",
            "phy_name":"SLICE_717/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_268/Z",
            "phy_name":"SLICE_717/F0"
        },
        "arrive":29.227,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n12_adj_2132",
            "phy_name":"col_ctrl/n12_adj_2132"
        },
        "arrive":29.532,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i6_4_lut_adj_267/B",
            "phy_name":"SLICE_717/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i6_4_lut_adj_267/Z",
            "phy_name":"SLICE_717/F1"
        },
        "arrive":29.982,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1887",
            "phy_name":"col_ctrl/power_en_N_1887"
        },
        "arrive":32.750,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i1_2_lut_3_lut/C",
            "phy_name":"SLICE_325/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_325/F0"
        },
        "arrive":33.200,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n713",
            "phy_name":"col_ctrl/n713"
        },
        "arrive":35.968,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i436_4_lut/D",
            "phy_name":"SLICE_324/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i436_4_lut/Z",
            "phy_name":"SLICE_324/F1"
        },
        "arrive":36.418,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n772",
            "phy_name":"n772"
        },
        "arrive":39.186,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_325/D1",
            "phy_name":"SLICE_325/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_325/F1",
            "phy_name":"SLICE_325/F1"
        },
        "arrive":39.636,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n7892",
            "phy_name":"n7892"
        },
        "arrive":42.073,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3135_4_lut/A",
            "phy_name":"SLICE_259/C0"
        },
        "pin1":
        {
            "log_name":"i3135_4_lut/Z",
            "phy_name":"SLICE_259/F0"
        },
        "arrive":42.550,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4554",
            "phy_name":"n4554"
        },
        "arrive":42.550,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/Astatus__i0/CK   col_ctrl/Astatus__i1/CK}->col_ctrl/Astatus__i0/Q
                                          SLICE_R22C13D   CLK_TO_Q0_DELAY      1.391         7.561  22      
Astatus[0]                                                NET DELAY            3.152        10.713  1       
col_ctrl/mux_769_i2_3_lut/A->col_ctrl/mux_769_i2_3_lut/Z
                                          SLICE_R13C13D   B0_TO_F0_DELAY       0.450        11.163  1       
col_ctrl/n860[1]                                          NET DELAY            3.629        14.792  1       
col_ctrl/add_2280_1/C1->col_ctrl/add_2280_1/CO1
                                          SLICE_R11C15A   C1_TO_COUT1_DELAY    0.344        15.136  2       
col_ctrl/n12883                                           NET DELAY            0.000        15.136  1       
col_ctrl/add_2280_3/CI0->col_ctrl/add_2280_3/CO0
                                          SLICE_R11C15B   CIN0_TO_COUT0_DELAY  0.278        15.414  2       
col_ctrl/n23657                                           NET DELAY            0.000        15.414  1       
col_ctrl/add_2280_3/CI1->col_ctrl/add_2280_3/CO1
                                          SLICE_R11C15B   CIN1_TO_COUT1_DELAY  0.278        15.692  2       
col_ctrl/n12885                                           NET DELAY            0.000        15.692  1       
col_ctrl/add_2280_5/CI0->col_ctrl/add_2280_5/CO0
                                          SLICE_R11C15C   CIN0_TO_COUT0_DELAY  0.278        15.970  2       
col_ctrl/n23660                                           NET DELAY            0.000        15.970  1       
col_ctrl/add_2280_5/CI1->col_ctrl/add_2280_5/CO1
                                          SLICE_R11C15C   CIN1_TO_COUT1_DELAY  0.278        16.248  2       
col_ctrl/n12887                                           NET DELAY            0.000        16.248  1       
col_ctrl/add_2280_7/CI0->col_ctrl/add_2280_7/CO0
                                          SLICE_R11C15D   CIN0_TO_COUT0_DELAY  0.278        16.526  2       
col_ctrl/n23663                                           NET DELAY            0.662        17.188  1       
col_ctrl/add_2280_7/D1->col_ctrl/add_2280_7/S1
                                          SLICE_R11C15D   D1_TO_F1_DELAY       0.450        17.638  1       
power_en_N_1894[7]                                        NET DELAY            2.556        20.194  1       
i5_4_lut_adj_381/B->i5_4_lut_adj_381/Z    SLICE_R10C15A   A0_TO_F0_DELAY       0.477        20.671  1       
n12                                                       NET DELAY            0.305        20.976  1       
i6_4_lut_adj_380/B->i6_4_lut_adj_380/Z    SLICE_R10C15A   C1_TO_F1_DELAY       0.450        21.426  1       
n17656                                                    NET DELAY            2.556        23.982  1       
i2_4_lut_adj_379/C->i2_4_lut_adj_379/Z    SLICE_R11C16B   A0_TO_F0_DELAY       0.450        24.432  1       
power_en_N_1893                                           NET DELAY            4.318        28.750  1       
col_ctrl/i5_4_lut_adj_268/A->col_ctrl/i5_4_lut_adj_268/Z
                                          SLICE_R23C13A   D0_TO_F0_DELAY       0.477        29.227  1       
col_ctrl/n12_adj_2132                                     NET DELAY            0.305        29.532  1       
col_ctrl/i6_4_lut_adj_267/B->col_ctrl/i6_4_lut_adj_267/Z
                                          SLICE_R23C13A   C1_TO_F1_DELAY       0.450        29.982  5       
col_ctrl/power_en_N_1887                                  NET DELAY            2.768        32.750  1       
col_ctrl/i1_2_lut_3_lut/C->col_ctrl/i1_2_lut_3_lut/Z
                                          SLICE_R21C13C   D0_TO_F0_DELAY       0.450        33.200  2       
col_ctrl/n713                                             NET DELAY            2.768        35.968  1       
col_ctrl/i436_4_lut/D->col_ctrl/i436_4_lut/Z
                                          SLICE_R22C15A   D1_TO_F1_DELAY       0.450        36.418  3       
n772                                                      NET DELAY            2.768        39.186  1       
SLICE_325/D1->SLICE_325/F1                SLICE_R21C13C   D1_TO_F1_DELAY       0.450        39.636  2       
n7892                                                     NET DELAY            2.437        42.073  1       
i3135_4_lut/A->i3135_4_lut/Z              SLICE_R22C13D   C0_TO_F0_DELAY       0.477        42.550  1       
n4554                                                     NET DELAY            0.000        42.550  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/Astatus__i0/CK",
        "phy_name":"SLICE_259/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : col_ctrl/poweroffcount_1005__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 4.121 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.149
-------------------------------------   ------
End-of-path arrival time( ns )          41.319

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i4/CK",
        "phy_name":"SLICE_264/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i1/Q",
        "phy_name":"SLICE_264/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/poweroffcount_1005__i1/SR",
        "phy_name":"SLICE_191/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/CK",
            "phy_name":"SLICE_264/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/Q",
            "phy_name":"SLICE_264/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"padB_h[1]",
            "phy_name":"padB_h[1]"
        },
        "arrive":11.865,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/B",
            "phy_name":"SLICE_1077/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/Z",
            "phy_name":"SLICE_1077/F0"
        },
        "arrive":12.315,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n1083[1]",
            "phy_name":"col_ctrl/n1083[1]"
        },
        "arrive":16.461,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_1/C1",
            "phy_name":"SLICE_149/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_1/CO1",
            "phy_name":"SLICE_149/COUT1"
        },
        "arrive":16.805,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13012",
            "phy_name":"col_ctrl/n13012"
        },
        "arrive":16.805,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI0",
            "phy_name":"SLICE_148/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO0",
            "phy_name":"SLICE_148/COUT0"
        },
        "arrive":17.083,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23642",
            "phy_name":"col_ctrl/n23642"
        },
        "arrive":17.083,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI1",
            "phy_name":"SLICE_148/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO1",
            "phy_name":"SLICE_148/COUT1"
        },
        "arrive":17.361,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13014",
            "phy_name":"col_ctrl/n13014"
        },
        "arrive":17.361,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI0",
            "phy_name":"SLICE_147/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO0",
            "phy_name":"SLICE_147/COUT0"
        },
        "arrive":17.639,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23645",
            "phy_name":"col_ctrl/n23645"
        },
        "arrive":17.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI1",
            "phy_name":"SLICE_147/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO1",
            "phy_name":"SLICE_147/COUT1"
        },
        "arrive":17.917,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13016",
            "phy_name":"col_ctrl/n13016"
        },
        "arrive":17.917,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/CI0",
            "phy_name":"SLICE_146/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/CO0",
            "phy_name":"SLICE_146/COUT0"
        },
        "arrive":18.195,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23648",
            "phy_name":"col_ctrl/n23648"
        },
        "arrive":18.857,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/D1",
            "phy_name":"SLICE_146/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/S1",
            "phy_name":"SLICE_146/F1"
        },
        "arrive":19.307,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1855[7]",
            "phy_name":"power_en_N_1855[7]"
        },
        "arrive":21.479,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_377/B",
            "phy_name":"SLICE_706/D0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_377/Z",
            "phy_name":"SLICE_706/F0"
        },
        "arrive":21.956,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_2404",
            "phy_name":"n12_adj_2404"
        },
        "arrive":22.261,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_374/B",
            "phy_name":"SLICE_706/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_374/Z",
            "phy_name":"SLICE_706/F1"
        },
        "arrive":22.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17513",
            "phy_name":"n17513"
        },
        "arrive":25.267,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_373/C",
            "phy_name":"SLICE_704/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_373/Z",
            "phy_name":"SLICE_704/F0"
        },
        "arrive":25.717,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1822",
            "phy_name":"power_en_N_1822"
        },
        "arrive":29.002,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/D",
            "phy_name":"SLICE_705/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/Z",
            "phy_name":"SLICE_705/F1"
        },
        "arrive":29.452,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n10_adj_2125",
            "phy_name":"col_ctrl/n10_adj_2125"
        },
        "arrive":32.220,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/B",
            "phy_name":"SLICE_824/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/Z",
            "phy_name":"SLICE_824/F0"
        },
        "arrive":32.697,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1784",
            "phy_name":"col_ctrl/power_en_N_1784"
        },
        "arrive":33.002,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i2_3_lut_adj_251/A",
            "phy_name":"SLICE_824/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i2_3_lut_adj_251/Z",
            "phy_name":"SLICE_824/F1"
        },
        "arrive":33.479,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n686",
            "phy_name":"col_ctrl/n686"
        },
        "arrive":33.784,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i387_2_lut_4_lut/B",
            "phy_name":"SLICE_736/C0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i387_2_lut_4_lut/Z",
            "phy_name":"SLICE_736/F0"
        },
        "arrive":34.234,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n719",
            "phy_name":"col_ctrl/n719"
        },
        "arrive":36.790,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_740/A1",
            "phy_name":"SLICE_740/A1"
        },
        "pin1":
        {
            "log_name":"SLICE_740/F1",
            "phy_name":"SLICE_740/F1"
        },
        "arrive":37.240,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n4408",
            "phy_name":"col_ctrl/n4408"
        },
        "arrive":41.319,
        "delay":4.079
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/padB_h_i0_i4/CK   col_ctrl/padB_h_i0_i1/CK}->col_ctrl/padB_h_i0_i1/Q
                                          SLICE_R23C15C   CLK_TO_Q1_DELAY      1.391         7.561  3       
padB_h[1]                                                 NET DELAY            4.304        11.865  1       
col_ctrl/mux_737_i2_3_lut/B->col_ctrl/mux_737_i2_3_lut/Z
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        12.315  1       
col_ctrl/n1083[1]                                         NET DELAY            4.146        16.461  1       
col_ctrl/add_2281_1/C1->col_ctrl/add_2281_1/CO1
                                          SLICE_R24C14A   C1_TO_COUT1_DELAY    0.344        16.805  2       
col_ctrl/n13012                                           NET DELAY            0.000        16.805  1       
col_ctrl/add_2281_3/CI0->col_ctrl/add_2281_3/CO0
                                          SLICE_R24C14B   CIN0_TO_COUT0_DELAY  0.278        17.083  2       
col_ctrl/n23642                                           NET DELAY            0.000        17.083  1       
col_ctrl/add_2281_3/CI1->col_ctrl/add_2281_3/CO1
                                          SLICE_R24C14B   CIN1_TO_COUT1_DELAY  0.278        17.361  2       
col_ctrl/n13014                                           NET DELAY            0.000        17.361  1       
col_ctrl/add_2281_5/CI0->col_ctrl/add_2281_5/CO0
                                          SLICE_R24C14C   CIN0_TO_COUT0_DELAY  0.278        17.639  2       
col_ctrl/n23645                                           NET DELAY            0.000        17.639  1       
col_ctrl/add_2281_5/CI1->col_ctrl/add_2281_5/CO1
                                          SLICE_R24C14C   CIN1_TO_COUT1_DELAY  0.278        17.917  2       
col_ctrl/n13016                                           NET DELAY            0.000        17.917  1       
col_ctrl/add_2281_7/CI0->col_ctrl/add_2281_7/CO0
                                          SLICE_R24C14D   CIN0_TO_COUT0_DELAY  0.278        18.195  2       
col_ctrl/n23648                                           NET DELAY            0.662        18.857  1       
col_ctrl/add_2281_7/D1->col_ctrl/add_2281_7/S1
                                          SLICE_R24C14D   D1_TO_F1_DELAY       0.450        19.307  1       
power_en_N_1855[7]                                        NET DELAY            2.172        21.479  1       
i5_4_lut_adj_377/B->i5_4_lut_adj_377/Z    SLICE_R24C15D   D0_TO_F0_DELAY       0.477        21.956  1       
n12_adj_2404                                              NET DELAY            0.305        22.261  1       
i6_4_lut_adj_374/B->i6_4_lut_adj_374/Z    SLICE_R24C15D   C1_TO_F1_DELAY       0.450        22.711  1       
n17513                                                    NET DELAY            2.556        25.267  1       
i2_4_lut_adj_373/C->i2_4_lut_adj_373/Z    SLICE_R24C15B   A0_TO_F0_DELAY       0.450        25.717  1       
power_en_N_1822                                           NET DELAY            3.285        29.002  1       
col_ctrl/i4_4_lut_adj_256/D->col_ctrl/i4_4_lut_adj_256/Z
                                          SLICE_R22C14B   D1_TO_F1_DELAY       0.450        29.452  1       
col_ctrl/n10_adj_2125                                     NET DELAY            2.768        32.220  1       
col_ctrl/i5_4_lut_adj_253/B->col_ctrl/i5_4_lut_adj_253/Z
                                          SLICE_R23C12B   D0_TO_F0_DELAY       0.477        32.697  4       
col_ctrl/power_en_N_1784                                  NET DELAY            0.305        33.002  1       
col_ctrl/i2_3_lut_adj_251/A->col_ctrl/i2_3_lut_adj_251/Z
                                          SLICE_R23C12B   C1_TO_F1_DELAY       0.477        33.479  2       
col_ctrl/n686                                             NET DELAY            0.305        33.784  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          SLICE_R23C12C   C0_TO_F0_DELAY       0.450        34.234  2       
col_ctrl/n719                                             NET DELAY            2.556        36.790  1       
SLICE_740/A1->SLICE_740/F1                SLICE_R24C12A   A1_TO_F1_DELAY       0.450        37.240  7       
col_ctrl/n4408                                            NET DELAY            4.079        41.319  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/poweroffcount_1005__i1/CK",
        "phy_name":"SLICE_191/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padB_h_i0_i1/Q
Path End         : {col_ctrl/poweroffcount_1005__i2/SR   col_ctrl/poweroffcount_1005__i3/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 4.121 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       35.149
-------------------------------------   ------
End-of-path arrival time( ns )          41.319

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i4/CK",
        "phy_name":"SLICE_264/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/padB_h_i0_i1/Q",
        "phy_name":"SLICE_264/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{col_ctrl/poweroffcount_1005__i2/SR   col_ctrl/poweroffcount_1005__i3/SR}",
        "phy_name":"SLICE_190/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/CK",
            "phy_name":"SLICE_264/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/padB_h_i0_i1/Q",
            "phy_name":"SLICE_264/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"padB_h[1]",
            "phy_name":"padB_h[1]"
        },
        "arrive":11.865,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/B",
            "phy_name":"SLICE_1077/B0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/mux_737_i2_3_lut/Z",
            "phy_name":"SLICE_1077/F0"
        },
        "arrive":12.315,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n1083[1]",
            "phy_name":"col_ctrl/n1083[1]"
        },
        "arrive":16.461,
        "delay":4.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_1/C1",
            "phy_name":"SLICE_149/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_1/CO1",
            "phy_name":"SLICE_149/COUT1"
        },
        "arrive":16.805,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13012",
            "phy_name":"col_ctrl/n13012"
        },
        "arrive":16.805,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI0",
            "phy_name":"SLICE_148/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO0",
            "phy_name":"SLICE_148/COUT0"
        },
        "arrive":17.083,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23642",
            "phy_name":"col_ctrl/n23642"
        },
        "arrive":17.083,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_3/CI1",
            "phy_name":"SLICE_148/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_3/CO1",
            "phy_name":"SLICE_148/COUT1"
        },
        "arrive":17.361,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13014",
            "phy_name":"col_ctrl/n13014"
        },
        "arrive":17.361,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI0",
            "phy_name":"SLICE_147/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO0",
            "phy_name":"SLICE_147/COUT0"
        },
        "arrive":17.639,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23645",
            "phy_name":"col_ctrl/n23645"
        },
        "arrive":17.639,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_5/CI1",
            "phy_name":"SLICE_147/CIN1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_5/CO1",
            "phy_name":"SLICE_147/COUT1"
        },
        "arrive":17.917,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n13016",
            "phy_name":"col_ctrl/n13016"
        },
        "arrive":17.917,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/CI0",
            "phy_name":"SLICE_146/CIN0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/CO0",
            "phy_name":"SLICE_146/COUT0"
        },
        "arrive":18.195,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n23648",
            "phy_name":"col_ctrl/n23648"
        },
        "arrive":18.857,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/add_2281_7/D1",
            "phy_name":"SLICE_146/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/add_2281_7/S1",
            "phy_name":"SLICE_146/F1"
        },
        "arrive":19.307,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1855[7]",
            "phy_name":"power_en_N_1855[7]"
        },
        "arrive":21.479,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_4_lut_adj_377/B",
            "phy_name":"SLICE_706/D0"
        },
        "pin1":
        {
            "log_name":"i5_4_lut_adj_377/Z",
            "phy_name":"SLICE_706/F0"
        },
        "arrive":21.956,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_2404",
            "phy_name":"n12_adj_2404"
        },
        "arrive":22.261,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut_adj_374/B",
            "phy_name":"SLICE_706/C1"
        },
        "pin1":
        {
            "log_name":"i6_4_lut_adj_374/Z",
            "phy_name":"SLICE_706/F1"
        },
        "arrive":22.711,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n17513",
            "phy_name":"n17513"
        },
        "arrive":25.267,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut_adj_373/C",
            "phy_name":"SLICE_704/A0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut_adj_373/Z",
            "phy_name":"SLICE_704/F0"
        },
        "arrive":25.717,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_en_N_1822",
            "phy_name":"power_en_N_1822"
        },
        "arrive":29.002,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/D",
            "phy_name":"SLICE_705/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i4_4_lut_adj_256/Z",
            "phy_name":"SLICE_705/F1"
        },
        "arrive":29.452,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n10_adj_2125",
            "phy_name":"col_ctrl/n10_adj_2125"
        },
        "arrive":32.220,
        "delay":2.768
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/B",
            "phy_name":"SLICE_824/D0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i5_4_lut_adj_253/Z",
            "phy_name":"SLICE_824/F0"
        },
        "arrive":32.697,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_en_N_1784",
            "phy_name":"col_ctrl/power_en_N_1784"
        },
        "arrive":33.002,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i2_3_lut_adj_251/A",
            "phy_name":"SLICE_824/C1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i2_3_lut_adj_251/Z",
            "phy_name":"SLICE_824/F1"
        },
        "arrive":33.479,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n686",
            "phy_name":"col_ctrl/n686"
        },
        "arrive":33.784,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i387_2_lut_4_lut/B",
            "phy_name":"SLICE_736/C0"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i387_2_lut_4_lut/Z",
            "phy_name":"SLICE_736/F0"
        },
        "arrive":34.234,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n719",
            "phy_name":"col_ctrl/n719"
        },
        "arrive":36.790,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_740/A1",
            "phy_name":"SLICE_740/A1"
        },
        "pin1":
        {
            "log_name":"SLICE_740/F1",
            "phy_name":"SLICE_740/F1"
        },
        "arrive":37.240,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n4408",
            "phy_name":"col_ctrl/n4408"
        },
        "arrive":41.319,
        "delay":4.079
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/padB_h_i0_i4/CK   col_ctrl/padB_h_i0_i1/CK}->col_ctrl/padB_h_i0_i1/Q
                                          SLICE_R23C15C   CLK_TO_Q1_DELAY      1.391         7.561  3       
padB_h[1]                                                 NET DELAY            4.304        11.865  1       
col_ctrl/mux_737_i2_3_lut/B->col_ctrl/mux_737_i2_3_lut/Z
                                          SLICE_R16C10C   B0_TO_F0_DELAY       0.450        12.315  1       
col_ctrl/n1083[1]                                         NET DELAY            4.146        16.461  1       
col_ctrl/add_2281_1/C1->col_ctrl/add_2281_1/CO1
                                          SLICE_R24C14A   C1_TO_COUT1_DELAY    0.344        16.805  2       
col_ctrl/n13012                                           NET DELAY            0.000        16.805  1       
col_ctrl/add_2281_3/CI0->col_ctrl/add_2281_3/CO0
                                          SLICE_R24C14B   CIN0_TO_COUT0_DELAY  0.278        17.083  2       
col_ctrl/n23642                                           NET DELAY            0.000        17.083  1       
col_ctrl/add_2281_3/CI1->col_ctrl/add_2281_3/CO1
                                          SLICE_R24C14B   CIN1_TO_COUT1_DELAY  0.278        17.361  2       
col_ctrl/n13014                                           NET DELAY            0.000        17.361  1       
col_ctrl/add_2281_5/CI0->col_ctrl/add_2281_5/CO0
                                          SLICE_R24C14C   CIN0_TO_COUT0_DELAY  0.278        17.639  2       
col_ctrl/n23645                                           NET DELAY            0.000        17.639  1       
col_ctrl/add_2281_5/CI1->col_ctrl/add_2281_5/CO1
                                          SLICE_R24C14C   CIN1_TO_COUT1_DELAY  0.278        17.917  2       
col_ctrl/n13016                                           NET DELAY            0.000        17.917  1       
col_ctrl/add_2281_7/CI0->col_ctrl/add_2281_7/CO0
                                          SLICE_R24C14D   CIN0_TO_COUT0_DELAY  0.278        18.195  2       
col_ctrl/n23648                                           NET DELAY            0.662        18.857  1       
col_ctrl/add_2281_7/D1->col_ctrl/add_2281_7/S1
                                          SLICE_R24C14D   D1_TO_F1_DELAY       0.450        19.307  1       
power_en_N_1855[7]                                        NET DELAY            2.172        21.479  1       
i5_4_lut_adj_377/B->i5_4_lut_adj_377/Z    SLICE_R24C15D   D0_TO_F0_DELAY       0.477        21.956  1       
n12_adj_2404                                              NET DELAY            0.305        22.261  1       
i6_4_lut_adj_374/B->i6_4_lut_adj_374/Z    SLICE_R24C15D   C1_TO_F1_DELAY       0.450        22.711  1       
n17513                                                    NET DELAY            2.556        25.267  1       
i2_4_lut_adj_373/C->i2_4_lut_adj_373/Z    SLICE_R24C15B   A0_TO_F0_DELAY       0.450        25.717  1       
power_en_N_1822                                           NET DELAY            3.285        29.002  1       
col_ctrl/i4_4_lut_adj_256/D->col_ctrl/i4_4_lut_adj_256/Z
                                          SLICE_R22C14B   D1_TO_F1_DELAY       0.450        29.452  1       
col_ctrl/n10_adj_2125                                     NET DELAY            2.768        32.220  1       
col_ctrl/i5_4_lut_adj_253/B->col_ctrl/i5_4_lut_adj_253/Z
                                          SLICE_R23C12B   D0_TO_F0_DELAY       0.477        32.697  4       
col_ctrl/power_en_N_1784                                  NET DELAY            0.305        33.002  1       
col_ctrl/i2_3_lut_adj_251/A->col_ctrl/i2_3_lut_adj_251/Z
                                          SLICE_R23C12B   C1_TO_F1_DELAY       0.477        33.479  2       
col_ctrl/n686                                             NET DELAY            0.305        33.784  1       
col_ctrl/i387_2_lut_4_lut/B->col_ctrl/i387_2_lut_4_lut/Z
                                          SLICE_R23C12C   C0_TO_F0_DELAY       0.450        34.234  2       
col_ctrl/n719                                             NET DELAY            2.556        36.790  1       
SLICE_740/A1->SLICE_740/F1                SLICE_R24C12A   A1_TO_F1_DELAY       0.450        37.240  7       
col_ctrl/n4408                                            NET DELAY            4.079        41.319  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/poweroffcount_1005__i2/CK",
        "phy_name":"SLICE_190/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
450 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_dir_c/Q
Path End         : col_ctrl/power_dir_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_dir_c/CK",
        "phy_name":"SLICE_1085/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_dir_c/Q",
        "phy_name":"SLICE_1085/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_dir_c/D",
        "phy_name":"SLICE_1085/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/power_dir_c/CK",
            "phy_name":"SLICE_1085/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/power_dir_c/Q",
            "phy_name":"SLICE_1085/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_dir",
            "phy_name":"col_ctrl/power_dir"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i1531_2_lut/A",
            "phy_name":"SLICE_1085/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i1531_2_lut/Z",
            "phy_name":"SLICE_1085/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/power_dir_N_1957",
            "phy_name":"col_ctrl/power_dir_N_1957"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/power_dir_c/CK->col_ctrl/power_dir_c/Q
                                          SLICE_R23C11D   CLK_TO_Q1_DELAY  1.391         7.561  3       
col_ctrl/power_dir                                        NET DELAY        1.271         8.832  1       
col_ctrl/i1531_2_lut/A->col_ctrl/i1531_2_lut/Z
                                          SLICE_R23C11D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/power_dir_N_1957                                 NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_dir_c/CK",
        "phy_name":"SLICE_1085/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/power_type_1003__i1/Q
Path End         : col_ctrl/power_type_1003__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_type_1003__i0/CK",
        "phy_name":"SLICE_222/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_type_1003__i1/Q",
        "phy_name":"SLICE_222/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_type_1003__i1/D",
        "phy_name":"SLICE_222/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/power_type_1003__i1/CK",
            "phy_name":"SLICE_222/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/power_type_1003__i1/Q",
            "phy_name":"SLICE_222/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"power_type[1]",
            "phy_name":"power_type[1]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i1_3_lut_adj_220/C",
            "phy_name":"SLICE_222/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i1_3_lut_adj_220/Z",
            "phy_name":"SLICE_222/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n16168",
            "phy_name":"col_ctrl/n16168"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/power_type_1003__i0/CK   col_ctrl/power_type_1003__i1/CK}->col_ctrl/power_type_1003__i1/Q
                                          SLICE_R24C13A   CLK_TO_Q1_DELAY  1.391         7.561  4       
power_type[1]                                             NET DELAY        1.271         8.832  1       
col_ctrl/i1_3_lut_adj_220/C->col_ctrl/i1_3_lut_adj_220/Z
                                          SLICE_R24C13A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n16168                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/power_type_1003__i0/CK",
        "phy_name":"SLICE_222/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1000__i0/Q
Path End         : col_ctrl/buzzcount_1000__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i0/CK",
        "phy_name":"SLICE_226/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i0/Q",
        "phy_name":"SLICE_226/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i1/D",
        "phy_name":"SLICE_226/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/buzzcount_1000__i0/CK",
            "phy_name":"SLICE_226/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/buzzcount_1000__i0/Q",
            "phy_name":"SLICE_226/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/buzzcount[0]",
            "phy_name":"col_ctrl/buzzcount[0]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_226/D1",
            "phy_name":"SLICE_226/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_226/F1",
            "phy_name":"SLICE_226/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n25[1]",
            "phy_name":"col_ctrl/n25[1]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1000__i0/CK   col_ctrl/buzzcount_1000__i1/CK}->col_ctrl/buzzcount_1000__i0/Q
                                          SLICE_R18C8B    CLK_TO_Q0_DELAY  1.391         7.561  4       
col_ctrl/buzzcount[0]                                     NET DELAY        1.271         8.832  1       
SLICE_226/D1->SLICE_226/F1                SLICE_R18C8B    D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i0/CK",
        "phy_name":"SLICE_226/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/buzzcount_1000__i2/Q
Path End         : col_ctrl/buzzcount_1000__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i3/CK",
        "phy_name":"SLICE_276/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i2/Q",
        "phy_name":"SLICE_276/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i2/D",
        "phy_name":"SLICE_276/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/buzzcount_1000__i2/CK",
            "phy_name":"SLICE_276/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/buzzcount_1000__i2/Q",
            "phy_name":"SLICE_276/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/buzzcount[2]",
            "phy_name":"col_ctrl/buzzcount[2]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i11310_2_lut_3_lut/C",
            "phy_name":"SLICE_276/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i11310_2_lut_3_lut/Z",
            "phy_name":"SLICE_276/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n25[2]",
            "phy_name":"col_ctrl/n25[2]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/buzzcount_1000__i3/CK   col_ctrl/buzzcount_1000__i2/CK}->col_ctrl/buzzcount_1000__i2/Q
                                          SLICE_R18C8D    CLK_TO_Q1_DELAY  1.391         7.561  5       
col_ctrl/buzzcount[2]                                     NET DELAY        1.271         8.832  1       
col_ctrl/i11310_2_lut_3_lut/C->col_ctrl/i11310_2_lut_3_lut/Z
                                          SLICE_R18C8D    D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n25[2]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/buzzcount_1000__i3/CK",
        "phy_name":"SLICE_276/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1001__i0/Q
Path End         : col_ctrl/scrA_1001__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/CK",
        "phy_name":"SLICE_224/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/Q",
        "phy_name":"SLICE_224/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/D",
        "phy_name":"SLICE_224/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/scrA_1001__i0/CK",
            "phy_name":"SLICE_224/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/scrA_1001__i0/Q",
            "phy_name":"SLICE_224/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"scrA[0]",
            "phy_name":"scrA[0]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_224/D0",
            "phy_name":"SLICE_224/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_224/F0",
            "phy_name":"SLICE_224/F0"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n14612",
            "phy_name":"col_ctrl/n14612"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_1001__i0/CK   col_ctrl/scrA_1001__i1/CK}->col_ctrl/scrA_1001__i0/Q
                                          SLICE_R14C12A   CLK_TO_Q0_DELAY  1.391         7.561  6       
scrA[0]                                                   NET DELAY        1.271         8.832  1       
SLICE_224/D0->SLICE_224/F0                SLICE_R14C12A   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n14612                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/CK",
        "phy_name":"SLICE_224/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/counter_997__i19/Q
Path End         : enable_gen/game_en_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"enable_gen/counter_997__i18/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"enable_gen/counter_997__i19/Q",
        "phy_name":"SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"enable_gen/game_en_c/D",
        "phy_name":"SLICE_1086/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"enable_gen/counter_997__i19/CK",
            "phy_name":"SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"enable_gen/counter_997__i19/Q",
            "phy_name":"SLICE_12/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"counter[18]",
            "phy_name":"counter[18]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_1086/D1",
            "phy_name":"SLICE_1086/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_1086/F1",
            "phy_name":"SLICE_1086/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4555$n0",
            "phy_name":"n4555$n0"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{enable_gen/counter_997__i18/CK   enable_gen/counter_997__i19/CK}->enable_gen/counter_997__i19/Q
                                          SLICE_R14C8B    CLK_TO_Q1_DELAY  1.391         7.561  3       
counter[18]                                               NET DELAY        1.271         8.832  1       
SLICE_1086/D1->SLICE_1086/F1              SLICE_R15C9D    D1_TO_F1_DELAY   0.450         9.282  1       
n4555$n0                                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"enable_gen/game_en_c/CK",
        "phy_name":"SLICE_1086/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_1001__i1/Q
Path End         : col_ctrl/scrA_1001__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/CK",
        "phy_name":"SLICE_224/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i1/Q",
        "phy_name":"SLICE_224/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i1/D",
        "phy_name":"SLICE_224/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/scrA_1001__i1/CK",
            "phy_name":"SLICE_224/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/scrA_1001__i1/Q",
            "phy_name":"SLICE_224/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"scrA[1]",
            "phy_name":"scrA[1]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i11338_2_lut_3_lut/C",
            "phy_name":"SLICE_224/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i11338_2_lut_3_lut/Z",
            "phy_name":"SLICE_224/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n17_adj_2139[1]",
            "phy_name":"col_ctrl/n17_adj_2139[1]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_1001__i0/CK   col_ctrl/scrA_1001__i1/CK}->col_ctrl/scrA_1001__i1/Q
                                          SLICE_R14C12A   CLK_TO_Q1_DELAY  1.391         7.561  4       
scrA[1]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i11338_2_lut_3_lut/C->col_ctrl/i11338_2_lut_3_lut/Z
                                          SLICE_R14C12A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_2139[1]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrA_1001__i0/CK",
        "phy_name":"SLICE_224/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrB_1002__i0/Q
Path End         : col_ctrl/scrB_1002__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrB_1002__i0/CK",
        "phy_name":"SLICE_223/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrB_1002__i0/Q",
        "phy_name":"SLICE_223/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrB_1002__i1/D",
        "phy_name":"SLICE_223/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/scrB_1002__i0/CK",
            "phy_name":"SLICE_223/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/scrB_1002__i0/Q",
            "phy_name":"SLICE_223/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"scrB[0]",
            "phy_name":"scrB[0]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/i11359_2_lut_3_lut/B",
            "phy_name":"SLICE_223/D1"
        },
        "pin1":
        {
            "log_name":"col_ctrl/i11359_2_lut_3_lut/Z",
            "phy_name":"SLICE_223/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"col_ctrl/n17[1]",
            "phy_name":"col_ctrl/n17[1]"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrB_1002__i0/CK   col_ctrl/scrB_1002__i1/CK}->col_ctrl/scrB_1002__i0/Q
                                          SLICE_R16C12D   CLK_TO_Q0_DELAY  1.391         7.561  7       
scrB[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i11359_2_lut_3_lut/B->col_ctrl/i11359_2_lut_3_lut/Z
                                          SLICE_R16C12D   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/scrB_1002__i0/CK",
        "phy_name":"SLICE_223/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/padA_h_i0_i5/Q
Path End         : col_ctrl/padA_h_i0_i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padA_h_i0_i6/CK",
        "phy_name":"SLICE_273/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/padA_h_i0_i5/Q",
        "phy_name":"SLICE_273/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padA_h_i0_i5/D",
        "phy_name":"SLICE_273/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/padA_h_i0_i5/CK",
            "phy_name":"SLICE_273/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/padA_h_i0_i5/Q",
            "phy_name":"SLICE_273/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"padA_h[5]",
            "phy_name":"padA_h[5]"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3148_4_lut/C",
            "phy_name":"SLICE_273/D1"
        },
        "pin1":
        {
            "log_name":"i3148_4_lut/Z",
            "phy_name":"SLICE_273/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4567",
            "phy_name":"n4567"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/padA_h_i0_i6/CK   col_ctrl/padA_h_i0_i5/CK}->col_ctrl/padA_h_i0_i5/Q
                                          SLICE_R11C18C   CLK_TO_Q1_DELAY  1.391         7.561  3       
padA_h[5]                                                 NET DELAY        1.271         8.832  1       
i3148_4_lut/C->i3148_4_lut/Z              SLICE_R11C18C   D1_TO_F1_DELAY   0.450         9.282  1       
n4567                                                     NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/padA_h_i0_i6/CK",
        "phy_name":"SLICE_273/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_dir_c/Q
Path End         : col_ctrl/x_ball_dir_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/x_ball_dir_c/CK",
        "phy_name":"SLICE_885/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"col_ctrl/x_ball_dir_c/Q",
        "phy_name":"SLICE_885/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/x_ball_dir_c/D",
        "phy_name":"SLICE_885/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"col_ctrl/x_ball_dir_c/CK",
            "phy_name":"SLICE_885/CLK"
        },
        "pin1":
        {
            "log_name":"col_ctrl/x_ball_dir_c/Q",
            "phy_name":"SLICE_885/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"x_ball_dir",
            "phy_name":"x_ball_dir"
        },
        "arrive":8.832,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3174_4_lut_4_lut/C",
            "phy_name":"SLICE_885/D1"
        },
        "pin1":
        {
            "log_name":"i3174_4_lut_4_lut/Z",
            "phy_name":"SLICE_885/F1"
        },
        "arrive":9.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4593",
            "phy_name":"n4593"
        },
        "arrive":9.282,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/x_ball_dir_c/CK->col_ctrl/x_ball_dir_c/Q
                                          SLICE_R14C13D   CLK_TO_Q1_DELAY  1.391         7.561  9       
x_ball_dir                                                NET DELAY        1.271         8.832  1       
i3174_4_lut_4_lut/C->i3174_4_lut_4_lut/Z  SLICE_R14C13D   D1_TO_F1_DELAY   0.450         9.282  1       
n4593                                                     NET DELAY        0.000         9.282  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"col_ctrl/x_ball_dir_c/CK",
        "phy_name":"SLICE_885/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"mypll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  139     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  139     
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

