
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084b0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000770  08008694  08008694  00018694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e04  08008e04  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08008e04  08008e04  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008e04  08008e04  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e04  08008e04  00018e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e08  08008e08  00018e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08008e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000744  20000098  08008ea4  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007dc  08008ea4  000207dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dfb  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003777  00000000  00000000  00037ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0003b638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010c0  00000000  00000000  0003c880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dfda  00000000  00000000  0003d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016852  00000000  00000000  0005b91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a521c  00000000  00000000  0007216c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00117388  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053b4  00000000  00000000  001173dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000098 	.word	0x20000098
 8000200:	00000000 	.word	0x00000000
 8000204:	0800867c 	.word	0x0800867c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000009c 	.word	0x2000009c
 8000220:	0800867c 	.word	0x0800867c

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	; 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000492:	2afd      	cmp	r2, #253	; 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	; 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	; 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	; 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800081e:	f001 f97b 	bl	8001b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000822:	f000 f8a9 	bl	8000978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000826:	f000 fc75 	bl	8001114 <MX_GPIO_Init>
  MX_TIM1_Init();
 800082a:	f000 f985 	bl	8000b38 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800082e:	f000 fc1d 	bl	800106c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000832:	f000 fc45 	bl	80010c0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000836:	f000 f8f7 	bl	8000a28 <MX_ADC1_Init>
  MX_TIM8_Init();
 800083a:	f000 fb53 	bl	8000ee4 <MX_TIM8_Init>
  MX_RTC_Init();
 800083e:	f000 f931 	bl	8000aa4 <MX_RTC_Init>
  MX_TIM7_Init();
 8000842:	f000 fb19 	bl	8000e78 <MX_TIM7_Init>
  MX_TIM2_Init();
 8000846:	f000 f9c7 	bl	8000bd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800084a:	f000 fa19 	bl	8000c80 <MX_TIM3_Init>
  MX_TIM4_Init();
 800084e:	f000 fa6b 	bl	8000d28 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000852:	f000 fabd 	bl	8000dd0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* Setup console */
  CONSOLE_init(&huart1);
 8000856:	4838      	ldr	r0, [pc, #224]	; (8000938 <main+0x120>)
 8000858:	f006 f830 	bl	80068bc <CONSOLE_init>

  /* Display RCFW banner */
  MAIN_displayRcfwBanner();
 800085c:	f000 fd0c 	bl	8001278 <MAIN_displayRcfwBanner>

  /* Setup and start using logs */
  LOG_init    (&hrtc          );
 8000860:	4836      	ldr	r0, [pc, #216]	; (800093c <main+0x124>)
 8000862:	f006 fd61 	bl	8007328 <LOG_init>
  LOG_setLevel(LOG_LEVEL_DEBUG);
 8000866:	2000      	movs	r0, #0
 8000868:	f006 fd6c 	bl	8007344 <LOG_setLevel>
  LOG_info    ("Starting RCFW");
 800086c:	4934      	ldr	r1, [pc, #208]	; (8000940 <main+0x128>)
 800086e:	2001      	movs	r0, #1
 8000870:	f006 fd78 	bl	8007364 <LOG_log>

  /* Initialize Timer 7 and delay function in utilities */
  HAL_TIM_Base_Start_IT(&htim7);
 8000874:	4833      	ldr	r0, [pc, #204]	; (8000944 <main+0x12c>)
 8000876:	f003 fe2d 	bl	80044d4 <HAL_TIM_Base_Start_IT>
  UTILS_init           (&htim7);
 800087a:	4832      	ldr	r0, [pc, #200]	; (8000944 <main+0x12c>)
 800087c:	f006 fe9e 	bl	80075bc <UTILS_init>

  LOG_debug("Started TIMER 7 (utilities)");
 8000880:	4931      	ldr	r1, [pc, #196]	; (8000948 <main+0x130>)
 8000882:	2000      	movs	r0, #0
 8000884:	f006 fd6e 	bl	8007364 <LOG_log>

  /* Initialize Timer 1 and green LED */
  HAL_TIM_Base_Start_IT(&htim1);
 8000888:	4830      	ldr	r0, [pc, #192]	; (800094c <main+0x134>)
 800088a:	f003 fe23 	bl	80044d4 <HAL_TIM_Base_Start_IT>
  LED_setMode(LED_MODE_BLINK_SLOW);
 800088e:	2002      	movs	r0, #2
 8000890:	f006 fce8 	bl	8007264 <LED_setMode>

  LOG_debug("Started TIMER 1 (blue LED)");
 8000894:	492e      	ldr	r1, [pc, #184]	; (8000950 <main+0x138>)
 8000896:	2000      	movs	r0, #0
 8000898:	f006 fd64 	bl	8007364 <LOG_log>

  /* Initialize Timers 2, 3, 4 & 5 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800089c:	213c      	movs	r1, #60	; 0x3c
 800089e:	482d      	ldr	r0, [pc, #180]	; (8000954 <main+0x13c>)
 80008a0:	f004 f848 	bl	8004934 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80008a4:	213c      	movs	r1, #60	; 0x3c
 80008a6:	482c      	ldr	r0, [pc, #176]	; (8000958 <main+0x140>)
 80008a8:	f004 f844 	bl	8004934 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80008ac:	213c      	movs	r1, #60	; 0x3c
 80008ae:	482b      	ldr	r0, [pc, #172]	; (800095c <main+0x144>)
 80008b0:	f004 f840 	bl	8004934 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80008b4:	213c      	movs	r1, #60	; 0x3c
 80008b6:	482a      	ldr	r0, [pc, #168]	; (8000960 <main+0x148>)
 80008b8:	f004 f83c 	bl	8004934 <HAL_TIM_Encoder_Start>

  LOG_debug("Started TIMER 2, 3, 4, 5 (encoders)");
 80008bc:	4929      	ldr	r1, [pc, #164]	; (8000964 <main+0x14c>)
 80008be:	2000      	movs	r0, #0
 80008c0:	f006 fd50 	bl	8007364 <LOG_log>

  /* Initialize Timer 8 */
  HAL_TIM_Base_Start(&htim8);
 80008c4:	4828      	ldr	r0, [pc, #160]	; (8000968 <main+0x150>)
 80008c6:	f003 fdad 	bl	8004424 <HAL_TIM_Base_Start>

  LOG_debug("Started TIMER 8 (PWM channels)");
 80008ca:	4928      	ldr	r1, [pc, #160]	; (800096c <main+0x154>)
 80008cc:	2000      	movs	r0, #0
 80008ce:	f006 fd49 	bl	8007364 <LOG_log>

  /* Initialize battery monitor */
  BATTERY_CHECK_init(&hadc1, &hrtc);
 80008d2:	491a      	ldr	r1, [pc, #104]	; (800093c <main+0x124>)
 80008d4:	4826      	ldr	r0, [pc, #152]	; (8000970 <main+0x158>)
 80008d6:	f005 fd79 	bl	80063cc <BATTERY_CHECK_init>

  /* Initialize PWM channels */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80008da:	2100      	movs	r1, #0
 80008dc:	4822      	ldr	r0, [pc, #136]	; (8000968 <main+0x150>)
 80008de:	f003 febf 	bl	8004660 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80008e2:	2104      	movs	r1, #4
 80008e4:	4820      	ldr	r0, [pc, #128]	; (8000968 <main+0x150>)
 80008e6:	f003 febb 	bl	8004660 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80008ea:	2108      	movs	r1, #8
 80008ec:	481e      	ldr	r0, [pc, #120]	; (8000968 <main+0x150>)
 80008ee:	f003 feb7 	bl	8004660 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80008f2:	210c      	movs	r1, #12
 80008f4:	481c      	ldr	r0, [pc, #112]	; (8000968 <main+0x150>)
 80008f6:	f003 feb3 	bl	8004660 <HAL_TIM_PWM_Start>

  LOG_debug("Started PWM channels");
 80008fa:	491e      	ldr	r1, [pc, #120]	; (8000974 <main+0x15c>)
 80008fc:	2000      	movs	r0, #0
 80008fe:	f006 fd31 	bl	8007364 <LOG_log>

  /* Initialize bluetooth control */
  BLUETOOTH_CONTROL_init(DRIVE_MAXIMUM_SPEED);
 8000902:	203c      	movs	r0, #60	; 0x3c
 8000904:	f005 ff30 	bl	8006768 <BLUETOOTH_CONTROL_init>

  /* Initialize driving module */
  DRIVE_init(&htim8);
 8000908:	4817      	ldr	r0, [pc, #92]	; (8000968 <main+0x150>)
 800090a:	f005 fffb 	bl	8006904 <DRIVE_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    BATTERY_CHECK_update         (              );
 800090e:	f005 fd91 	bl	8006434 <BATTERY_CHECK_update>
    CONSOLE_receiveData          (              );
 8000912:	f005 ffe7 	bl	80068e4 <CONSOLE_receiveData>
    BLUETOOTH_CONTROL_receiveData(&bluetoothData);
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	4618      	mov	r0, r3
 800091a:	f005 ff39 	bl	8006790 <BLUETOOTH_CONTROL_receiveData>
    DRIVE_update                 (&bluetoothData);
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	4618      	mov	r0, r3
 8000922:	f006 f887 	bl	8006a34 <DRIVE_update>
    MAIN_updateLedMode           (&bluetoothData);
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fcd9 	bl	80012e0 <MAIN_updateLedMode>
    UTILS_delayUs                (10000         );
 800092e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000932:	f006 fe57 	bl	80075e4 <UTILS_delayUs>
    BATTERY_CHECK_update         (              );
 8000936:	e7ea      	b.n	800090e <main+0xf6>
 8000938:	200004b0 	.word	0x200004b0
 800093c:	20000524 	.word	0x20000524
 8000940:	08008694 	.word	0x08008694
 8000944:	20000714 	.word	0x20000714
 8000948:	080086a4 	.word	0x080086a4
 800094c:	20000538 	.word	0x20000538
 8000950:	080086c0 	.word	0x080086c0
 8000954:	200005ec 	.word	0x200005ec
 8000958:	200003cc 	.word	0x200003cc
 800095c:	20000264 	.word	0x20000264
 8000960:	20000318 	.word	0x20000318
 8000964:	080086dc 	.word	0x080086dc
 8000968:	200001b0 	.word	0x200001b0
 800096c:	08008700 	.word	0x08008700
 8000970:	20000480 	.word	0x20000480
 8000974:	08008720 	.word	0x08008720

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b096      	sub	sp, #88	; 0x58
 800097c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000982:	2228      	movs	r2, #40	; 0x28
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f006 fe70 	bl	800766c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
 80009a8:	611a      	str	r2, [r3, #16]
 80009aa:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80009ac:	230a      	movs	r3, #10
 80009ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b0:	2301      	movs	r3, #1
 80009b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009b4:	2310      	movs	r3, #16
 80009b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009b8:	2301      	movs	r3, #1
 80009ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009bc:	2300      	movs	r3, #0
 80009be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 f969 	bl	8002c9c <HAL_RCC_OscConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80009d0:	f000 fce4 	bl	800139c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d4:	230f      	movs	r3, #15
 80009d6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 fbd4 	bl	800319c <HAL_RCC_ClockConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80009fa:	f000 fccf 	bl	800139c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80009fe:	2303      	movs	r3, #3
 8000a00:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a06:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a0c:	1d3b      	adds	r3, r7, #4
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f002 fd5e 	bl	80034d0 <HAL_RCCEx_PeriphCLKConfig>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a1a:	f000 fcbf 	bl	800139c <Error_Handler>
  }
}
 8000a1e:	bf00      	nop
 8000a20:	3758      	adds	r7, #88	; 0x58
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a38:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a3a:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <MX_ADC1_Init+0x78>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a3e:	4b17      	ldr	r3, [pc, #92]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a4a:	4b14      	ldr	r3, [pc, #80]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a50:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a52:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a58:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a64:	480d      	ldr	r0, [pc, #52]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a66:	f001 f8b9 	bl	8001bdc <HAL_ADC_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a70:	f000 fc94 	bl	800139c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a74:	2305      	movs	r3, #5
 8000a76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_ADC1_Init+0x74>)
 8000a86:	f001 fb53 	bl	8002130 <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a90:	f000 fc84 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000480 	.word	0x20000480
 8000aa0:	40012400 	.word	0x40012400

08000aa4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2100      	movs	r1, #0
 8000aae:	460a      	mov	r2, r1
 8000ab0:	801a      	strh	r2, [r3, #0]
 8000ab2:	460a      	mov	r2, r1
 8000ab4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000aba:	4b1d      	ldr	r3, [pc, #116]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000abc:	4a1d      	ldr	r2, [pc, #116]	; (8000b34 <MX_RTC_Init+0x90>)
 8000abe:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000ac0:	4b1b      	ldr	r3, [pc, #108]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8000ac8:	4b19      	ldr	r3, [pc, #100]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ace:	4818      	ldr	r0, [pc, #96]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000ad0:	f002 fe9a 	bl	8003808 <HAL_RTC_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8000ada:	f000 fc5f 	bl	800139c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	2201      	movs	r2, #1
 8000aee:	4619      	mov	r1, r3
 8000af0:	480f      	ldr	r0, [pc, #60]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000af2:	f002 ff1f 	bl	8003934 <HAL_RTC_SetTime>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8000afc:	f000 fc4e 	bl	800139c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000b00:	2301      	movs	r3, #1
 8000b02:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000b04:	2301      	movs	r3, #1
 8000b06:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000b10:	463b      	mov	r3, r7
 8000b12:	2201      	movs	r2, #1
 8000b14:	4619      	mov	r1, r3
 8000b16:	4806      	ldr	r0, [pc, #24]	; (8000b30 <MX_RTC_Init+0x8c>)
 8000b18:	f003 f87c 	bl	8003c14 <HAL_RTC_SetDate>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000b22:	f000 fc3b 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000524 	.word	0x20000524
 8000b34:	40002800 	.word	0x40002800

08000b38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b3e:	f107 0308 	add.w	r3, r7, #8
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b4c:	463b      	mov	r3, r7
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b54:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b56:	4a1f      	ldr	r2, [pc, #124]	; (8000bd4 <MX_TIM1_Init+0x9c>)
 8000b58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8000b5a:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b5c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000b60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000b68:	4b19      	ldr	r3, [pc, #100]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b6a:	22f9      	movs	r2, #249	; 0xf9
 8000b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b6e:	4b18      	ldr	r3, [pc, #96]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b74:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b7a:	4b15      	ldr	r3, [pc, #84]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b7c:	2280      	movs	r2, #128	; 0x80
 8000b7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b80:	4813      	ldr	r0, [pc, #76]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b82:	f003 fbf3 	bl	800436c <HAL_TIM_Base_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000b8c:	f000 fc06 	bl	800139c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b96:	f107 0308 	add.w	r3, r7, #8
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000b9e:	f004 f93d 	bl	8004e1c <HAL_TIM_ConfigClockSource>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000ba8:	f000 fbf8 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bac:	2300      	movs	r3, #0
 8000bae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bb4:	463b      	mov	r3, r7
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4805      	ldr	r0, [pc, #20]	; (8000bd0 <MX_TIM1_Init+0x98>)
 8000bba:	f004 fd7d 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000bc4:	f000 fbea 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000538 	.word	0x20000538
 8000bd4:	40012c00 	.word	0x40012c00

08000bd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	; 0x30
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000bde:	f107 030c 	add.w	r3, r7, #12
 8000be2:	2224      	movs	r2, #36	; 0x24
 8000be4:	2100      	movs	r1, #0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f006 fd40 	bl	800766c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bf4:	4b21      	ldr	r3, [pc, #132]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000bf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bfc:	4b1f      	ldr	r3, [pc, #124]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c02:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c08:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c10:	4b1a      	ldr	r3, [pc, #104]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c16:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c18:	2280      	movs	r2, #128	; 0x80
 8000c1a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c20:	2300      	movs	r3, #0
 8000c22:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c24:	2301      	movs	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000c2c:	230a      	movs	r3, #10
 8000c2e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c30:	2300      	movs	r3, #0
 8000c32:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c34:	2301      	movs	r3, #1
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	4619      	mov	r1, r3
 8000c46:	480d      	ldr	r0, [pc, #52]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c48:	f003 fdc4 	bl	80047d4 <HAL_TIM_Encoder_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000c52:	f000 fba3 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_TIM2_Init+0xa4>)
 8000c64:	f004 fd28 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000c6e:	f000 fb95 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3730      	adds	r7, #48	; 0x30
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200005ec 	.word	0x200005ec

08000c80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08c      	sub	sp, #48	; 0x30
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c86:	f107 030c 	add.w	r3, r7, #12
 8000c8a:	2224      	movs	r2, #36	; 0x24
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f006 fcec 	bl	800766c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c9c:	4b20      	ldr	r3, [pc, #128]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000c9e:	4a21      	ldr	r2, [pc, #132]	; (8000d24 <MX_TIM3_Init+0xa4>)
 8000ca0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000ca2:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000cb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cb4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb6:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cbc:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000cd2:	230a      	movs	r3, #10
 8000cd4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	4619      	mov	r1, r3
 8000cec:	480c      	ldr	r0, [pc, #48]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000cee:	f003 fd71 	bl	80047d4 <HAL_TIM_Encoder_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000cf8:	f000 fb50 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	4619      	mov	r1, r3
 8000d08:	4805      	ldr	r0, [pc, #20]	; (8000d20 <MX_TIM3_Init+0xa0>)
 8000d0a:	f004 fcd5 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000d14:	f000 fb42 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	3730      	adds	r7, #48	; 0x30
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	200003cc 	.word	0x200003cc
 8000d24:	40000400 	.word	0x40000400

08000d28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08c      	sub	sp, #48	; 0x30
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d2e:	f107 030c 	add.w	r3, r7, #12
 8000d32:	2224      	movs	r2, #36	; 0x24
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f006 fc98 	bl	800766c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d44:	4b20      	ldr	r3, [pc, #128]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d46:	4a21      	ldr	r2, [pc, #132]	; (8000dcc <MX_TIM4_Init+0xa4>)
 8000d48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d50:	4b1d      	ldr	r3, [pc, #116]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000d56:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d64:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d66:	2280      	movs	r2, #128	; 0x80
 8000d68:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d72:	2301      	movs	r3, #1
 8000d74:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000d7a:	230a      	movs	r3, #10
 8000d7c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d82:	2301      	movs	r3, #1
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d86:	2300      	movs	r3, #0
 8000d88:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4619      	mov	r1, r3
 8000d94:	480c      	ldr	r0, [pc, #48]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000d96:	f003 fd1d 	bl	80047d4 <HAL_TIM_Encoder_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000da0:	f000 fafc 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000da4:	2300      	movs	r3, #0
 8000da6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da8:	2300      	movs	r3, #0
 8000daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	4619      	mov	r1, r3
 8000db0:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <MX_TIM4_Init+0xa0>)
 8000db2:	f004 fc81 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000dbc:	f000 faee 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000dc0:	bf00      	nop
 8000dc2:	3730      	adds	r7, #48	; 0x30
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000264 	.word	0x20000264
 8000dcc:	40000800 	.word	0x40000800

08000dd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08c      	sub	sp, #48	; 0x30
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	2224      	movs	r2, #36	; 0x24
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f006 fc44 	bl	800766c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000dec:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000dee:	4a21      	ldr	r2, [pc, #132]	; (8000e74 <MX_TIM5_Init+0xa4>)
 8000df0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000df2:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df8:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000e00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e06:	4b1a      	ldr	r3, [pc, #104]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e0c:	4b18      	ldr	r3, [pc, #96]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000e0e:	2280      	movs	r2, #128	; 0x80
 8000e10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e12:	2303      	movs	r3, #3
 8000e14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000e22:	230a      	movs	r3, #10
 8000e24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e26:	2300      	movs	r3, #0
 8000e28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	480c      	ldr	r0, [pc, #48]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000e3e:	f003 fcc9 	bl	80047d4 <HAL_TIM_Encoder_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8000e48:	f000 faa8 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e50:	2300      	movs	r3, #0
 8000e52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	4619      	mov	r1, r3
 8000e58:	4805      	ldr	r0, [pc, #20]	; (8000e70 <MX_TIM5_Init+0xa0>)
 8000e5a:	f004 fc2d 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8000e64:	f000 fa9a 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000e68:	bf00      	nop
 8000e6a:	3730      	adds	r7, #48	; 0x30
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000318 	.word	0x20000318
 8000e74:	40000c00 	.word	0x40000c00

08000e78 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7e:	463b      	mov	r3, r7
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <MX_TIM7_Init+0x64>)
 8000e88:	4a15      	ldr	r2, [pc, #84]	; (8000ee0 <MX_TIM7_Init+0x68>)
 8000e8a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7;
 8000e8c:	4b13      	ldr	r3, [pc, #76]	; (8000edc <MX_TIM7_Init+0x64>)
 8000e8e:	2207      	movs	r2, #7
 8000e90:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <MX_TIM7_Init+0x64>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000e98:	4b10      	ldr	r3, [pc, #64]	; (8000edc <MX_TIM7_Init+0x64>)
 8000e9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e9e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <MX_TIM7_Init+0x64>)
 8000ea2:	2280      	movs	r2, #128	; 0x80
 8000ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ea6:	480d      	ldr	r0, [pc, #52]	; (8000edc <MX_TIM7_Init+0x64>)
 8000ea8:	f003 fa60 	bl	800436c <HAL_TIM_Base_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000eb2:	f000 fa73 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000ebe:	463b      	mov	r3, r7
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4806      	ldr	r0, [pc, #24]	; (8000edc <MX_TIM7_Init+0x64>)
 8000ec4:	f004 fbf8 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000ece:	f000 fa65 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000714 	.word	0x20000714
 8000ee0:	40001400 	.word	0x40001400

08000ee4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b096      	sub	sp, #88	; 0x58
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	611a      	str	r2, [r3, #16]
 8000f12:	615a      	str	r2, [r3, #20]
 8000f14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2220      	movs	r2, #32
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f006 fba5 	bl	800766c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f22:	4b50      	ldr	r3, [pc, #320]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f24:	4a50      	ldr	r2, [pc, #320]	; (8001068 <MX_TIM8_Init+0x184>)
 8000f26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8000f28:	4b4e      	ldr	r3, [pc, #312]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f2a:	2207      	movs	r2, #7
 8000f2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f2e:	4b4d      	ldr	r3, [pc, #308]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000f34:	4b4b      	ldr	r3, [pc, #300]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f36:	2264      	movs	r2, #100	; 0x64
 8000f38:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f3a:	4b4a      	ldr	r3, [pc, #296]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f40:	4b48      	ldr	r3, [pc, #288]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f46:	4b47      	ldr	r3, [pc, #284]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f48:	2280      	movs	r2, #128	; 0x80
 8000f4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000f4c:	4845      	ldr	r0, [pc, #276]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f4e:	f003 fa0d 	bl	800436c <HAL_TIM_Base_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8000f58:	f000 fa20 	bl	800139c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f60:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000f62:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f66:	4619      	mov	r1, r3
 8000f68:	483e      	ldr	r0, [pc, #248]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f6a:	f003 ff57 	bl	8004e1c <HAL_TIM_ConfigClockSource>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8000f74:	f000 fa12 	bl	800139c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000f78:	483a      	ldr	r0, [pc, #232]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f7a:	f003 fb0b 	bl	8004594 <HAL_TIM_PWM_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8000f84:	f000 fa0a 	bl	800139c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f94:	4619      	mov	r1, r3
 8000f96:	4833      	ldr	r0, [pc, #204]	; (8001064 <MX_TIM8_Init+0x180>)
 8000f98:	f004 fb8e 	bl	80056b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8000fa2:	f000 f9fb 	bl	800139c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa6:	2360      	movs	r3, #96	; 0x60
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4826      	ldr	r0, [pc, #152]	; (8001064 <MX_TIM8_Init+0x180>)
 8000fcc:	f003 fe68 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8000fd6:	f000 f9e1 	bl	800139c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fde:	2204      	movs	r2, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4820      	ldr	r0, [pc, #128]	; (8001064 <MX_TIM8_Init+0x180>)
 8000fe4:	f003 fe5c 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8000fee:	f000 f9d5 	bl	800139c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ff6:	2208      	movs	r2, #8
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	481a      	ldr	r0, [pc, #104]	; (8001064 <MX_TIM8_Init+0x180>)
 8000ffc:	f003 fe50 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001006:	f000 f9c9 	bl	800139c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800100a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800100e:	220c      	movs	r2, #12
 8001010:	4619      	mov	r1, r3
 8001012:	4814      	ldr	r0, [pc, #80]	; (8001064 <MX_TIM8_Init+0x180>)
 8001014:	f003 fe44 	bl	8004ca0 <HAL_TIM_PWM_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 800101e:	f000 f9bd 	bl	800139c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001036:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800103a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	4619      	mov	r1, r3
 8001044:	4807      	ldr	r0, [pc, #28]	; (8001064 <MX_TIM8_Init+0x180>)
 8001046:	f004 fba3 	bl	8005790 <HAL_TIMEx_ConfigBreakDeadTime>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001050:	f000 f9a4 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001054:	4803      	ldr	r0, [pc, #12]	; (8001064 <MX_TIM8_Init+0x180>)
 8001056:	f000 fb77 	bl	8001748 <HAL_TIM_MspPostInit>

}
 800105a:	bf00      	nop
 800105c:	3758      	adds	r7, #88	; 0x58
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001b0 	.word	0x200001b0
 8001068:	40013400 	.word	0x40013400

0800106c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001072:	4a12      	ldr	r2, [pc, #72]	; (80010bc <MX_USART1_UART_Init+0x50>)
 8001074:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001078:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800107c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800107e:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001090:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001092:	220c      	movs	r2, #12
 8001094:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001096:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010a2:	4805      	ldr	r0, [pc, #20]	; (80010b8 <MX_USART1_UART_Init+0x4c>)
 80010a4:	f004 fbe0 	bl	8005868 <HAL_UART_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010ae:	f000 f975 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200004b0 	.word	0x200004b0
 80010bc:	40013800 	.word	0x40013800

080010c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010c4:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010c6:	4a12      	ldr	r2, [pc, #72]	; (8001110 <MX_USART2_UART_Init+0x50>)
 80010c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010ca:	4b10      	ldr	r3, [pc, #64]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010e6:	220c      	movs	r2, #12
 80010e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f0:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_USART2_UART_Init+0x4c>)
 80010f8:	f004 fbb6 	bl	8005868 <HAL_UART_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001102:	f000 f94b 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200006a0 	.word	0x200006a0
 8001110:	40004400 	.word	0x40004400

08001114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	f107 0310 	add.w	r3, r7, #16
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001128:	4b4e      	ldr	r3, [pc, #312]	; (8001264 <MX_GPIO_Init+0x150>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a4d      	ldr	r2, [pc, #308]	; (8001264 <MX_GPIO_Init+0x150>)
 800112e:	f043 0310 	orr.w	r3, r3, #16
 8001132:	6193      	str	r3, [r2, #24]
 8001134:	4b4b      	ldr	r3, [pc, #300]	; (8001264 <MX_GPIO_Init+0x150>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	f003 0310 	and.w	r3, r3, #16
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001140:	4b48      	ldr	r3, [pc, #288]	; (8001264 <MX_GPIO_Init+0x150>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	4a47      	ldr	r2, [pc, #284]	; (8001264 <MX_GPIO_Init+0x150>)
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6193      	str	r3, [r2, #24]
 800114c:	4b45      	ldr	r3, [pc, #276]	; (8001264 <MX_GPIO_Init+0x150>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	60bb      	str	r3, [r7, #8]
 8001156:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001158:	4b42      	ldr	r3, [pc, #264]	; (8001264 <MX_GPIO_Init+0x150>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	4a41      	ldr	r2, [pc, #260]	; (8001264 <MX_GPIO_Init+0x150>)
 800115e:	f043 0308 	orr.w	r3, r3, #8
 8001162:	6193      	str	r3, [r2, #24]
 8001164:	4b3f      	ldr	r3, [pc, #252]	; (8001264 <MX_GPIO_Init+0x150>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	f003 0308 	and.w	r3, r3, #8
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001170:	4b3c      	ldr	r3, [pc, #240]	; (8001264 <MX_GPIO_Init+0x150>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a3b      	ldr	r2, [pc, #236]	; (8001264 <MX_GPIO_Init+0x150>)
 8001176:	f043 0320 	orr.w	r3, r3, #32
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b39      	ldr	r3, [pc, #228]	; (8001264 <MX_GPIO_Init+0x150>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f003 0320 	and.w	r3, r3, #32
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin
 8001188:	2200      	movs	r2, #0
 800118a:	f243 013a 	movw	r1, #12346	; 0x303a
 800118e:	4836      	ldr	r0, [pc, #216]	; (8001268 <MX_GPIO_Init+0x154>)
 8001190:	f001 fd46 	bl	8002c20 <HAL_GPIO_WritePin>
                          |MOTOR_FRONT_RIGHT_IN_2_Pin|MOTOR_REAR_LEFT_IN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	2110      	movs	r1, #16
 8001198:	4834      	ldr	r0, [pc, #208]	; (800126c <MX_GPIO_Init+0x158>)
 800119a:	f001 fd41 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2133      	movs	r1, #51	; 0x33
 80011a2:	4833      	ldr	r0, [pc, #204]	; (8001270 <MX_GPIO_Init+0x15c>)
 80011a4:	f001 fd3c 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_REAR_LEFT_IN_1_GPIO_Port, MOTOR_REAR_LEFT_IN_1_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2104      	movs	r1, #4
 80011ac:	4831      	ldr	r0, [pc, #196]	; (8001274 <MX_GPIO_Init+0x160>)
 80011ae:	f001 fd37 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 80011b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b8:	2301      	movs	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2302      	movs	r3, #2
 80011c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 0310 	add.w	r3, r7, #16
 80011c8:	4619      	mov	r1, r3
 80011ca:	4827      	ldr	r0, [pc, #156]	; (8001268 <MX_GPIO_Init+0x154>)
 80011cc:	f001 fb94 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_FRONT_RIGHT_IN_1_Pin MOTOR_FRONT_RIGHT_IN_2_Pin
                           MOTOR_REAR_LEFT_IN_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin|MOTOR_FRONT_RIGHT_IN_2_Pin
 80011d0:	f241 033a 	movw	r3, #4154	; 0x103a
 80011d4:	613b      	str	r3, [r7, #16]
                          |MOTOR_REAR_LEFT_IN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011de:	2303      	movs	r3, #3
 80011e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	4619      	mov	r1, r3
 80011e8:	481f      	ldr	r0, [pc, #124]	; (8001268 <MX_GPIO_Init+0x154>)
 80011ea:	f001 fb85 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_DAT_Pin;
 80011ee:	2304      	movs	r3, #4
 80011f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUETOOTH_SPI_DAT_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	4619      	mov	r1, r3
 8001200:	4819      	ldr	r0, [pc, #100]	; (8001268 <MX_GPIO_Init+0x154>)
 8001202:	f001 fb79 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8001206:	2310      	movs	r3, #16
 8001208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001212:	2303      	movs	r3, #3
 8001214:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	4619      	mov	r1, r3
 800121c:	4813      	ldr	r0, [pc, #76]	; (800126c <MX_GPIO_Init+0x158>)
 800121e:	f001 fb6b 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FRONT_LEFT_IN_1_Pin MOTOR_FRONT_LEFT_IN_2_Pin MOTOR_REAR_RIGHT_IN_2_Pin MOTOR_REAR_RIGHT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin;
 8001222:	2333      	movs	r3, #51	; 0x33
 8001224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001226:	2301      	movs	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001232:	f107 0310 	add.w	r3, r7, #16
 8001236:	4619      	mov	r1, r3
 8001238:	480d      	ldr	r0, [pc, #52]	; (8001270 <MX_GPIO_Init+0x15c>)
 800123a:	f001 fb5d 	bl	80028f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_REAR_LEFT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_LEFT_IN_1_Pin;
 800123e:	2304      	movs	r3, #4
 8001240:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800124a:	2303      	movs	r3, #3
 800124c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_REAR_LEFT_IN_1_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	4619      	mov	r1, r3
 8001254:	4807      	ldr	r0, [pc, #28]	; (8001274 <MX_GPIO_Init+0x160>)
 8001256:	f001 fb4f 	bl	80028f8 <HAL_GPIO_Init>

}
 800125a:	bf00      	nop
 800125c:	3720      	adds	r7, #32
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000
 8001268:	40011000 	.word	0x40011000
 800126c:	40010800 	.word	0x40010800
 8001270:	40010c00 	.word	0x40010c00
 8001274:	40011400 	.word	0x40011400

08001278 <MAIN_displayRcfwBanner>:

/* USER CODE BEGIN 4 */

static void MAIN_displayRcfwBanner(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  (void)printf("\n\r");
 800127c:	480f      	ldr	r0, [pc, #60]	; (80012bc <MAIN_displayRcfwBanner+0x44>)
 800127e:	f006 f9fd 	bl	800767c <iprintf>
  (void)printf("    8888888b.        .d8888b.       8888888888      888       888\n\r");
 8001282:	480f      	ldr	r0, [pc, #60]	; (80012c0 <MAIN_displayRcfwBanner+0x48>)
 8001284:	f006 f9fa 	bl	800767c <iprintf>
  (void)printf("    888   Y88b      d88P  Y88b      888             888   o   888\n\r");
 8001288:	480e      	ldr	r0, [pc, #56]	; (80012c4 <MAIN_displayRcfwBanner+0x4c>)
 800128a:	f006 f9f7 	bl	800767c <iprintf>
  (void)printf("    888    888      888    888      888             888  d8b  888\n\r");
 800128e:	480e      	ldr	r0, [pc, #56]	; (80012c8 <MAIN_displayRcfwBanner+0x50>)
 8001290:	f006 f9f4 	bl	800767c <iprintf>
  (void)printf("    888   d88P      888             8888888         888 d888b 888\n\r");
 8001294:	480d      	ldr	r0, [pc, #52]	; (80012cc <MAIN_displayRcfwBanner+0x54>)
 8001296:	f006 f9f1 	bl	800767c <iprintf>
  (void)printf("    8888888P\"       888             888             888d88888b888\n\r");
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MAIN_displayRcfwBanner+0x58>)
 800129c:	f006 f9ee 	bl	800767c <iprintf>
  (void)printf("    888 T88b        888    888      888             88888P Y88888\n\r");
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MAIN_displayRcfwBanner+0x5c>)
 80012a2:	f006 f9eb 	bl	800767c <iprintf>
  (void)printf("    888  T88b       Y88b  d88P      888             8888P   Y8888\n\r");
 80012a6:	480c      	ldr	r0, [pc, #48]	; (80012d8 <MAIN_displayRcfwBanner+0x60>)
 80012a8:	f006 f9e8 	bl	800767c <iprintf>
  (void)printf("    888   T88b       \"Y8888P\"       888             888P     Y888\n\r");
 80012ac:	480b      	ldr	r0, [pc, #44]	; (80012dc <MAIN_displayRcfwBanner+0x64>)
 80012ae:	f006 f9e5 	bl	800767c <iprintf>
  (void)printf("\n\r");
 80012b2:	4802      	ldr	r0, [pc, #8]	; (80012bc <MAIN_displayRcfwBanner+0x44>)
 80012b4:	f006 f9e2 	bl	800767c <iprintf>

  return;
 80012b8:	bf00      	nop
}
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	08008738 	.word	0x08008738
 80012c0:	0800873c 	.word	0x0800873c
 80012c4:	08008780 	.word	0x08008780
 80012c8:	080087c4 	.word	0x080087c4
 80012cc:	08008808 	.word	0x08008808
 80012d0:	0800884c 	.word	0x0800884c
 80012d4:	08008890 	.word	0x08008890
 80012d8:	080088d4 	.word	0x080088d4
 80012dc:	08008918 	.word	0x08008918

080012e0 <MAIN_updateLedMode>:

static void MAIN_updateLedMode(T_BLUETOOTH_CONTROL_Data *data)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  T_LED_MODE currentLedMode;
  T_LED_MODE requestLedMode;

  currentLedMode = LED_getMode();
 80012e8:	f005 ffd2 	bl	8007290 <LED_getMode>
 80012ec:	4603      	mov	r3, r0
 80012ee:	73bb      	strb	r3, [r7, #14]

    switch (data->button)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	7c1b      	ldrb	r3, [r3, #16]
 80012f4:	3b05      	subs	r3, #5
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d816      	bhi.n	8001328 <MAIN_updateLedMode+0x48>
 80012fa:	a201      	add	r2, pc, #4	; (adr r2, 8001300 <MAIN_updateLedMode+0x20>)
 80012fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001300:	08001311 	.word	0x08001311
 8001304:	08001323 	.word	0x08001323
 8001308:	08001317 	.word	0x08001317
 800130c:	0800131d 	.word	0x0800131d
  {
    case BLUETOOTH_CONTROL_BUTTON_PAD_UP:
      requestLedMode = LED_MODE_FORCED_ON;
 8001310:	2301      	movs	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
      break;
 8001314:	e00b      	b.n	800132e <MAIN_updateLedMode+0x4e>

    case BLUETOOTH_CONTROL_BUTTON_PAD_DOWN:
      requestLedMode = LED_MODE_FORCED_OFF;
 8001316:	2300      	movs	r3, #0
 8001318:	73fb      	strb	r3, [r7, #15]
      break;
 800131a:	e008      	b.n	800132e <MAIN_updateLedMode+0x4e>

    case BLUETOOTH_CONTROL_BUTTON_PAD_LEFT:
      requestLedMode = LED_MODE_BLINK_SLOW;
 800131c:	2302      	movs	r3, #2
 800131e:	73fb      	strb	r3, [r7, #15]
      break;
 8001320:	e005      	b.n	800132e <MAIN_updateLedMode+0x4e>

    case BLUETOOTH_CONTROL_BUTTON_PAD_RIGHT:
      requestLedMode = LED_MODE_BLINK_FAST;
 8001322:	2303      	movs	r3, #3
 8001324:	73fb      	strb	r3, [r7, #15]
      break;
 8001326:	e002      	b.n	800132e <MAIN_updateLedMode+0x4e>

    default:
      requestLedMode = currentLedMode;
 8001328:	7bbb      	ldrb	r3, [r7, #14]
 800132a:	73fb      	strb	r3, [r7, #15]
      break;
 800132c:	bf00      	nop
  }

  if (requestLedMode != currentLedMode)
 800132e:	7bfa      	ldrb	r2, [r7, #15]
 8001330:	7bbb      	ldrb	r3, [r7, #14]
 8001332:	429a      	cmp	r2, r3
 8001334:	d004      	beq.n	8001340 <MAIN_updateLedMode+0x60>
  {
    LED_setMode(requestLedMode);
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	4618      	mov	r0, r3
 800133a:	f005 ff93 	bl	8007264 <LED_setMode>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800133e:	bf00      	nop
 8001340:	bf00      	nop
}
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the handle of the timer triggering this callback and update LED */
  if (htim == &htim1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a04      	ldr	r2, [pc, #16]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d101      	bne.n	800135c <HAL_TIM_PeriodElapsedCallback+0x14>
  {
    LED_update();
 8001358:	f005 ffa4 	bl	80072a4 <LED_update>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000538 	.word	0x20000538

08001368 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a08      	ldr	r2, [pc, #32]	; (8001394 <HAL_UART_RxCpltCallback+0x2c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d102      	bne.n	800137e <HAL_UART_RxCpltCallback+0x16>
  {
    CONSOLE_receiveData();
 8001378:	f005 fab4 	bl	80068e4 <CONSOLE_receiveData>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 800137c:	e006      	b.n	800138c <HAL_UART_RxCpltCallback+0x24>
  else if (huart == &huart2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a05      	ldr	r2, [pc, #20]	; (8001398 <HAL_UART_RxCpltCallback+0x30>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d102      	bne.n	800138c <HAL_UART_RxCpltCallback+0x24>
    MASTER_CONTROL_receiveData(&huart2);
 8001386:	4804      	ldr	r0, [pc, #16]	; (8001398 <HAL_UART_RxCpltCallback+0x30>)
 8001388:	f006 f832 	bl	80073f0 <MASTER_CONTROL_receiveData>
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200004b0 	.word	0x200004b0
 8001398:	200006a0 	.word	0x200006a0

0800139c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <Error_Handler+0x8>
	...

080013a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013ae:	4b15      	ldr	r3, [pc, #84]	; (8001404 <HAL_MspInit+0x5c>)
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	4a14      	ldr	r2, [pc, #80]	; (8001404 <HAL_MspInit+0x5c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6193      	str	r3, [r2, #24]
 80013ba:	4b12      	ldr	r3, [pc, #72]	; (8001404 <HAL_MspInit+0x5c>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <HAL_MspInit+0x5c>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a0e      	ldr	r2, [pc, #56]	; (8001404 <HAL_MspInit+0x5c>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	61d3      	str	r3, [r2, #28]
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <HAL_MspInit+0x5c>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_MspInit+0x60>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	4a04      	ldr	r2, [pc, #16]	; (8001408 <HAL_MspInit+0x60>)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000
 8001408:	40010000 	.word	0x40010000

0800140c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a14      	ldr	r2, [pc, #80]	; (8001478 <HAL_ADC_MspInit+0x6c>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d121      	bne.n	8001470 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_ADC_MspInit+0x70>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a12      	ldr	r2, [pc, #72]	; (800147c <HAL_ADC_MspInit+0x70>)
 8001432:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <HAL_ADC_MspInit+0x70>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001444:	4b0d      	ldr	r3, [pc, #52]	; (800147c <HAL_ADC_MspInit+0x70>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a0c      	ldr	r2, [pc, #48]	; (800147c <HAL_ADC_MspInit+0x70>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b0a      	ldr	r3, [pc, #40]	; (800147c <HAL_ADC_MspInit+0x70>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 800145c:	2320      	movs	r3, #32
 800145e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001460:	2303      	movs	r3, #3
 8001462:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8001464:	f107 0310 	add.w	r3, r7, #16
 8001468:	4619      	mov	r1, r3
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <HAL_ADC_MspInit+0x74>)
 800146c:	f001 fa44 	bl	80028f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001470:	bf00      	nop
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40012400 	.word	0x40012400
 800147c:	40021000 	.word	0x40021000
 8001480:	40010800 	.word	0x40010800

08001484 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <HAL_RTC_MspInit+0x3c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d110      	bne.n	80014b8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001496:	f001 fbf5 	bl	8002c84 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <HAL_RTC_MspInit+0x40>)
 800149c:	69db      	ldr	r3, [r3, #28]
 800149e:	4a09      	ldr	r2, [pc, #36]	; (80014c4 <HAL_RTC_MspInit+0x40>)
 80014a0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80014a4:	61d3      	str	r3, [r2, #28]
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <HAL_RTC_MspInit+0x40>)
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80014b2:	4b05      	ldr	r3, [pc, #20]	; (80014c8 <HAL_RTC_MspInit+0x44>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80014b8:	bf00      	nop
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40002800 	.word	0x40002800
 80014c4:	40021000 	.word	0x40021000
 80014c8:	4242043c 	.word	0x4242043c

080014cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a1f      	ldr	r2, [pc, #124]	; (8001558 <HAL_TIM_Base_MspInit+0x8c>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d114      	bne.n	8001508 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014de:	4b1f      	ldr	r3, [pc, #124]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	4a1e      	ldr	r2, [pc, #120]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 80014e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b1c      	ldr	r3, [pc, #112]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 4, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2104      	movs	r1, #4
 80014fa:	2019      	movs	r0, #25
 80014fc:	f001 f883 	bl	8002606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001500:	2019      	movs	r0, #25
 8001502:	f001 f89c 	bl	800263e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001506:	e022      	b.n	800154e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a14      	ldr	r2, [pc, #80]	; (8001560 <HAL_TIM_Base_MspInit+0x94>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d10c      	bne.n	800152c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a11      	ldr	r2, [pc, #68]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 8001518:	f043 0320 	orr.w	r3, r3, #32
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f003 0320 	and.w	r3, r3, #32
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
}
 800152a:	e010      	b.n	800154e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0c      	ldr	r2, [pc, #48]	; (8001564 <HAL_TIM_Base_MspInit+0x98>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d10b      	bne.n	800154e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001536:	4b09      	ldr	r3, [pc, #36]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	4a08      	ldr	r2, [pc, #32]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 800153c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001540:	6193      	str	r3, [r2, #24]
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_TIM_Base_MspInit+0x90>)
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
}
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40012c00 	.word	0x40012c00
 800155c:	40021000 	.word	0x40021000
 8001560:	40001400 	.word	0x40001400
 8001564:	40013400 	.word	0x40013400

08001568 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b090      	sub	sp, #64	; 0x40
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001586:	d14f      	bne.n	8001628 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001588:	4b68      	ldr	r3, [pc, #416]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	4a67      	ldr	r2, [pc, #412]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	61d3      	str	r3, [r2, #28]
 8001594:	4b65      	ldr	r3, [pc, #404]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001596:	69db      	ldr	r3, [r3, #28]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	62bb      	str	r3, [r7, #40]	; 0x28
 800159e:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a0:	4b62      	ldr	r3, [pc, #392]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a61      	ldr	r2, [pc, #388]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015a6:	f043 0304 	orr.w	r3, r3, #4
 80015aa:	6193      	str	r3, [r2, #24]
 80015ac:	4b5f      	ldr	r3, [pc, #380]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	f003 0304 	and.w	r3, r3, #4
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b8:	4b5c      	ldr	r3, [pc, #368]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a5b      	ldr	r2, [pc, #364]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015be:	f043 0308 	orr.w	r3, r3, #8
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b59      	ldr	r3, [pc, #356]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	623b      	str	r3, [r7, #32]
 80015ce:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_1_IN_1_Pin;
 80015d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d6:	2300      	movs	r3, #0
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_1_IN_1_GPIO_Port, &GPIO_InitStruct);
 80015de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015e2:	4619      	mov	r1, r3
 80015e4:	4852      	ldr	r0, [pc, #328]	; (8001730 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015e6:	f001 f987 	bl	80028f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_1_IN_2_Pin;
 80015ea:	2308      	movs	r3, #8
 80015ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ee:	2300      	movs	r3, #0
 80015f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENCODER_1_IN_2_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015fa:	4619      	mov	r1, r3
 80015fc:	484d      	ldr	r0, [pc, #308]	; (8001734 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80015fe:	f001 f97b 	bl	80028f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001602:	4b4d      	ldr	r3, [pc, #308]	; (8001738 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800160a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800160e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001612:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800161a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800161e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001620:	4a45      	ldr	r2, [pc, #276]	; (8001738 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001624:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001626:	e07c      	b.n	8001722 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM3)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a43      	ldr	r2, [pc, #268]	; (800173c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d124      	bne.n	800167c <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001632:	4b3e      	ldr	r3, [pc, #248]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	4a3d      	ldr	r2, [pc, #244]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	61d3      	str	r3, [r2, #28]
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	61fb      	str	r3, [r7, #28]
 8001648:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	4b38      	ldr	r3, [pc, #224]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	4a37      	ldr	r2, [pc, #220]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	6193      	str	r3, [r2, #24]
 8001656:	4b35      	ldr	r3, [pc, #212]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	61bb      	str	r3, [r7, #24]
 8001660:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_2_IN_1_Pin|ENCODER_2_IN_2_Pin;
 8001662:	23c0      	movs	r3, #192	; 0xc0
 8001664:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001666:	2300      	movs	r3, #0
 8001668:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001672:	4619      	mov	r1, r3
 8001674:	482e      	ldr	r0, [pc, #184]	; (8001730 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001676:	f001 f93f 	bl	80028f8 <HAL_GPIO_Init>
}
 800167a:	e052      	b.n	8001722 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM4)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a2f      	ldr	r2, [pc, #188]	; (8001740 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d124      	bne.n	80016d0 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001686:	4b29      	ldr	r3, [pc, #164]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	4a28      	ldr	r2, [pc, #160]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	61d3      	str	r3, [r2, #28]
 8001692:	4b26      	ldr	r3, [pc, #152]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	f003 0304 	and.w	r3, r3, #4
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b23      	ldr	r3, [pc, #140]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	4a22      	ldr	r2, [pc, #136]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016a4:	f043 0308 	orr.w	r3, r3, #8
 80016a8:	6193      	str	r3, [r2, #24]
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	f003 0308 	and.w	r3, r3, #8
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_3_IN_1_Pin|ENCODER_3_IN_2_Pin;
 80016b6:	23c0      	movs	r3, #192	; 0xc0
 80016b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ba:	2300      	movs	r3, #0
 80016bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016c6:	4619      	mov	r1, r3
 80016c8:	481a      	ldr	r0, [pc, #104]	; (8001734 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80016ca:	f001 f915 	bl	80028f8 <HAL_GPIO_Init>
}
 80016ce:	e028      	b.n	8001722 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM5)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a1b      	ldr	r2, [pc, #108]	; (8001744 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d123      	bne.n	8001722 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80016da:	4b14      	ldr	r3, [pc, #80]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a13      	ldr	r2, [pc, #76]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016e0:	f043 0308 	orr.w	r3, r3, #8
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 0308 	and.w	r3, r3, #8
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	4a0d      	ldr	r2, [pc, #52]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	6193      	str	r3, [r2, #24]
 80016fe:	4b0b      	ldr	r3, [pc, #44]	; (800172c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_4_IN_1_Pin|ENCODER_4_IN_2_Pin;
 800170a:	2303      	movs	r3, #3
 800170c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170e:	2300      	movs	r3, #0
 8001710:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800171a:	4619      	mov	r1, r3
 800171c:	4804      	ldr	r0, [pc, #16]	; (8001730 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800171e:	f001 f8eb 	bl	80028f8 <HAL_GPIO_Init>
}
 8001722:	bf00      	nop
 8001724:	3740      	adds	r7, #64	; 0x40
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40021000 	.word	0x40021000
 8001730:	40010800 	.word	0x40010800
 8001734:	40010c00 	.word	0x40010c00
 8001738:	40010000 	.word	0x40010000
 800173c:	40000400 	.word	0x40000400
 8001740:	40000800 	.word	0x40000800
 8001744:	40000c00 	.word	0x40000c00

08001748 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a10      	ldr	r2, [pc, #64]	; (80017a4 <HAL_TIM_MspPostInit+0x5c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d118      	bne.n	800179a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001768:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_TIM_MspPostInit+0x60>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a0e      	ldr	r2, [pc, #56]	; (80017a8 <HAL_TIM_MspPostInit+0x60>)
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	6193      	str	r3, [r2, #24]
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_TIM_MspPostInit+0x60>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_REAR_RIGHT_PWM_Pin;
 8001780:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001784:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001786:	2302      	movs	r3, #2
 8001788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800178a:	2303      	movs	r3, #3
 800178c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800178e:	f107 0310 	add.w	r3, r7, #16
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	; (80017ac <HAL_TIM_MspPostInit+0x64>)
 8001796:	f001 f8af 	bl	80028f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800179a:	bf00      	nop
 800179c:	3720      	adds	r7, #32
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40013400 	.word	0x40013400
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40011000 	.word	0x40011000

080017b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a3f      	ldr	r2, [pc, #252]	; (80018c8 <HAL_UART_MspInit+0x118>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d13a      	bne.n	8001846 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d0:	4b3e      	ldr	r3, [pc, #248]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a3d      	ldr	r2, [pc, #244]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b3b      	ldr	r3, [pc, #236]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e4:	617b      	str	r3, [r7, #20]
 80017e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e8:	4b38      	ldr	r3, [pc, #224]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a37      	ldr	r2, [pc, #220]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017ee:	f043 0304 	orr.w	r3, r3, #4
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b35      	ldr	r3, [pc, #212]	; (80018cc <HAL_UART_MspInit+0x11c>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800180a:	2303      	movs	r3, #3
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f107 0318 	add.w	r3, r7, #24
 8001812:	4619      	mov	r1, r3
 8001814:	482e      	ldr	r0, [pc, #184]	; (80018d0 <HAL_UART_MspInit+0x120>)
 8001816:	f001 f86f 	bl	80028f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800181a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800181e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001820:	2300      	movs	r3, #0
 8001822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 0318 	add.w	r3, r7, #24
 800182c:	4619      	mov	r1, r3
 800182e:	4828      	ldr	r0, [pc, #160]	; (80018d0 <HAL_UART_MspInit+0x120>)
 8001830:	f001 f862 	bl	80028f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	2103      	movs	r1, #3
 8001838:	2025      	movs	r0, #37	; 0x25
 800183a:	f000 fee4 	bl	8002606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800183e:	2025      	movs	r0, #37	; 0x25
 8001840:	f000 fefd 	bl	800263e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001844:	e03c      	b.n	80018c0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a22      	ldr	r2, [pc, #136]	; (80018d4 <HAL_UART_MspInit+0x124>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d137      	bne.n	80018c0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001850:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <HAL_UART_MspInit+0x11c>)
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	4a1d      	ldr	r2, [pc, #116]	; (80018cc <HAL_UART_MspInit+0x11c>)
 8001856:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185a:	61d3      	str	r3, [r2, #28]
 800185c:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <HAL_UART_MspInit+0x11c>)
 800185e:	69db      	ldr	r3, [r3, #28]
 8001860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001868:	4b18      	ldr	r3, [pc, #96]	; (80018cc <HAL_UART_MspInit+0x11c>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	4a17      	ldr	r2, [pc, #92]	; (80018cc <HAL_UART_MspInit+0x11c>)
 800186e:	f043 0304 	orr.w	r3, r3, #4
 8001872:	6193      	str	r3, [r2, #24]
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <HAL_UART_MspInit+0x11c>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001880:	2304      	movs	r3, #4
 8001882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001888:	2303      	movs	r3, #3
 800188a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188c:	f107 0318 	add.w	r3, r7, #24
 8001890:	4619      	mov	r1, r3
 8001892:	480f      	ldr	r0, [pc, #60]	; (80018d0 <HAL_UART_MspInit+0x120>)
 8001894:	f001 f830 	bl	80028f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001898:	2308      	movs	r3, #8
 800189a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	f107 0318 	add.w	r3, r7, #24
 80018a8:	4619      	mov	r1, r3
 80018aa:	4809      	ldr	r0, [pc, #36]	; (80018d0 <HAL_UART_MspInit+0x120>)
 80018ac:	f001 f824 	bl	80028f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2102      	movs	r1, #2
 80018b4:	2026      	movs	r0, #38	; 0x26
 80018b6:	f000 fea6 	bl	8002606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018ba:	2026      	movs	r0, #38	; 0x26
 80018bc:	f000 febf 	bl	800263e <HAL_NVIC_EnableIRQ>
}
 80018c0:	bf00      	nop
 80018c2:	3728      	adds	r7, #40	; 0x28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40013800 	.word	0x40013800
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40010800 	.word	0x40010800
 80018d4:	40004400 	.word	0x40004400

080018d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018dc:	e7fe      	b.n	80018dc <NMI_Handler+0x4>

080018de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <HardFault_Handler+0x4>

080018e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <MemManage_Handler+0x4>

080018ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ea:	b480      	push	{r7}
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ee:	e7fe      	b.n	80018ee <BusFault_Handler+0x4>

080018f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <UsageFault_Handler+0x4>

080018f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr

08001902 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr

0800191a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191e:	f000 f941 	bl	8001ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800192c:	4802      	ldr	r0, [pc, #8]	; (8001938 <TIM1_UP_IRQHandler+0x10>)
 800192e:	f003 f88f 	bl	8004a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000538 	.word	0x20000538

0800193c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001940:	4802      	ldr	r0, [pc, #8]	; (800194c <USART1_IRQHandler+0x10>)
 8001942:	f004 f8ad 	bl	8005aa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200004b0 	.word	0x200004b0

08001950 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001954:	4802      	ldr	r0, [pc, #8]	; (8001960 <USART2_IRQHandler+0x10>)
 8001956:	f004 f8a3 	bl	8005aa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200006a0 	.word	0x200006a0

08001964 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00a      	b.n	800198c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001976:	f3af 8000 	nop.w
 800197a:	4601      	mov	r1, r0
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	b2ca      	uxtb	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf0      	blt.n	8001976 <_read+0x12>
	}

return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d00a      	beq.n	80019c8 <_write+0x28>
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d007      	beq.n	80019c8 <_write+0x28>
  {
    errno = EBADF;
 80019b8:	f005 fe2e 	bl	8007618 <__errno>
 80019bc:	4603      	mov	r3, r0
 80019be:	2209      	movs	r2, #9
 80019c0:	601a      	str	r2, [r3, #0]
    return -1;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
 80019c6:	e00f      	b.n	80019e8 <_write+0x48>
  }

  HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019d0:	68b9      	ldr	r1, [r7, #8]
 80019d2:	4807      	ldr	r0, [pc, #28]	; (80019f0 <_write+0x50>)
 80019d4:	f003 ffa2 	bl	800591c <HAL_UART_Transmit>
 80019d8:	4603      	mov	r3, r0
 80019da:	75fb      	strb	r3, [r7, #23]
  return (status == HAL_OK ? len : 0);
 80019dc:	7dfb      	ldrb	r3, [r7, #23]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <_write+0x46>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	e000      	b.n	80019e8 <_write+0x48>
 80019e6:	2300      	movs	r3, #0

}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200004b0 	.word	0x200004b0

080019f4 <_close>:

int _close(int file)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	return -1;
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1a:	605a      	str	r2, [r3, #4]
	return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <_isatty>:

int _isatty(int file)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	return 1;
 8001a30:	2301      	movs	r3, #1
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr

08001a3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
	return 0;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3714      	adds	r7, #20
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr

08001a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a5c:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <_sbrk+0x5c>)
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <_sbrk+0x60>)
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a68:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d102      	bne.n	8001a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <_sbrk+0x64>)
 8001a72:	4a12      	ldr	r2, [pc, #72]	; (8001abc <_sbrk+0x68>)
 8001a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d207      	bcs.n	8001a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a84:	f005 fdc8 	bl	8007618 <__errno>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	220c      	movs	r2, #12
 8001a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a92:	e009      	b.n	8001aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a94:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <_sbrk+0x64>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a9a:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <_sbrk+0x64>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	4a05      	ldr	r2, [pc, #20]	; (8001ab8 <_sbrk+0x64>)
 8001aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	2000c000 	.word	0x2000c000
 8001ab4:	00000400 	.word	0x00000400
 8001ab8:	200000b4 	.word	0x200000b4
 8001abc:	200007e0 	.word	0x200007e0

08001ac0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001acc:	480c      	ldr	r0, [pc, #48]	; (8001b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ace:	490d      	ldr	r1, [pc, #52]	; (8001b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ad0:	4a0d      	ldr	r2, [pc, #52]	; (8001b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad4:	e002      	b.n	8001adc <LoopCopyDataInit>

08001ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ada:	3304      	adds	r3, #4

08001adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae0:	d3f9      	bcc.n	8001ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	; (8001b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ae4:	4c0a      	ldr	r4, [pc, #40]	; (8001b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ae8:	e001      	b.n	8001aee <LoopFillZerobss>

08001aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aec:	3204      	adds	r2, #4

08001aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af0:	d3fb      	bcc.n	8001aea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001af2:	f7ff ffe5 	bl	8001ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001af6:	f005 fd95 	bl	8007624 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001afa:	f7fe fe8d 	bl	8000818 <main>
  bx lr
 8001afe:	4770      	bx	lr
  ldr r0, =_sdata
 8001b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b04:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001b08:	08008e0c 	.word	0x08008e0c
  ldr r2, =_sbss
 8001b0c:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001b10:	200007dc 	.word	0x200007dc

08001b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b14:	e7fe      	b.n	8001b14 <ADC1_2_IRQHandler>
	...

08001b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_Init+0x28>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <HAL_Init+0x28>)
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b28:	2003      	movs	r0, #3
 8001b2a:	f000 fd61 	bl	80025f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f000 f808 	bl	8001b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b34:	f7ff fc38 	bl	80013a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000

08001b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_InitTick+0x54>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <HAL_InitTick+0x58>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 fd79 	bl	800265a <HAL_SYSTICK_Config>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00e      	b.n	8001b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b0f      	cmp	r3, #15
 8001b76:	d80a      	bhi.n	8001b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f000 fd41 	bl	8002606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b84:	4a06      	ldr	r2, [pc, #24]	; (8001ba0 <HAL_InitTick+0x5c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	20000008 	.word	0x20000008
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <HAL_IncTick+0x1c>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <HAL_IncTick+0x20>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a03      	ldr	r2, [pc, #12]	; (8001bc4 <HAL_IncTick+0x20>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	200007c8 	.word	0x200007c8

08001bc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;
 8001bcc:	4b02      	ldr	r3, [pc, #8]	; (8001bd8 <HAL_GetTick+0x10>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	200007c8 	.word	0x200007c8

08001bdc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0ce      	b.n	8001d9c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d109      	bne.n	8001c20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff fbf6 	bl	800140c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 fbd7 	bl	80023d4 <ADC_ConversionStop_Disable>
 8001c26:	4603      	mov	r3, r0
 8001c28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f040 80a9 	bne.w	8001d8a <HAL_ADC_Init+0x1ae>
 8001c38:	7dfb      	ldrb	r3, [r7, #23]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f040 80a5 	bne.w	8001d8a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c44:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c48:	f023 0302 	bic.w	r3, r3, #2
 8001c4c:	f043 0202 	orr.w	r2, r3, #2
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4951      	ldr	r1, [pc, #324]	; (8001da4 <HAL_ADC_Init+0x1c8>)
 8001c5e:	428b      	cmp	r3, r1
 8001c60:	d10a      	bne.n	8001c78 <HAL_ADC_Init+0x9c>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001c6a:	d002      	beq.n	8001c72 <HAL_ADC_Init+0x96>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	e004      	b.n	8001c7c <HAL_ADC_Init+0xa0>
 8001c72:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001c76:	e001      	b.n	8001c7c <HAL_ADC_Init+0xa0>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	7b1b      	ldrb	r3, [r3, #12]
 8001c82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001c84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001c86:	68ba      	ldr	r2, [r7, #8]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c94:	d003      	beq.n	8001c9e <HAL_ADC_Init+0xc2>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d102      	bne.n	8001ca4 <HAL_ADC_Init+0xc8>
 8001c9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca2:	e000      	b.n	8001ca6 <HAL_ADC_Init+0xca>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	7d1b      	ldrb	r3, [r3, #20]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d119      	bne.n	8001ce8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	7b1b      	ldrb	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d109      	bne.n	8001cd0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	035a      	lsls	r2, r3, #13
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	e00b      	b.n	8001ce8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd4:	f043 0220 	orr.w	r2, r3, #32
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce0:	f043 0201 	orr.w	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	4b29      	ldr	r3, [pc, #164]	; (8001da8 <HAL_ADC_Init+0x1cc>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	68b9      	ldr	r1, [r7, #8]
 8001d0c:	430b      	orrs	r3, r1
 8001d0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d18:	d003      	beq.n	8001d22 <HAL_ADC_Init+0x146>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d104      	bne.n	8001d2c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	051b      	lsls	r3, r3, #20
 8001d2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d32:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	4b19      	ldr	r3, [pc, #100]	; (8001dac <HAL_ADC_Init+0x1d0>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d10b      	bne.n	8001d68 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5a:	f023 0303 	bic.w	r3, r3, #3
 8001d5e:	f043 0201 	orr.w	r2, r3, #1
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d66:	e018      	b.n	8001d9a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6c:	f023 0312 	bic.w	r3, r3, #18
 8001d70:	f043 0210 	orr.w	r2, r3, #16
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7c:	f043 0201 	orr.w	r2, r3, #1
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d88:	e007      	b.n	8001d9a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8e:	f043 0210 	orr.w	r2, r3, #16
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40013c00 	.word	0x40013c00
 8001da8:	ffe1f7fd 	.word	0xffe1f7fd
 8001dac:	ff1f0efe 	.word	0xff1f0efe

08001db0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_ADC_Start+0x1a>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e098      	b.n	8001efc <HAL_ADC_Start+0x14c>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 faa4 	bl	8002320 <ADC_Enable>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 8087 	bne.w	8001ef2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a41      	ldr	r2, [pc, #260]	; (8001f04 <HAL_ADC_Start+0x154>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d105      	bne.n	8001e0e <HAL_ADC_Start+0x5e>
 8001e02:	4b41      	ldr	r3, [pc, #260]	; (8001f08 <HAL_ADC_Start+0x158>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d115      	bne.n	8001e3a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d026      	beq.n	8001e76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e30:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e38:	e01d      	b.n	8001e76 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a2f      	ldr	r2, [pc, #188]	; (8001f08 <HAL_ADC_Start+0x158>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d004      	beq.n	8001e5a <HAL_ADC_Start+0xaa>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a2b      	ldr	r2, [pc, #172]	; (8001f04 <HAL_ADC_Start+0x154>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d10d      	bne.n	8001e76 <HAL_ADC_Start+0xc6>
 8001e5a:	4b2b      	ldr	r3, [pc, #172]	; (8001f08 <HAL_ADC_Start+0x158>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d007      	beq.n	8001e76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d006      	beq.n	8001e90 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e86:	f023 0206 	bic.w	r2, r3, #6
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e8e:	e002      	b.n	8001e96 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f06f 0202 	mvn.w	r2, #2
 8001ea6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001eb2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001eb6:	d113      	bne.n	8001ee0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ebc:	4a11      	ldr	r2, [pc, #68]	; (8001f04 <HAL_ADC_Start+0x154>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d105      	bne.n	8001ece <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ec2:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <HAL_ADC_Start+0x158>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d108      	bne.n	8001ee0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	e00c      	b.n	8001efa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	e003      	b.n	8001efa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40012800 	.word	0x40012800
 8001f08:	40012400 	.word	0x40012400

08001f0c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f22:	f7ff fe51 	bl	8001bc8 <HAL_GetTick>
 8001f26:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00b      	beq.n	8001f4e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3a:	f043 0220 	orr.w	r2, r3, #32
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e0d3      	b.n	80020f6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d131      	bne.n	8001fc0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f62:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d12a      	bne.n	8001fc0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f6a:	e021      	b.n	8001fb0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f72:	d01d      	beq.n	8001fb0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d007      	beq.n	8001f8a <HAL_ADC_PollForConversion+0x7e>
 8001f7a:	f7ff fe25 	bl	8001bc8 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d212      	bcs.n	8001fb0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10b      	bne.n	8001fb0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9c:	f043 0204 	orr.w	r2, r3, #4
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e0a2      	b.n	80020f6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0d6      	beq.n	8001f6c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001fbe:	e070      	b.n	80020a2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001fc0:	4b4f      	ldr	r3, [pc, #316]	; (8002100 <HAL_ADC_PollForConversion+0x1f4>)
 8001fc2:	681c      	ldr	r4, [r3, #0]
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	f001 fb39 	bl	800363c <HAL_RCCEx_GetPeriphCLKFreq>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6919      	ldr	r1, [r3, #16]
 8001fd6:	4b4b      	ldr	r3, [pc, #300]	; (8002104 <HAL_ADC_PollForConversion+0x1f8>)
 8001fd8:	400b      	ands	r3, r1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d118      	bne.n	8002010 <HAL_ADC_PollForConversion+0x104>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68d9      	ldr	r1, [r3, #12]
 8001fe4:	4b48      	ldr	r3, [pc, #288]	; (8002108 <HAL_ADC_PollForConversion+0x1fc>)
 8001fe6:	400b      	ands	r3, r1
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d111      	bne.n	8002010 <HAL_ADC_PollForConversion+0x104>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6919      	ldr	r1, [r3, #16]
 8001ff2:	4b46      	ldr	r3, [pc, #280]	; (800210c <HAL_ADC_PollForConversion+0x200>)
 8001ff4:	400b      	ands	r3, r1
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d108      	bne.n	800200c <HAL_ADC_PollForConversion+0x100>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68d9      	ldr	r1, [r3, #12]
 8002000:	4b43      	ldr	r3, [pc, #268]	; (8002110 <HAL_ADC_PollForConversion+0x204>)
 8002002:	400b      	ands	r3, r1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <HAL_ADC_PollForConversion+0x100>
 8002008:	2314      	movs	r3, #20
 800200a:	e020      	b.n	800204e <HAL_ADC_PollForConversion+0x142>
 800200c:	2329      	movs	r3, #41	; 0x29
 800200e:	e01e      	b.n	800204e <HAL_ADC_PollForConversion+0x142>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6919      	ldr	r1, [r3, #16]
 8002016:	4b3d      	ldr	r3, [pc, #244]	; (800210c <HAL_ADC_PollForConversion+0x200>)
 8002018:	400b      	ands	r3, r1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d106      	bne.n	800202c <HAL_ADC_PollForConversion+0x120>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68d9      	ldr	r1, [r3, #12]
 8002024:	4b3a      	ldr	r3, [pc, #232]	; (8002110 <HAL_ADC_PollForConversion+0x204>)
 8002026:	400b      	ands	r3, r1
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00d      	beq.n	8002048 <HAL_ADC_PollForConversion+0x13c>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6919      	ldr	r1, [r3, #16]
 8002032:	4b38      	ldr	r3, [pc, #224]	; (8002114 <HAL_ADC_PollForConversion+0x208>)
 8002034:	400b      	ands	r3, r1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d108      	bne.n	800204c <HAL_ADC_PollForConversion+0x140>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68d9      	ldr	r1, [r3, #12]
 8002040:	4b34      	ldr	r3, [pc, #208]	; (8002114 <HAL_ADC_PollForConversion+0x208>)
 8002042:	400b      	ands	r3, r1
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <HAL_ADC_PollForConversion+0x140>
 8002048:	2354      	movs	r3, #84	; 0x54
 800204a:	e000      	b.n	800204e <HAL_ADC_PollForConversion+0x142>
 800204c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800204e:	fb02 f303 	mul.w	r3, r2, r3
 8002052:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002054:	e021      	b.n	800209a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205c:	d01a      	beq.n	8002094 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d007      	beq.n	8002074 <HAL_ADC_PollForConversion+0x168>
 8002064:	f7ff fdb0 	bl	8001bc8 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d20f      	bcs.n	8002094 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	429a      	cmp	r2, r3
 800207a:	d90b      	bls.n	8002094 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002080:	f043 0204 	orr.w	r2, r3, #4
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e030      	b.n	80020f6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	3301      	adds	r3, #1
 8002098:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d8d9      	bhi.n	8002056 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f06f 0212 	mvn.w	r2, #18
 80020aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020c6:	d115      	bne.n	80020f4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d111      	bne.n	80020f4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ec:	f043 0201 	orr.w	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd90      	pop	{r4, r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000000 	.word	0x20000000
 8002104:	24924924 	.word	0x24924924
 8002108:	00924924 	.word	0x00924924
 800210c:	12492492 	.word	0x12492492
 8002110:	00492492 	.word	0x00492492
 8002114:	00249249 	.word	0x00249249

08002118 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213a:	2300      	movs	r3, #0
 800213c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x20>
 800214c:	2302      	movs	r3, #2
 800214e:	e0dc      	b.n	800230a <HAL_ADC_ConfigChannel+0x1da>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b06      	cmp	r3, #6
 800215e:	d81c      	bhi.n	800219a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	3b05      	subs	r3, #5
 8002172:	221f      	movs	r2, #31
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	4019      	ands	r1, r3
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6818      	ldr	r0, [r3, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b05      	subs	r3, #5
 800218c:	fa00 f203 	lsl.w	r2, r0, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	635a      	str	r2, [r3, #52]	; 0x34
 8002198:	e03c      	b.n	8002214 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d81c      	bhi.n	80021dc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	3b23      	subs	r3, #35	; 0x23
 80021b4:	221f      	movs	r2, #31
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4019      	ands	r1, r3
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6818      	ldr	r0, [r3, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	3b23      	subs	r3, #35	; 0x23
 80021ce:	fa00 f203 	lsl.w	r2, r0, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	631a      	str	r2, [r3, #48]	; 0x30
 80021da:	e01b      	b.n	8002214 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	3b41      	subs	r3, #65	; 0x41
 80021ee:	221f      	movs	r2, #31
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4019      	ands	r1, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	6818      	ldr	r0, [r3, #0]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	3b41      	subs	r3, #65	; 0x41
 8002208:	fa00 f203 	lsl.w	r2, r0, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b09      	cmp	r3, #9
 800221a:	d91c      	bls.n	8002256 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68d9      	ldr	r1, [r3, #12]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4613      	mov	r3, r2
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	4413      	add	r3, r2
 800222c:	3b1e      	subs	r3, #30
 800222e:	2207      	movs	r2, #7
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	4019      	ands	r1, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	6898      	ldr	r0, [r3, #8]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4413      	add	r3, r2
 8002246:	3b1e      	subs	r3, #30
 8002248:	fa00 f203 	lsl.w	r2, r0, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	60da      	str	r2, [r3, #12]
 8002254:	e019      	b.n	800228a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6919      	ldr	r1, [r3, #16]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	4413      	add	r3, r2
 8002266:	2207      	movs	r2, #7
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	4019      	ands	r1, r3
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	6898      	ldr	r0, [r3, #8]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4413      	add	r3, r2
 800227e:	fa00 f203 	lsl.w	r2, r0, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b10      	cmp	r3, #16
 8002290:	d003      	beq.n	800229a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002296:	2b11      	cmp	r3, #17
 8002298:	d132      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <HAL_ADC_ConfigChannel+0x1e4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d125      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d126      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022c0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d11a      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <HAL_ADC_ConfigChannel+0x1e8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a13      	ldr	r2, [pc, #76]	; (800231c <HAL_ADC_ConfigChannel+0x1ec>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	0c9a      	lsrs	r2, r3, #18
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e0:	e002      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	3b01      	subs	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f9      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x1b2>
 80022ee:	e007      	b.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	40012400 	.word	0x40012400
 8002318:	20000000 	.word	0x20000000
 800231c:	431bde83 	.word	0x431bde83

08002320 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b01      	cmp	r3, #1
 800233c:	d040      	beq.n	80023c0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 0201 	orr.w	r2, r2, #1
 800234c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800234e:	4b1f      	ldr	r3, [pc, #124]	; (80023cc <ADC_Enable+0xac>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a1f      	ldr	r2, [pc, #124]	; (80023d0 <ADC_Enable+0xb0>)
 8002354:	fba2 2303 	umull	r2, r3, r2, r3
 8002358:	0c9b      	lsrs	r3, r3, #18
 800235a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800235c:	e002      	b.n	8002364 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	3b01      	subs	r3, #1
 8002362:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f9      	bne.n	800235e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800236a:	f7ff fc2d 	bl	8001bc8 <HAL_GetTick>
 800236e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002370:	e01f      	b.n	80023b2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002372:	f7ff fc29 	bl	8001bc8 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d918      	bls.n	80023b2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b01      	cmp	r3, #1
 800238c:	d011      	beq.n	80023b2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002392:	f043 0210 	orr.w	r2, r3, #16
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239e:	f043 0201 	orr.w	r2, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e007      	b.n	80023c2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d1d8      	bne.n	8002372 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000000 	.word	0x20000000
 80023d0:	431bde83 	.word	0x431bde83

080023d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d12e      	bne.n	800244c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023fe:	f7ff fbe3 	bl	8001bc8 <HAL_GetTick>
 8002402:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002404:	e01b      	b.n	800243e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002406:	f7ff fbdf 	bl	8001bc8 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d914      	bls.n	800243e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b01      	cmp	r3, #1
 8002420:	d10d      	bne.n	800243e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002426:	f043 0210 	orr.w	r2, r3, #16
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002432:	f043 0201 	orr.w	r2, r3, #1
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e007      	b.n	800244e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b01      	cmp	r3, #1
 800244a:	d0dc      	beq.n	8002406 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <__NVIC_SetPriorityGrouping+0x44>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246e:	68ba      	ldr	r2, [r7, #8]
 8002470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002474:	4013      	ands	r3, r2
 8002476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800248a:	4a04      	ldr	r2, [pc, #16]	; (800249c <__NVIC_SetPriorityGrouping+0x44>)
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	60d3      	str	r3, [r2, #12]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <__NVIC_GetPriorityGrouping+0x18>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	0a1b      	lsrs	r3, r3, #8
 80024aa:	f003 0307 	and.w	r3, r3, #7
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	db0b      	blt.n	80024e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	f003 021f 	and.w	r2, r3, #31
 80024d4:	4906      	ldr	r1, [pc, #24]	; (80024f0 <__NVIC_EnableIRQ+0x34>)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	095b      	lsrs	r3, r3, #5
 80024dc:	2001      	movs	r0, #1
 80024de:	fa00 f202 	lsl.w	r2, r0, r2
 80024e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025bc:	d301      	bcc.n	80025c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025be:	2301      	movs	r3, #1
 80025c0:	e00f      	b.n	80025e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c2:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <SysTick_Config+0x40>)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ca:	210f      	movs	r1, #15
 80025cc:	f04f 30ff 	mov.w	r0, #4294967295
 80025d0:	f7ff ff90 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <SysTick_Config+0x40>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025da:	4b04      	ldr	r3, [pc, #16]	; (80025ec <SysTick_Config+0x40>)
 80025dc:	2207      	movs	r2, #7
 80025de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	e000e010 	.word	0xe000e010

080025f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff ff2d 	bl	8002458 <__NVIC_SetPriorityGrouping>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002606:	b580      	push	{r7, lr}
 8002608:	b086      	sub	sp, #24
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002618:	f7ff ff42 	bl	80024a0 <__NVIC_GetPriorityGrouping>
 800261c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	68b9      	ldr	r1, [r7, #8]
 8002622:	6978      	ldr	r0, [r7, #20]
 8002624:	f7ff ff90 	bl	8002548 <NVIC_EncodePriority>
 8002628:	4602      	mov	r2, r0
 800262a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262e:	4611      	mov	r1, r2
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff5f 	bl	80024f4 <__NVIC_SetPriority>
}
 8002636:	bf00      	nop
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff ff35 	bl	80024bc <__NVIC_EnableIRQ>
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b082      	sub	sp, #8
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff ffa2 	bl	80025ac <SysTick_Config>
 8002668:	4603      	mov	r3, r0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002672:	b480      	push	{r7}
 8002674:	b085      	sub	sp, #20
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002684:	2b02      	cmp	r3, #2
 8002686:	d008      	beq.n	800269a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2204      	movs	r2, #4
 800268c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e020      	b.n	80026dc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 020e 	bic.w	r2, r2, #14
 80026a8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0201 	bic.w	r2, r2, #1
 80026b8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c2:	2101      	movs	r1, #1
 80026c4:	fa01 f202 	lsl.w	r2, r1, r2
 80026c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80026da:	7bfb      	ldrb	r3, [r7, #15]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d005      	beq.n	800270a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2204      	movs	r2, #4
 8002702:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
 8002708:	e0d6      	b.n	80028b8 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 020e 	bic.w	r2, r2, #14
 8002718:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0201 	bic.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	4b64      	ldr	r3, [pc, #400]	; (80028c4 <HAL_DMA_Abort_IT+0x1dc>)
 8002732:	429a      	cmp	r2, r3
 8002734:	d958      	bls.n	80027e8 <HAL_DMA_Abort_IT+0x100>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a63      	ldr	r2, [pc, #396]	; (80028c8 <HAL_DMA_Abort_IT+0x1e0>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d04f      	beq.n	80027e0 <HAL_DMA_Abort_IT+0xf8>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a61      	ldr	r2, [pc, #388]	; (80028cc <HAL_DMA_Abort_IT+0x1e4>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d048      	beq.n	80027dc <HAL_DMA_Abort_IT+0xf4>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a60      	ldr	r2, [pc, #384]	; (80028d0 <HAL_DMA_Abort_IT+0x1e8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d040      	beq.n	80027d6 <HAL_DMA_Abort_IT+0xee>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a5e      	ldr	r2, [pc, #376]	; (80028d4 <HAL_DMA_Abort_IT+0x1ec>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d038      	beq.n	80027d0 <HAL_DMA_Abort_IT+0xe8>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a5d      	ldr	r2, [pc, #372]	; (80028d8 <HAL_DMA_Abort_IT+0x1f0>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d030      	beq.n	80027ca <HAL_DMA_Abort_IT+0xe2>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a5b      	ldr	r2, [pc, #364]	; (80028dc <HAL_DMA_Abort_IT+0x1f4>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d028      	beq.n	80027c4 <HAL_DMA_Abort_IT+0xdc>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a53      	ldr	r2, [pc, #332]	; (80028c4 <HAL_DMA_Abort_IT+0x1dc>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d020      	beq.n	80027be <HAL_DMA_Abort_IT+0xd6>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a57      	ldr	r2, [pc, #348]	; (80028e0 <HAL_DMA_Abort_IT+0x1f8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d019      	beq.n	80027ba <HAL_DMA_Abort_IT+0xd2>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a56      	ldr	r2, [pc, #344]	; (80028e4 <HAL_DMA_Abort_IT+0x1fc>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d012      	beq.n	80027b6 <HAL_DMA_Abort_IT+0xce>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a54      	ldr	r2, [pc, #336]	; (80028e8 <HAL_DMA_Abort_IT+0x200>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d00a      	beq.n	80027b0 <HAL_DMA_Abort_IT+0xc8>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a53      	ldr	r2, [pc, #332]	; (80028ec <HAL_DMA_Abort_IT+0x204>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d102      	bne.n	80027aa <HAL_DMA_Abort_IT+0xc2>
 80027a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027a8:	e01b      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ae:	e018      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027b4:	e015      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027b6:	2310      	movs	r3, #16
 80027b8:	e013      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027ba:	2301      	movs	r3, #1
 80027bc:	e011      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027c2:	e00e      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027c8:	e00b      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027ce:	e008      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027d4:	e005      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027da:	e002      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027dc:	2310      	movs	r3, #16
 80027de:	e000      	b.n	80027e2 <HAL_DMA_Abort_IT+0xfa>
 80027e0:	2301      	movs	r3, #1
 80027e2:	4a43      	ldr	r2, [pc, #268]	; (80028f0 <HAL_DMA_Abort_IT+0x208>)
 80027e4:	6053      	str	r3, [r2, #4]
 80027e6:	e057      	b.n	8002898 <HAL_DMA_Abort_IT+0x1b0>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a36      	ldr	r2, [pc, #216]	; (80028c8 <HAL_DMA_Abort_IT+0x1e0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d04f      	beq.n	8002892 <HAL_DMA_Abort_IT+0x1aa>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a35      	ldr	r2, [pc, #212]	; (80028cc <HAL_DMA_Abort_IT+0x1e4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d048      	beq.n	800288e <HAL_DMA_Abort_IT+0x1a6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a33      	ldr	r2, [pc, #204]	; (80028d0 <HAL_DMA_Abort_IT+0x1e8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d040      	beq.n	8002888 <HAL_DMA_Abort_IT+0x1a0>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a32      	ldr	r2, [pc, #200]	; (80028d4 <HAL_DMA_Abort_IT+0x1ec>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d038      	beq.n	8002882 <HAL_DMA_Abort_IT+0x19a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a30      	ldr	r2, [pc, #192]	; (80028d8 <HAL_DMA_Abort_IT+0x1f0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d030      	beq.n	800287c <HAL_DMA_Abort_IT+0x194>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a2f      	ldr	r2, [pc, #188]	; (80028dc <HAL_DMA_Abort_IT+0x1f4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d028      	beq.n	8002876 <HAL_DMA_Abort_IT+0x18e>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a26      	ldr	r2, [pc, #152]	; (80028c4 <HAL_DMA_Abort_IT+0x1dc>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d020      	beq.n	8002870 <HAL_DMA_Abort_IT+0x188>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a2b      	ldr	r2, [pc, #172]	; (80028e0 <HAL_DMA_Abort_IT+0x1f8>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d019      	beq.n	800286c <HAL_DMA_Abort_IT+0x184>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a29      	ldr	r2, [pc, #164]	; (80028e4 <HAL_DMA_Abort_IT+0x1fc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d012      	beq.n	8002868 <HAL_DMA_Abort_IT+0x180>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a28      	ldr	r2, [pc, #160]	; (80028e8 <HAL_DMA_Abort_IT+0x200>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d00a      	beq.n	8002862 <HAL_DMA_Abort_IT+0x17a>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a26      	ldr	r2, [pc, #152]	; (80028ec <HAL_DMA_Abort_IT+0x204>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d102      	bne.n	800285c <HAL_DMA_Abort_IT+0x174>
 8002856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800285a:	e01b      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 800285c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002860:	e018      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002862:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002866:	e015      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002868:	2310      	movs	r3, #16
 800286a:	e013      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 800286c:	2301      	movs	r3, #1
 800286e:	e011      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002870:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002874:	e00e      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002876:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800287a:	e00b      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 800287c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002880:	e008      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002882:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002886:	e005      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002888:	f44f 7380 	mov.w	r3, #256	; 0x100
 800288c:	e002      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 800288e:	2310      	movs	r3, #16
 8002890:	e000      	b.n	8002894 <HAL_DMA_Abort_IT+0x1ac>
 8002892:	2301      	movs	r3, #1
 8002894:	4a17      	ldr	r2, [pc, #92]	; (80028f4 <HAL_DMA_Abort_IT+0x20c>)
 8002896:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	4798      	blx	r3
    } 
  }
  return status;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40020080 	.word	0x40020080
 80028c8:	40020008 	.word	0x40020008
 80028cc:	4002001c 	.word	0x4002001c
 80028d0:	40020030 	.word	0x40020030
 80028d4:	40020044 	.word	0x40020044
 80028d8:	40020058 	.word	0x40020058
 80028dc:	4002006c 	.word	0x4002006c
 80028e0:	40020408 	.word	0x40020408
 80028e4:	4002041c 	.word	0x4002041c
 80028e8:	40020430 	.word	0x40020430
 80028ec:	40020444 	.word	0x40020444
 80028f0:	40020400 	.word	0x40020400
 80028f4:	40020000 	.word	0x40020000

080028f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b08b      	sub	sp, #44	; 0x2c
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002902:	2300      	movs	r3, #0
 8002904:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002906:	2300      	movs	r3, #0
 8002908:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800290a:	e179      	b.n	8002c00 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800290c:	2201      	movs	r2, #1
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	69fa      	ldr	r2, [r7, #28]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	429a      	cmp	r2, r3
 8002926:	f040 8168 	bne.w	8002bfa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	4aa0      	ldr	r2, [pc, #640]	; (8002bb0 <HAL_GPIO_Init+0x2b8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d05e      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
 8002934:	4a9e      	ldr	r2, [pc, #632]	; (8002bb0 <HAL_GPIO_Init+0x2b8>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d875      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 800293a:	4a9e      	ldr	r2, [pc, #632]	; (8002bb4 <HAL_GPIO_Init+0x2bc>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d058      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
 8002940:	4a9c      	ldr	r2, [pc, #624]	; (8002bb4 <HAL_GPIO_Init+0x2bc>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d86f      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 8002946:	4a9c      	ldr	r2, [pc, #624]	; (8002bb8 <HAL_GPIO_Init+0x2c0>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d052      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
 800294c:	4a9a      	ldr	r2, [pc, #616]	; (8002bb8 <HAL_GPIO_Init+0x2c0>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d869      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 8002952:	4a9a      	ldr	r2, [pc, #616]	; (8002bbc <HAL_GPIO_Init+0x2c4>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d04c      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
 8002958:	4a98      	ldr	r2, [pc, #608]	; (8002bbc <HAL_GPIO_Init+0x2c4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d863      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 800295e:	4a98      	ldr	r2, [pc, #608]	; (8002bc0 <HAL_GPIO_Init+0x2c8>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d046      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
 8002964:	4a96      	ldr	r2, [pc, #600]	; (8002bc0 <HAL_GPIO_Init+0x2c8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d85d      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 800296a:	2b12      	cmp	r3, #18
 800296c:	d82a      	bhi.n	80029c4 <HAL_GPIO_Init+0xcc>
 800296e:	2b12      	cmp	r3, #18
 8002970:	d859      	bhi.n	8002a26 <HAL_GPIO_Init+0x12e>
 8002972:	a201      	add	r2, pc, #4	; (adr r2, 8002978 <HAL_GPIO_Init+0x80>)
 8002974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002978:	080029f3 	.word	0x080029f3
 800297c:	080029cd 	.word	0x080029cd
 8002980:	080029df 	.word	0x080029df
 8002984:	08002a21 	.word	0x08002a21
 8002988:	08002a27 	.word	0x08002a27
 800298c:	08002a27 	.word	0x08002a27
 8002990:	08002a27 	.word	0x08002a27
 8002994:	08002a27 	.word	0x08002a27
 8002998:	08002a27 	.word	0x08002a27
 800299c:	08002a27 	.word	0x08002a27
 80029a0:	08002a27 	.word	0x08002a27
 80029a4:	08002a27 	.word	0x08002a27
 80029a8:	08002a27 	.word	0x08002a27
 80029ac:	08002a27 	.word	0x08002a27
 80029b0:	08002a27 	.word	0x08002a27
 80029b4:	08002a27 	.word	0x08002a27
 80029b8:	08002a27 	.word	0x08002a27
 80029bc:	080029d5 	.word	0x080029d5
 80029c0:	080029e9 	.word	0x080029e9
 80029c4:	4a7f      	ldr	r2, [pc, #508]	; (8002bc4 <HAL_GPIO_Init+0x2cc>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d013      	beq.n	80029f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029ca:	e02c      	b.n	8002a26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	623b      	str	r3, [r7, #32]
          break;
 80029d2:	e029      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	3304      	adds	r3, #4
 80029da:	623b      	str	r3, [r7, #32]
          break;
 80029dc:	e024      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	3308      	adds	r3, #8
 80029e4:	623b      	str	r3, [r7, #32]
          break;
 80029e6:	e01f      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	330c      	adds	r3, #12
 80029ee:	623b      	str	r3, [r7, #32]
          break;
 80029f0:	e01a      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d102      	bne.n	8002a00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029fa:	2304      	movs	r3, #4
 80029fc:	623b      	str	r3, [r7, #32]
          break;
 80029fe:	e013      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d105      	bne.n	8002a14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a08:	2308      	movs	r3, #8
 8002a0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	611a      	str	r2, [r3, #16]
          break;
 8002a12:	e009      	b.n	8002a28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a14:	2308      	movs	r3, #8
 8002a16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	615a      	str	r2, [r3, #20]
          break;
 8002a1e:	e003      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a20:	2300      	movs	r3, #0
 8002a22:	623b      	str	r3, [r7, #32]
          break;
 8002a24:	e000      	b.n	8002a28 <HAL_GPIO_Init+0x130>
          break;
 8002a26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	2bff      	cmp	r3, #255	; 0xff
 8002a2c:	d801      	bhi.n	8002a32 <HAL_GPIO_Init+0x13a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	e001      	b.n	8002a36 <HAL_GPIO_Init+0x13e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3304      	adds	r3, #4
 8002a36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2bff      	cmp	r3, #255	; 0xff
 8002a3c:	d802      	bhi.n	8002a44 <HAL_GPIO_Init+0x14c>
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	e002      	b.n	8002a4a <HAL_GPIO_Init+0x152>
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	3b08      	subs	r3, #8
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	210f      	movs	r1, #15
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	fa01 f303 	lsl.w	r3, r1, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	6a39      	ldr	r1, [r7, #32]
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	fa01 f303 	lsl.w	r3, r1, r3
 8002a64:	431a      	orrs	r2, r3
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 80c1 	beq.w	8002bfa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a78:	4b53      	ldr	r3, [pc, #332]	; (8002bc8 <HAL_GPIO_Init+0x2d0>)
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	4a52      	ldr	r2, [pc, #328]	; (8002bc8 <HAL_GPIO_Init+0x2d0>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6193      	str	r3, [r2, #24]
 8002a84:	4b50      	ldr	r3, [pc, #320]	; (8002bc8 <HAL_GPIO_Init+0x2d0>)
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a90:	4a4e      	ldr	r2, [pc, #312]	; (8002bcc <HAL_GPIO_Init+0x2d4>)
 8002a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	3302      	adds	r3, #2
 8002a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	220f      	movs	r2, #15
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a46      	ldr	r2, [pc, #280]	; (8002bd0 <HAL_GPIO_Init+0x2d8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d01f      	beq.n	8002afc <HAL_GPIO_Init+0x204>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a45      	ldr	r2, [pc, #276]	; (8002bd4 <HAL_GPIO_Init+0x2dc>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d019      	beq.n	8002af8 <HAL_GPIO_Init+0x200>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a44      	ldr	r2, [pc, #272]	; (8002bd8 <HAL_GPIO_Init+0x2e0>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_GPIO_Init+0x1fc>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a43      	ldr	r2, [pc, #268]	; (8002bdc <HAL_GPIO_Init+0x2e4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00d      	beq.n	8002af0 <HAL_GPIO_Init+0x1f8>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a42      	ldr	r2, [pc, #264]	; (8002be0 <HAL_GPIO_Init+0x2e8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d007      	beq.n	8002aec <HAL_GPIO_Init+0x1f4>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a41      	ldr	r2, [pc, #260]	; (8002be4 <HAL_GPIO_Init+0x2ec>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d101      	bne.n	8002ae8 <HAL_GPIO_Init+0x1f0>
 8002ae4:	2305      	movs	r3, #5
 8002ae6:	e00a      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002ae8:	2306      	movs	r3, #6
 8002aea:	e008      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002aec:	2304      	movs	r3, #4
 8002aee:	e006      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002af0:	2303      	movs	r3, #3
 8002af2:	e004      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002af4:	2302      	movs	r3, #2
 8002af6:	e002      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <HAL_GPIO_Init+0x206>
 8002afc:	2300      	movs	r3, #0
 8002afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b00:	f002 0203 	and.w	r2, r2, #3
 8002b04:	0092      	lsls	r2, r2, #2
 8002b06:	4093      	lsls	r3, r2
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b0e:	492f      	ldr	r1, [pc, #188]	; (8002bcc <HAL_GPIO_Init+0x2d4>)
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	089b      	lsrs	r3, r3, #2
 8002b14:	3302      	adds	r3, #2
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d006      	beq.n	8002b36 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b28:	4b2f      	ldr	r3, [pc, #188]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	492e      	ldr	r1, [pc, #184]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
 8002b34:	e006      	b.n	8002b44 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b36:	4b2c      	ldr	r3, [pc, #176]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	492a      	ldr	r1, [pc, #168]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b50:	4b25      	ldr	r3, [pc, #148]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	4924      	ldr	r1, [pc, #144]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	604b      	str	r3, [r1, #4]
 8002b5c:	e006      	b.n	8002b6c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b5e:	4b22      	ldr	r3, [pc, #136]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	4920      	ldr	r1, [pc, #128]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b68:	4013      	ands	r3, r2
 8002b6a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d006      	beq.n	8002b86 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b78:	4b1b      	ldr	r3, [pc, #108]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	491a      	ldr	r1, [pc, #104]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	608b      	str	r3, [r1, #8]
 8002b84:	e006      	b.n	8002b94 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b86:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	4916      	ldr	r1, [pc, #88]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d025      	beq.n	8002bec <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ba0:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002ba2:	68da      	ldr	r2, [r3, #12]
 8002ba4:	4910      	ldr	r1, [pc, #64]	; (8002be8 <HAL_GPIO_Init+0x2f0>)
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60cb      	str	r3, [r1, #12]
 8002bac:	e025      	b.n	8002bfa <HAL_GPIO_Init+0x302>
 8002bae:	bf00      	nop
 8002bb0:	10320000 	.word	0x10320000
 8002bb4:	10310000 	.word	0x10310000
 8002bb8:	10220000 	.word	0x10220000
 8002bbc:	10210000 	.word	0x10210000
 8002bc0:	10120000 	.word	0x10120000
 8002bc4:	10110000 	.word	0x10110000
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	40010800 	.word	0x40010800
 8002bd4:	40010c00 	.word	0x40010c00
 8002bd8:	40011000 	.word	0x40011000
 8002bdc:	40011400 	.word	0x40011400
 8002be0:	40011800 	.word	0x40011800
 8002be4:	40011c00 	.word	0x40011c00
 8002be8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <HAL_GPIO_Init+0x324>)
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	4909      	ldr	r1, [pc, #36]	; (8002c1c <HAL_GPIO_Init+0x324>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f47f ae7e 	bne.w	800290c <HAL_GPIO_Init+0x14>
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	372c      	adds	r7, #44	; 0x2c
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40010400 	.word	0x40010400

08002c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c3c:	e003      	b.n	8002c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c3e:	887b      	ldrh	r3, [r7, #2]
 8002c40:	041a      	lsls	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	611a      	str	r2, [r3, #16]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr

08002c50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4013      	ands	r3, r2
 8002c68:	041a      	lsls	r2, r3, #16
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	43d9      	mvns	r1, r3
 8002c6e:	887b      	ldrh	r3, [r7, #2]
 8002c70:	400b      	ands	r3, r1
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	611a      	str	r2, [r3, #16]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr
	...

08002c84 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002c88:	4b03      	ldr	r3, [pc, #12]	; (8002c98 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]
}
 8002c8e:	bf00      	nop
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	420e0020 	.word	0x420e0020

08002c9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e26c      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f000 8087 	beq.w	8002dca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cbc:	4b92      	ldr	r3, [pc, #584]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 030c 	and.w	r3, r3, #12
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d00c      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cc8:	4b8f      	ldr	r3, [pc, #572]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f003 030c 	and.w	r3, r3, #12
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d112      	bne.n	8002cfa <HAL_RCC_OscConfig+0x5e>
 8002cd4:	4b8c      	ldr	r3, [pc, #560]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce0:	d10b      	bne.n	8002cfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce2:	4b89      	ldr	r3, [pc, #548]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d06c      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x12c>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d168      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e246      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d02:	d106      	bne.n	8002d12 <HAL_RCC_OscConfig+0x76>
 8002d04:	4b80      	ldr	r3, [pc, #512]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a7f      	ldr	r2, [pc, #508]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	e02e      	b.n	8002d70 <HAL_RCC_OscConfig+0xd4>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10c      	bne.n	8002d34 <HAL_RCC_OscConfig+0x98>
 8002d1a:	4b7b      	ldr	r3, [pc, #492]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a7a      	ldr	r2, [pc, #488]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	4b78      	ldr	r3, [pc, #480]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a77      	ldr	r2, [pc, #476]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e01d      	b.n	8002d70 <HAL_RCC_OscConfig+0xd4>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d3c:	d10c      	bne.n	8002d58 <HAL_RCC_OscConfig+0xbc>
 8002d3e:	4b72      	ldr	r3, [pc, #456]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a71      	ldr	r2, [pc, #452]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b6f      	ldr	r3, [pc, #444]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a6e      	ldr	r2, [pc, #440]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e00b      	b.n	8002d70 <HAL_RCC_OscConfig+0xd4>
 8002d58:	4b6b      	ldr	r3, [pc, #428]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a6a      	ldr	r2, [pc, #424]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	4b68      	ldr	r3, [pc, #416]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a67      	ldr	r2, [pc, #412]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d013      	beq.n	8002da0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7fe ff26 	bl	8001bc8 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d80:	f7fe ff22 	bl	8001bc8 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b64      	cmp	r3, #100	; 0x64
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e1fa      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4b5d      	ldr	r3, [pc, #372]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0f0      	beq.n	8002d80 <HAL_RCC_OscConfig+0xe4>
 8002d9e:	e014      	b.n	8002dca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7fe ff12 	bl	8001bc8 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da8:	f7fe ff0e 	bl	8001bc8 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1e6      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dba:	4b53      	ldr	r3, [pc, #332]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x10c>
 8002dc6:	e000      	b.n	8002dca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d063      	beq.n	8002e9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dd6:	4b4c      	ldr	r3, [pc, #304]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002de2:	4b49      	ldr	r3, [pc, #292]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 030c 	and.w	r3, r3, #12
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d11c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x18c>
 8002dee:	4b46      	ldr	r3, [pc, #280]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d116      	bne.n	8002e28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfa:	4b43      	ldr	r3, [pc, #268]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_RCC_OscConfig+0x176>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e1ba      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e12:	4b3d      	ldr	r3, [pc, #244]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4939      	ldr	r1, [pc, #228]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	e03a      	b.n	8002e9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e30:	4b36      	ldr	r3, [pc, #216]	; (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e36:	f7fe fec7 	bl	8001bc8 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3e:	f7fe fec3 	bl	8001bc8 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e19b      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e50:	4b2d      	ldr	r3, [pc, #180]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4b2a      	ldr	r3, [pc, #168]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4927      	ldr	r1, [pc, #156]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	600b      	str	r3, [r1, #0]
 8002e70:	e015      	b.n	8002e9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b26      	ldr	r3, [pc, #152]	; (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7fe fea6 	bl	8001bc8 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e80:	f7fe fea2 	bl	8001bc8 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e17a      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e92:	4b1d      	ldr	r3, [pc, #116]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d03a      	beq.n	8002f20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d019      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb2:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <HAL_RCC_OscConfig+0x274>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eb8:	f7fe fe86 	bl	8001bc8 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ec0:	f7fe fe82 	bl	8001bc8 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e15a      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <HAL_RCC_OscConfig+0x26c>)
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ede:	2001      	movs	r0, #1
 8002ee0:	f000 fad8 	bl	8003494 <RCC_Delay>
 8002ee4:	e01c      	b.n	8002f20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <HAL_RCC_OscConfig+0x274>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eec:	f7fe fe6c 	bl	8001bc8 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef2:	e00f      	b.n	8002f14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ef4:	f7fe fe68 	bl	8001bc8 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d908      	bls.n	8002f14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e140      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
 8002f06:	bf00      	nop
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	42420000 	.word	0x42420000
 8002f10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f14:	4b9e      	ldr	r3, [pc, #632]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1e9      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 80a6 	beq.w	800307a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f32:	4b97      	ldr	r3, [pc, #604]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10d      	bne.n	8002f5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f3e:	4b94      	ldr	r3, [pc, #592]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	4a93      	ldr	r2, [pc, #588]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f48:	61d3      	str	r3, [r2, #28]
 8002f4a:	4b91      	ldr	r3, [pc, #580]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f52:	60bb      	str	r3, [r7, #8]
 8002f54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f56:	2301      	movs	r3, #1
 8002f58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f5a:	4b8e      	ldr	r3, [pc, #568]	; (8003194 <HAL_RCC_OscConfig+0x4f8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d118      	bne.n	8002f98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f66:	4b8b      	ldr	r3, [pc, #556]	; (8003194 <HAL_RCC_OscConfig+0x4f8>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a8a      	ldr	r2, [pc, #552]	; (8003194 <HAL_RCC_OscConfig+0x4f8>)
 8002f6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f72:	f7fe fe29 	bl	8001bc8 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7a:	f7fe fe25 	bl	8001bc8 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b64      	cmp	r3, #100	; 0x64
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e0fd      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8c:	4b81      	ldr	r3, [pc, #516]	; (8003194 <HAL_RCC_OscConfig+0x4f8>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0f0      	beq.n	8002f7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d106      	bne.n	8002fae <HAL_RCC_OscConfig+0x312>
 8002fa0:	4b7b      	ldr	r3, [pc, #492]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	4a7a      	ldr	r2, [pc, #488]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	6213      	str	r3, [r2, #32]
 8002fac:	e02d      	b.n	800300a <HAL_RCC_OscConfig+0x36e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x334>
 8002fb6:	4b76      	ldr	r3, [pc, #472]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	4a75      	ldr	r2, [pc, #468]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fbc:	f023 0301 	bic.w	r3, r3, #1
 8002fc0:	6213      	str	r3, [r2, #32]
 8002fc2:	4b73      	ldr	r3, [pc, #460]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	4a72      	ldr	r2, [pc, #456]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fc8:	f023 0304 	bic.w	r3, r3, #4
 8002fcc:	6213      	str	r3, [r2, #32]
 8002fce:	e01c      	b.n	800300a <HAL_RCC_OscConfig+0x36e>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b05      	cmp	r3, #5
 8002fd6:	d10c      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x356>
 8002fd8:	4b6d      	ldr	r3, [pc, #436]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	4a6c      	ldr	r2, [pc, #432]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fde:	f043 0304 	orr.w	r3, r3, #4
 8002fe2:	6213      	str	r3, [r2, #32]
 8002fe4:	4b6a      	ldr	r3, [pc, #424]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	4a69      	ldr	r2, [pc, #420]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6213      	str	r3, [r2, #32]
 8002ff0:	e00b      	b.n	800300a <HAL_RCC_OscConfig+0x36e>
 8002ff2:	4b67      	ldr	r3, [pc, #412]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	4a66      	ldr	r2, [pc, #408]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8002ff8:	f023 0301 	bic.w	r3, r3, #1
 8002ffc:	6213      	str	r3, [r2, #32]
 8002ffe:	4b64      	ldr	r3, [pc, #400]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	4a63      	ldr	r2, [pc, #396]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003004:	f023 0304 	bic.w	r3, r3, #4
 8003008:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d015      	beq.n	800303e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003012:	f7fe fdd9 	bl	8001bc8 <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003018:	e00a      	b.n	8003030 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800301a:	f7fe fdd5 	bl	8001bc8 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	f241 3288 	movw	r2, #5000	; 0x1388
 8003028:	4293      	cmp	r3, r2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e0ab      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003030:	4b57      	ldr	r3, [pc, #348]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0ee      	beq.n	800301a <HAL_RCC_OscConfig+0x37e>
 800303c:	e014      	b.n	8003068 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303e:	f7fe fdc3 	bl	8001bc8 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003044:	e00a      	b.n	800305c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7fe fdbf 	bl	8001bc8 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	; 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e095      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800305c:	4b4c      	ldr	r3, [pc, #304]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1ee      	bne.n	8003046 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003068:	7dfb      	ldrb	r3, [r7, #23]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d105      	bne.n	800307a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800306e:	4b48      	ldr	r3, [pc, #288]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	4a47      	ldr	r2, [pc, #284]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003078:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 8081 	beq.w	8003186 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003084:	4b42      	ldr	r3, [pc, #264]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f003 030c 	and.w	r3, r3, #12
 800308c:	2b08      	cmp	r3, #8
 800308e:	d061      	beq.n	8003154 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	2b02      	cmp	r3, #2
 8003096:	d146      	bne.n	8003126 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003098:	4b3f      	ldr	r3, [pc, #252]	; (8003198 <HAL_RCC_OscConfig+0x4fc>)
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fe fd93 	bl	8001bc8 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a6:	f7fe fd8f 	bl	8001bc8 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e067      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030b8:	4b35      	ldr	r3, [pc, #212]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1f0      	bne.n	80030a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030cc:	d108      	bne.n	80030e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030ce:	4b30      	ldr	r3, [pc, #192]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	492d      	ldr	r1, [pc, #180]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030e0:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a19      	ldr	r1, [r3, #32]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	430b      	orrs	r3, r1
 80030f2:	4927      	ldr	r1, [pc, #156]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030f8:	4b27      	ldr	r3, [pc, #156]	; (8003198 <HAL_RCC_OscConfig+0x4fc>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fe:	f7fe fd63 	bl	8001bc8 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003106:	f7fe fd5f 	bl	8001bc8 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e037      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003118:	4b1d      	ldr	r3, [pc, #116]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x46a>
 8003124:	e02f      	b.n	8003186 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003126:	4b1c      	ldr	r3, [pc, #112]	; (8003198 <HAL_RCC_OscConfig+0x4fc>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312c:	f7fe fd4c 	bl	8001bc8 <HAL_GetTick>
 8003130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003134:	f7fe fd48 	bl	8001bc8 <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e020      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003146:	4b12      	ldr	r3, [pc, #72]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x498>
 8003152:	e018      	b.n	8003186 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69db      	ldr	r3, [r3, #28]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e013      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003160:	4b0b      	ldr	r3, [pc, #44]	; (8003190 <HAL_RCC_OscConfig+0x4f4>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	429a      	cmp	r2, r3
 8003172:	d106      	bne.n	8003182 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800317e:	429a      	cmp	r2, r3
 8003180:	d001      	beq.n	8003186 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40021000 	.word	0x40021000
 8003194:	40007000 	.word	0x40007000
 8003198:	42420060 	.word	0x42420060

0800319c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0d0      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031b0:	4b6a      	ldr	r3, [pc, #424]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d910      	bls.n	80031e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031be:	4b67      	ldr	r3, [pc, #412]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 0207 	bic.w	r2, r3, #7
 80031c6:	4965      	ldr	r1, [pc, #404]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b63      	ldr	r3, [pc, #396]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0b8      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d020      	beq.n	800322e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031f8:	4b59      	ldr	r3, [pc, #356]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4a58      	ldr	r2, [pc, #352]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003202:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003210:	4b53      	ldr	r3, [pc, #332]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4a52      	ldr	r2, [pc, #328]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003216:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800321a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800321c:	4b50      	ldr	r3, [pc, #320]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	494d      	ldr	r1, [pc, #308]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	4313      	orrs	r3, r2
 800322c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	d040      	beq.n	80032bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d107      	bne.n	8003252 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003242:	4b47      	ldr	r3, [pc, #284]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d115      	bne.n	800327a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e07f      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d107      	bne.n	800326a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800325a:	4b41      	ldr	r3, [pc, #260]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d109      	bne.n	800327a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e073      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800326a:	4b3d      	ldr	r3, [pc, #244]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e06b      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800327a:	4b39      	ldr	r3, [pc, #228]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f023 0203 	bic.w	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	4936      	ldr	r1, [pc, #216]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003288:	4313      	orrs	r3, r2
 800328a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800328c:	f7fe fc9c 	bl	8001bc8 <HAL_GetTick>
 8003290:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003292:	e00a      	b.n	80032aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003294:	f7fe fc98 	bl	8001bc8 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e053      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032aa:	4b2d      	ldr	r3, [pc, #180]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 020c 	and.w	r2, r3, #12
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d1eb      	bne.n	8003294 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032bc:	4b27      	ldr	r3, [pc, #156]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d210      	bcs.n	80032ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ca:	4b24      	ldr	r3, [pc, #144]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f023 0207 	bic.w	r2, r3, #7
 80032d2:	4922      	ldr	r1, [pc, #136]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032da:	4b20      	ldr	r3, [pc, #128]	; (800335c <HAL_RCC_ClockConfig+0x1c0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d001      	beq.n	80032ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e032      	b.n	8003352 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	4916      	ldr	r1, [pc, #88]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003306:	4313      	orrs	r3, r2
 8003308:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d009      	beq.n	800332a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003316:	4b12      	ldr	r3, [pc, #72]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	490e      	ldr	r1, [pc, #56]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003326:	4313      	orrs	r3, r2
 8003328:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800332a:	f000 f821 	bl	8003370 <HAL_RCC_GetSysClockFreq>
 800332e:	4602      	mov	r2, r0
 8003330:	4b0b      	ldr	r3, [pc, #44]	; (8003360 <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	490a      	ldr	r1, [pc, #40]	; (8003364 <HAL_RCC_ClockConfig+0x1c8>)
 800333c:	5ccb      	ldrb	r3, [r1, r3]
 800333e:	fa22 f303 	lsr.w	r3, r2, r3
 8003342:	4a09      	ldr	r2, [pc, #36]	; (8003368 <HAL_RCC_ClockConfig+0x1cc>)
 8003344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003346:	4b09      	ldr	r3, [pc, #36]	; (800336c <HAL_RCC_ClockConfig+0x1d0>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7fe fbfa 	bl	8001b44 <HAL_InitTick>

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	40022000 	.word	0x40022000
 8003360:	40021000 	.word	0x40021000
 8003364:	08008d54 	.word	0x08008d54
 8003368:	20000000 	.word	0x20000000
 800336c:	20000004 	.word	0x20000004

08003370 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003370:	b490      	push	{r4, r7}
 8003372:	b08a      	sub	sp, #40	; 0x28
 8003374:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003376:	4b2a      	ldr	r3, [pc, #168]	; (8003420 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003378:	1d3c      	adds	r4, r7, #4
 800337a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800337c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003380:	f240 2301 	movw	r3, #513	; 0x201
 8003384:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	61fb      	str	r3, [r7, #28]
 800338a:	2300      	movs	r3, #0
 800338c:	61bb      	str	r3, [r7, #24]
 800338e:	2300      	movs	r3, #0
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
 8003392:	2300      	movs	r3, #0
 8003394:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003396:	2300      	movs	r3, #0
 8003398:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800339a:	4b22      	ldr	r3, [pc, #136]	; (8003424 <HAL_RCC_GetSysClockFreq+0xb4>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f003 030c 	and.w	r3, r3, #12
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d002      	beq.n	80033b0 <HAL_RCC_GetSysClockFreq+0x40>
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d003      	beq.n	80033b6 <HAL_RCC_GetSysClockFreq+0x46>
 80033ae:	e02d      	b.n	800340c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033b0:	4b1d      	ldr	r3, [pc, #116]	; (8003428 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033b2:	623b      	str	r3, [r7, #32]
      break;
 80033b4:	e02d      	b.n	8003412 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	0c9b      	lsrs	r3, r3, #18
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80033c2:	4413      	add	r3, r2
 80033c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80033c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033d4:	4b13      	ldr	r3, [pc, #76]	; (8003424 <HAL_RCC_GetSysClockFreq+0xb4>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	0c5b      	lsrs	r3, r3, #17
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80033e2:	4413      	add	r3, r2
 80033e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80033e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	4a0e      	ldr	r2, [pc, #56]	; (8003428 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033ee:	fb02 f203 	mul.w	r2, r2, r3
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f8:	627b      	str	r3, [r7, #36]	; 0x24
 80033fa:	e004      	b.n	8003406 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	4a0b      	ldr	r2, [pc, #44]	; (800342c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003400:	fb02 f303 	mul.w	r3, r2, r3
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	623b      	str	r3, [r7, #32]
      break;
 800340a:	e002      	b.n	8003412 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800340c:	4b06      	ldr	r3, [pc, #24]	; (8003428 <HAL_RCC_GetSysClockFreq+0xb8>)
 800340e:	623b      	str	r3, [r7, #32]
      break;
 8003410:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003412:	6a3b      	ldr	r3, [r7, #32]
}
 8003414:	4618      	mov	r0, r3
 8003416:	3728      	adds	r7, #40	; 0x28
 8003418:	46bd      	mov	sp, r7
 800341a:	bc90      	pop	{r4, r7}
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	0800895c 	.word	0x0800895c
 8003424:	40021000 	.word	0x40021000
 8003428:	007a1200 	.word	0x007a1200
 800342c:	003d0900 	.word	0x003d0900

08003430 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003434:	4b02      	ldr	r3, [pc, #8]	; (8003440 <HAL_RCC_GetHCLKFreq+0x10>)
 8003436:	681b      	ldr	r3, [r3, #0]
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr
 8003440:	20000000 	.word	0x20000000

08003444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003448:	f7ff fff2 	bl	8003430 <HAL_RCC_GetHCLKFreq>
 800344c:	4602      	mov	r2, r0
 800344e:	4b05      	ldr	r3, [pc, #20]	; (8003464 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	0a1b      	lsrs	r3, r3, #8
 8003454:	f003 0307 	and.w	r3, r3, #7
 8003458:	4903      	ldr	r1, [pc, #12]	; (8003468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800345a:	5ccb      	ldrb	r3, [r1, r3]
 800345c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003460:	4618      	mov	r0, r3
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40021000 	.word	0x40021000
 8003468:	08008d64 	.word	0x08008d64

0800346c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003470:	f7ff ffde 	bl	8003430 <HAL_RCC_GetHCLKFreq>
 8003474:	4602      	mov	r2, r0
 8003476:	4b05      	ldr	r3, [pc, #20]	; (800348c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	0adb      	lsrs	r3, r3, #11
 800347c:	f003 0307 	and.w	r3, r3, #7
 8003480:	4903      	ldr	r1, [pc, #12]	; (8003490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003482:	5ccb      	ldrb	r3, [r1, r3]
 8003484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003488:	4618      	mov	r0, r3
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000
 8003490:	08008d64 	.word	0x08008d64

08003494 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800349c:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <RCC_Delay+0x34>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a0a      	ldr	r2, [pc, #40]	; (80034cc <RCC_Delay+0x38>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	0a5b      	lsrs	r3, r3, #9
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80034b0:	bf00      	nop
  }
  while (Delay --);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1e5a      	subs	r2, r3, #1
 80034b6:	60fa      	str	r2, [r7, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1f9      	bne.n	80034b0 <RCC_Delay+0x1c>
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	20000000 	.word	0x20000000
 80034cc:	10624dd3 	.word	0x10624dd3

080034d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80034d8:	2300      	movs	r3, #0
 80034da:	613b      	str	r3, [r7, #16]
 80034dc:	2300      	movs	r3, #0
 80034de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d07d      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80034ec:	2300      	movs	r3, #0
 80034ee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034f0:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10d      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fc:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	4a4b      	ldr	r2, [pc, #300]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003506:	61d3      	str	r3, [r2, #28]
 8003508:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800350a:	69db      	ldr	r3, [r3, #28]
 800350c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003514:	2301      	movs	r3, #1
 8003516:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003518:	4b46      	ldr	r3, [pc, #280]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003520:	2b00      	cmp	r3, #0
 8003522:	d118      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003524:	4b43      	ldr	r3, [pc, #268]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a42      	ldr	r2, [pc, #264]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800352a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800352e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003530:	f7fe fb4a 	bl	8001bc8 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003536:	e008      	b.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003538:	f7fe fb46 	bl	8001bc8 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b64      	cmp	r3, #100	; 0x64
 8003544:	d901      	bls.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e06d      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354a:	4b3a      	ldr	r3, [pc, #232]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0f0      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003556:	4b36      	ldr	r3, [pc, #216]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d02e      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	429a      	cmp	r2, r3
 8003572:	d027      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003574:	4b2e      	ldr	r3, [pc, #184]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800357c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800357e:	4b2e      	ldr	r3, [pc, #184]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003580:	2201      	movs	r2, #1
 8003582:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003584:	4b2c      	ldr	r3, [pc, #176]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800358a:	4a29      	ldr	r2, [pc, #164]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d014      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359a:	f7fe fb15 	bl	8001bc8 <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a0:	e00a      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a2:	f7fe fb11 	bl	8001bc8 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e036      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b8:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ee      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035c4:	4b1a      	ldr	r3, [pc, #104]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	4917      	ldr	r1, [pc, #92]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035d6:	7dfb      	ldrb	r3, [r7, #23]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d105      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035dc:	4b14      	ldr	r3, [pc, #80]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	4a13      	ldr	r2, [pc, #76]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035f4:	4b0e      	ldr	r3, [pc, #56]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	490b      	ldr	r1, [pc, #44]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003602:	4313      	orrs	r3, r2
 8003604:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0310 	and.w	r3, r3, #16
 800360e:	2b00      	cmp	r3, #0
 8003610:	d008      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003612:	4b07      	ldr	r3, [pc, #28]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	4904      	ldr	r1, [pc, #16]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003620:	4313      	orrs	r3, r2
 8003622:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	40007000 	.word	0x40007000
 8003638:	42420440 	.word	0x42420440

0800363c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800363c:	b590      	push	{r4, r7, lr}
 800363e:	b08d      	sub	sp, #52	; 0x34
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003644:	4b6b      	ldr	r3, [pc, #428]	; (80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8003646:	f107 040c 	add.w	r4, r7, #12
 800364a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800364c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003650:	f240 2301 	movw	r3, #513	; 0x201
 8003654:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	627b      	str	r3, [r7, #36]	; 0x24
 800365a:	2300      	movs	r3, #0
 800365c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800365e:	2300      	movs	r3, #0
 8003660:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
 8003666:	2300      	movs	r3, #0
 8003668:	62bb      	str	r3, [r7, #40]	; 0x28
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3b01      	subs	r3, #1
 800366e:	2b0f      	cmp	r3, #15
 8003670:	f200 80b6 	bhi.w	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003674:	a201      	add	r2, pc, #4	; (adr r2, 800367c <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8003676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367a:	bf00      	nop
 800367c:	0800375f 	.word	0x0800375f
 8003680:	080037c5 	.word	0x080037c5
 8003684:	080037e1 	.word	0x080037e1
 8003688:	0800374f 	.word	0x0800374f
 800368c:	080037e1 	.word	0x080037e1
 8003690:	080037e1 	.word	0x080037e1
 8003694:	080037e1 	.word	0x080037e1
 8003698:	08003757 	.word	0x08003757
 800369c:	080037e1 	.word	0x080037e1
 80036a0:	080037e1 	.word	0x080037e1
 80036a4:	080037e1 	.word	0x080037e1
 80036a8:	080037e1 	.word	0x080037e1
 80036ac:	080037e1 	.word	0x080037e1
 80036b0:	080037e1 	.word	0x080037e1
 80036b4:	080037e1 	.word	0x080037e1
 80036b8:	080036bd 	.word	0x080036bd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80036bc:	4b4e      	ldr	r3, [pc, #312]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80036c2:	4b4d      	ldr	r3, [pc, #308]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 808a 	beq.w	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	0c9b      	lsrs	r3, r3, #18
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80036dc:	4413      	add	r3, r2
 80036de:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80036e2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d018      	beq.n	8003720 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036ee:	4b42      	ldr	r3, [pc, #264]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	0c5b      	lsrs	r3, r3, #17
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80036fc:	4413      	add	r3, r2
 80036fe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00d      	beq.n	800372a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800370e:	4a3b      	ldr	r2, [pc, #236]	; (80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	fbb2 f2f3 	udiv	r2, r2, r3
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	fb02 f303 	mul.w	r3, r2, r3
 800371c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800371e:	e004      	b.n	800372a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	4a37      	ldr	r2, [pc, #220]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800372a:	4b33      	ldr	r3, [pc, #204]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003732:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003736:	d102      	bne.n	800373e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8003738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800373c:	e052      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	4a30      	ldr	r2, [pc, #192]	; (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8003744:	fba2 2303 	umull	r2, r3, r2, r3
 8003748:	085b      	lsrs	r3, r3, #1
 800374a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800374c:	e04a      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800374e:	f7ff fe0f 	bl	8003370 <HAL_RCC_GetSysClockFreq>
 8003752:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003754:	e049      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8003756:	f7ff fe0b 	bl	8003370 <HAL_RCC_GetSysClockFreq>
 800375a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800375c:	e045      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800375e:	4b26      	ldr	r3, [pc, #152]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800376a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800376e:	d108      	bne.n	8003782 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 800377a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800377e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003780:	e01f      	b.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003788:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800378c:	d109      	bne.n	80037a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800378e:	4b1a      	ldr	r3, [pc, #104]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 800379a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800379e:	62bb      	str	r3, [r7, #40]	; 0x28
 80037a0:	e00f      	b.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ac:	d11c      	bne.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80037ae:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d016      	beq.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 80037ba:	f24f 4324 	movw	r3, #62500	; 0xf424
 80037be:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80037c0:	e012      	b.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80037c2:	e011      	b.n	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80037c4:	f7ff fe52 	bl	800346c <HAL_RCC_GetPCLK2Freq>
 80037c8:	4602      	mov	r2, r0
 80037ca:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	0b9b      	lsrs	r3, r3, #14
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	3301      	adds	r3, #1
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037dc:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80037de:	e004      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 80037e0:	bf00      	nop
 80037e2:	e002      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80037e4:	bf00      	nop
 80037e6:	e000      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80037e8:	bf00      	nop
    }
  }
  return (frequency);
 80037ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3734      	adds	r7, #52	; 0x34
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd90      	pop	{r4, r7, pc}
 80037f4:	0800896c 	.word	0x0800896c
 80037f8:	40021000 	.word	0x40021000
 80037fc:	007a1200 	.word	0x007a1200
 8003800:	003d0900 	.word	0x003d0900
 8003804:	aaaaaaab 	.word	0xaaaaaaab

08003808 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e084      	b.n	8003928 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	7c5b      	ldrb	r3, [r3, #17]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d105      	bne.n	8003834 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fd fe28 	bl	8001484 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 faf4 	bl	8003e28 <HAL_RTC_WaitForSynchro>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d004      	beq.n	8003850 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2204      	movs	r2, #4
 800384a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e06b      	b.n	8003928 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 fbad 	bl	8003fb0 <RTC_EnterInitMode>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d004      	beq.n	8003866 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2204      	movs	r2, #4
 8003860:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e060      	b.n	8003928 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0207 	bic.w	r2, r2, #7
 8003874:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d005      	beq.n	800388a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800387e:	4b2c      	ldr	r3, [pc, #176]	; (8003930 <HAL_RTC_Init+0x128>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003882:	4a2b      	ldr	r2, [pc, #172]	; (8003930 <HAL_RTC_Init+0x128>)
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800388a:	4b29      	ldr	r3, [pc, #164]	; (8003930 <HAL_RTC_Init+0x128>)
 800388c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	4926      	ldr	r1, [pc, #152]	; (8003930 <HAL_RTC_Init+0x128>)
 8003898:	4313      	orrs	r3, r2
 800389a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a4:	d003      	beq.n	80038ae <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	e00e      	b.n	80038cc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80038ae:	2001      	movs	r0, #1
 80038b0:	f7ff fec4 	bl	800363c <HAL_RCCEx_GetPeriphCLKFreq>
 80038b4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d104      	bne.n	80038c6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2204      	movs	r2, #4
 80038c0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e030      	b.n	8003928 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	3b01      	subs	r3, #1
 80038ca:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f023 010f 	bic.w	r1, r3, #15
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	0c1a      	lsrs	r2, r3, #16
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	0c1b      	lsrs	r3, r3, #16
 80038ea:	041b      	lsls	r3, r3, #16
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	b291      	uxth	r1, r2
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	430b      	orrs	r3, r1
 80038f6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fb81 	bl	8004000 <RTC_ExitInitMode>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d004      	beq.n	800390e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2204      	movs	r2, #4
 8003908:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e00c      	b.n	8003928 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003926:	2300      	movs	r3, #0
  }
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40006c00 	.word	0x40006c00

08003934 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003934:	b590      	push	{r4, r7, lr}
 8003936:	b087      	sub	sp, #28
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	2300      	movs	r3, #0
 8003946:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <HAL_RTC_SetTime+0x20>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e080      	b.n	8003a5a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	7c1b      	ldrb	r3, [r3, #16]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d101      	bne.n	8003964 <HAL_RTC_SetTime+0x30>
 8003960:	2302      	movs	r3, #2
 8003962:	e07a      	b.n	8003a5a <HAL_RTC_SetTime+0x126>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2201      	movs	r2, #1
 8003968:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2202      	movs	r2, #2
 800396e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d113      	bne.n	800399e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003980:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	785b      	ldrb	r3, [r3, #1]
 8003988:	4619      	mov	r1, r3
 800398a:	460b      	mov	r3, r1
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a5b      	subs	r3, r3, r1
 8003990:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003992:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003998:	4413      	add	r3, r2
 800399a:	617b      	str	r3, [r7, #20]
 800399c:	e01e      	b.n	80039dc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 fb71 	bl	800408a <RTC_Bcd2ToByte>
 80039a8:	4603      	mov	r3, r0
 80039aa:	461a      	mov	r2, r3
 80039ac:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80039b0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	785b      	ldrb	r3, [r3, #1]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 fb66 	bl	800408a <RTC_Bcd2ToByte>
 80039be:	4603      	mov	r3, r0
 80039c0:	461a      	mov	r2, r3
 80039c2:	4613      	mov	r3, r2
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	1a9b      	subs	r3, r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039ca:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	789b      	ldrb	r3, [r3, #2]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 fb5a 	bl	800408a <RTC_Bcd2ToByte>
 80039d6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039d8:	4423      	add	r3, r4
 80039da:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80039dc:	6979      	ldr	r1, [r7, #20]
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 fa7f 	bl	8003ee2 <RTC_WriteTimeCounter>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2204      	movs	r2, #4
 80039ee:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e02f      	b.n	8003a5a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0205 	bic.w	r2, r2, #5
 8003a08:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fa90 	bl	8003f30 <RTC_ReadAlarmCounter>
 8003a10:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a18:	d018      	beq.n	8003a4c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d214      	bcs.n	8003a4c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003a28:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003a2c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003a2e:	6939      	ldr	r1, [r7, #16]
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 fa96 	bl	8003f62 <RTC_WriteAlarmCounter>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2204      	movs	r2, #4
 8003a40:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e006      	b.n	8003a5a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003a58:	2300      	movs	r3, #0
  }
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	371c      	adds	r7, #28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd90      	pop	{r4, r7, pc}
	...

08003a64 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b088      	sub	sp, #32
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	61bb      	str	r3, [r7, #24]
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_RTC_GetTime+0x28>
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0b5      	b.n	8003bfc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f003 0304 	and.w	r3, r3, #4
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e0ac      	b.n	8003bfc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 f9ed 	bl	8003e82 <RTC_ReadTimeCounter>
 8003aa8:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	4a55      	ldr	r2, [pc, #340]	; (8003c04 <HAL_RTC_GetTime+0x1a0>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	0adb      	lsrs	r3, r3, #11
 8003ab4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4b52      	ldr	r3, [pc, #328]	; (8003c04 <HAL_RTC_GetTime+0x1a0>)
 8003aba:	fba3 1302 	umull	r1, r3, r3, r2
 8003abe:	0adb      	lsrs	r3, r3, #11
 8003ac0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003ac4:	fb01 f303 	mul.w	r3, r1, r3
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	4a4f      	ldr	r2, [pc, #316]	; (8003c08 <HAL_RTC_GetTime+0x1a4>)
 8003acc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	4a4a      	ldr	r2, [pc, #296]	; (8003c04 <HAL_RTC_GetTime+0x1a0>)
 8003adc:	fba2 1203 	umull	r1, r2, r2, r3
 8003ae0:	0ad2      	lsrs	r2, r2, #11
 8003ae2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003ae6:	fb01 f202 	mul.w	r2, r1, r2
 8003aea:	1a9a      	subs	r2, r3, r2
 8003aec:	4b46      	ldr	r3, [pc, #280]	; (8003c08 <HAL_RTC_GetTime+0x1a4>)
 8003aee:	fba3 1302 	umull	r1, r3, r3, r2
 8003af2:	0959      	lsrs	r1, r3, #5
 8003af4:	460b      	mov	r3, r1
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a5b      	subs	r3, r3, r1
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	1ad1      	subs	r1, r2, r3
 8003afe:	b2ca      	uxtb	r2, r1
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	2b17      	cmp	r3, #23
 8003b08:	d955      	bls.n	8003bb6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	4a3f      	ldr	r2, [pc, #252]	; (8003c0c <HAL_RTC_GetTime+0x1a8>)
 8003b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b12:	091b      	lsrs	r3, r3, #4
 8003b14:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003b16:	6939      	ldr	r1, [r7, #16]
 8003b18:	4b3c      	ldr	r3, [pc, #240]	; (8003c0c <HAL_RTC_GetTime+0x1a8>)
 8003b1a:	fba3 2301 	umull	r2, r3, r3, r1
 8003b1e:	091a      	lsrs	r2, r3, #4
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	1aca      	subs	r2, r1, r3
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 f9fd 	bl	8003f30 <RTC_ReadAlarmCounter>
 8003b36:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3e:	d008      	beq.n	8003b52 <HAL_RTC_GetTime+0xee>
 8003b40:	69fa      	ldr	r2, [r7, #28]
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d904      	bls.n	8003b52 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	61fb      	str	r3, [r7, #28]
 8003b50:	e002      	b.n	8003b58 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003b52:	f04f 33ff 	mov.w	r3, #4294967295
 8003b56:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	4a2d      	ldr	r2, [pc, #180]	; (8003c10 <HAL_RTC_GetTime+0x1ac>)
 8003b5c:	fb02 f303 	mul.w	r3, r2, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b66:	69b9      	ldr	r1, [r7, #24]
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f9ba 	bl	8003ee2 <RTC_WriteTimeCounter>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e041      	b.n	8003bfc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7e:	d00c      	beq.n	8003b9a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003b80:	69fa      	ldr	r2, [r7, #28]
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	4413      	add	r3, r2
 8003b86:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b88:	69f9      	ldr	r1, [r7, #28]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f9e9 	bl	8003f62 <RTC_WriteAlarmCounter>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00a      	beq.n	8003bac <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e030      	b.n	8003bfc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003b9a:	69f9      	ldr	r1, [r7, #28]
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 f9e0 	bl	8003f62 <RTC_WriteAlarmCounter>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e027      	b.n	8003bfc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003bac:	6979      	ldr	r1, [r7, #20]
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 fa88 	bl	80040c4 <RTC_DateUpdate>
 8003bb4:	e003      	b.n	8003bbe <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	b2da      	uxtb	r2, r3
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d01a      	beq.n	8003bfa <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fa41 	bl	8004050 <RTC_ByteToBcd2>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	785b      	ldrb	r3, [r3, #1]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fa38 	bl	8004050 <RTC_ByteToBcd2>
 8003be0:	4603      	mov	r3, r0
 8003be2:	461a      	mov	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	789b      	ldrb	r3, [r3, #2]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 fa2f 	bl	8004050 <RTC_ByteToBcd2>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	91a2b3c5 	.word	0x91a2b3c5
 8003c08:	88888889 	.word	0x88888889
 8003c0c:	aaaaaaab 	.word	0xaaaaaaab
 8003c10:	00015180 	.word	0x00015180

08003c14 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b088      	sub	sp, #32
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61fb      	str	r3, [r7, #28]
 8003c24:	2300      	movs	r3, #0
 8003c26:	61bb      	str	r3, [r7, #24]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_RTC_SetDate+0x24>
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e097      	b.n	8003d6c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	7c1b      	ldrb	r3, [r3, #16]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d101      	bne.n	8003c48 <HAL_RTC_SetDate+0x34>
 8003c44:	2302      	movs	r3, #2
 8003c46:	e091      	b.n	8003d6c <HAL_RTC_SetDate+0x158>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2202      	movs	r2, #2
 8003c52:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10c      	bne.n	8003c74 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	78da      	ldrb	r2, [r3, #3]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	785a      	ldrb	r2, [r3, #1]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	789a      	ldrb	r2, [r3, #2]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	739a      	strb	r2, [r3, #14]
 8003c72:	e01a      	b.n	8003caa <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	78db      	ldrb	r3, [r3, #3]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 fa06 	bl	800408a <RTC_Bcd2ToByte>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	785b      	ldrb	r3, [r3, #1]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 f9fd 	bl	800408a <RTC_Bcd2ToByte>
 8003c90:	4603      	mov	r3, r0
 8003c92:	461a      	mov	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	789b      	ldrb	r3, [r3, #2]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 f9f4 	bl	800408a <RTC_Bcd2ToByte>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	7bdb      	ldrb	r3, [r3, #15]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	7b59      	ldrb	r1, [r3, #13]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	7b9b      	ldrb	r3, [r3, #14]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	f000 fadf 	bl	800427c <RTC_WeekDayNum>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	7b1a      	ldrb	r2, [r3, #12]
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 f8d7 	bl	8003e82 <RTC_ReadTimeCounter>
 8003cd4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	4a26      	ldr	r2, [pc, #152]	; (8003d74 <HAL_RTC_SetDate+0x160>)
 8003cda:	fba2 2303 	umull	r2, r3, r2, r3
 8003cde:	0adb      	lsrs	r3, r3, #11
 8003ce0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2b18      	cmp	r3, #24
 8003ce6:	d93a      	bls.n	8003d5e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	4a23      	ldr	r2, [pc, #140]	; (8003d78 <HAL_RTC_SetDate+0x164>)
 8003cec:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf0:	091b      	lsrs	r3, r3, #4
 8003cf2:	4a22      	ldr	r2, [pc, #136]	; (8003d7c <HAL_RTC_SetDate+0x168>)
 8003cf4:	fb02 f303 	mul.w	r3, r2, r3
 8003cf8:	69fa      	ldr	r2, [r7, #28]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003cfe:	69f9      	ldr	r1, [r7, #28]
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 f8ee 	bl	8003ee2 <RTC_WriteTimeCounter>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d007      	beq.n	8003d1c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2204      	movs	r2, #4
 8003d10:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e027      	b.n	8003d6c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f000 f907 	bl	8003f30 <RTC_ReadAlarmCounter>
 8003d22:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d2a:	d018      	beq.n	8003d5e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d214      	bcs.n	8003d5e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003d3a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d3e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d40:	69b9      	ldr	r1, [r7, #24]
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 f90d 	bl	8003f62 <RTC_WriteAlarmCounter>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d007      	beq.n	8003d5e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2204      	movs	r2, #4
 8003d52:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e006      	b.n	8003d6c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3720      	adds	r7, #32
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	91a2b3c5 	.word	0x91a2b3c5
 8003d78:	aaaaaaab 	.word	0xaaaaaaab
 8003d7c:	00015180 	.word	0x00015180

08003d80 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003d8c:	f107 0314 	add.w	r3, r7, #20
 8003d90:	2100      	movs	r1, #0
 8003d92:	460a      	mov	r2, r1
 8003d94:	801a      	strh	r2, [r3, #0]
 8003d96:	460a      	mov	r2, r1
 8003d98:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_RTC_GetDate+0x26>
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e03a      	b.n	8003e20 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003daa:	f107 0314 	add.w	r3, r7, #20
 8003dae:	2200      	movs	r2, #0
 8003db0:	4619      	mov	r1, r3
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f7ff fe56 	bl	8003a64 <HAL_RTC_GetTime>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e02e      	b.n	8003e20 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	7b1a      	ldrb	r2, [r3, #12]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	7bda      	ldrb	r2, [r3, #15]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	7b5a      	ldrb	r2, [r3, #13]
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	7b9a      	ldrb	r2, [r3, #14]
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d01a      	beq.n	8003e1e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	78db      	ldrb	r3, [r3, #3]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 f92f 	bl	8004050 <RTC_ByteToBcd2>
 8003df2:	4603      	mov	r3, r0
 8003df4:	461a      	mov	r2, r3
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	785b      	ldrb	r3, [r3, #1]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 f926 	bl	8004050 <RTC_ByteToBcd2>
 8003e04:	4603      	mov	r3, r0
 8003e06:	461a      	mov	r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	789b      	ldrb	r3, [r3, #2]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 f91d 	bl	8004050 <RTC_ByteToBcd2>
 8003e16:	4603      	mov	r3, r0
 8003e18:	461a      	mov	r2, r3
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e01d      	b.n	8003e7a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0208 	bic.w	r2, r2, #8
 8003e4c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003e4e:	f7fd febb 	bl	8001bc8 <HAL_GetTick>
 8003e52:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003e54:	e009      	b.n	8003e6a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003e56:	f7fd feb7 	bl	8001bc8 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e64:	d901      	bls.n	8003e6a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e007      	b.n	8003e7a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0ee      	beq.n	8003e56 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b087      	sub	sp, #28
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	827b      	strh	r3, [r7, #18]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	823b      	strh	r3, [r7, #16]
 8003e92:	2300      	movs	r3, #0
 8003e94:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003eb2:	8a7a      	ldrh	r2, [r7, #18]
 8003eb4:	8a3b      	ldrh	r3, [r7, #16]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d008      	beq.n	8003ecc <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003eba:	8a3b      	ldrh	r3, [r7, #16]
 8003ebc:	041a      	lsls	r2, r3, #16
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	e004      	b.n	8003ed6 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003ecc:	8a7b      	ldrh	r3, [r7, #18]
 8003ece:	041a      	lsls	r2, r3, #16
 8003ed0:	89fb      	ldrh	r3, [r7, #14]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003ed6:	697b      	ldr	r3, [r7, #20]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bc80      	pop	{r7}
 8003ee0:	4770      	bx	lr

08003ee2 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 f85d 	bl	8003fb0 <RTC_EnterInitMode>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	73fb      	strb	r3, [r7, #15]
 8003f00:	e011      	b.n	8003f26 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	0c12      	lsrs	r2, r2, #16
 8003f0a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	b292      	uxth	r2, r2
 8003f14:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f872 	bl	8004000 <RTC_ExitInitMode>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	81fb      	strh	r3, [r7, #14]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003f50:	89fb      	ldrh	r3, [r7, #14]
 8003f52:	041a      	lsls	r2, r3, #16
 8003f54:	89bb      	ldrh	r3, [r7, #12]
 8003f56:	4313      	orrs	r3, r2
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b084      	sub	sp, #16
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f81d 	bl	8003fb0 <RTC_EnterInitMode>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
 8003f80:	e011      	b.n	8003fa6 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	0c12      	lsrs	r2, r2, #16
 8003f8a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	b292      	uxth	r2, r2
 8003f94:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f832 	bl	8004000 <RTC_ExitInitMode>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003fbc:	f7fd fe04 	bl	8001bc8 <HAL_GetTick>
 8003fc0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003fc2:	e009      	b.n	8003fd8 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003fc4:	f7fd fe00 	bl	8001bc8 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fd2:	d901      	bls.n	8003fd8 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e00f      	b.n	8003ff8 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0ee      	beq.n	8003fc4 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0210 	orr.w	r2, r2, #16
 8003ff4:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0210 	bic.w	r2, r2, #16
 800401a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800401c:	f7fd fdd4 	bl	8001bc8 <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004022:	e009      	b.n	8004038 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004024:	f7fd fdd0 	bl	8001bc8 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004032:	d901      	bls.n	8004038 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e007      	b.n	8004048 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 0320 	and.w	r3, r3, #32
 8004042:	2b00      	cmp	r3, #0
 8004044:	d0ee      	beq.n	8004024 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800405e:	e005      	b.n	800406c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	3301      	adds	r3, #1
 8004064:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	3b0a      	subs	r3, #10
 800406a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800406c:	79fb      	ldrb	r3, [r7, #7]
 800406e:	2b09      	cmp	r3, #9
 8004070:	d8f6      	bhi.n	8004060 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	b2db      	uxtb	r3, r3
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	b2da      	uxtb	r2, r3
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	4313      	orrs	r3, r2
 800407e:	b2db      	uxtb	r3, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr

0800408a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800408a:	b480      	push	{r7}
 800408c:	b085      	sub	sp, #20
 800408e:	af00      	add	r7, sp, #0
 8004090:	4603      	mov	r3, r0
 8004092:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	091b      	lsrs	r3, r3, #4
 800409c:	b2db      	uxtb	r3, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	f003 030f 	and.w	r3, r3, #15
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	4413      	add	r3, r2
 80040b8:	b2db      	uxtb	r3, r3
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	bc80      	pop	{r7}
 80040c2:	4770      	bx	lr

080040c4 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	2300      	movs	r3, #0
 80040d4:	613b      	str	r3, [r7, #16]
 80040d6:	2300      	movs	r3, #0
 80040d8:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	7bdb      	ldrb	r3, [r3, #15]
 80040e2:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	7b5b      	ldrb	r3, [r3, #13]
 80040e8:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	7b9b      	ldrb	r3, [r3, #14]
 80040ee:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	e06f      	b.n	80041d6 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d011      	beq.n	8004120 <RTC_DateUpdate+0x5c>
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d00e      	beq.n	8004120 <RTC_DateUpdate+0x5c>
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	2b05      	cmp	r3, #5
 8004106:	d00b      	beq.n	8004120 <RTC_DateUpdate+0x5c>
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2b07      	cmp	r3, #7
 800410c:	d008      	beq.n	8004120 <RTC_DateUpdate+0x5c>
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	2b08      	cmp	r3, #8
 8004112:	d005      	beq.n	8004120 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	2b0a      	cmp	r3, #10
 8004118:	d002      	beq.n	8004120 <RTC_DateUpdate+0x5c>
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2b0c      	cmp	r3, #12
 800411e:	d117      	bne.n	8004150 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b1e      	cmp	r3, #30
 8004124:	d803      	bhi.n	800412e <RTC_DateUpdate+0x6a>
      {
        day++;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	3301      	adds	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800412c:	e050      	b.n	80041d0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b0c      	cmp	r3, #12
 8004132:	d005      	beq.n	8004140 <RTC_DateUpdate+0x7c>
        {
          month++;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	3301      	adds	r3, #1
 8004138:	613b      	str	r3, [r7, #16]
          day = 1U;
 800413a:	2301      	movs	r3, #1
 800413c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800413e:	e047      	b.n	80041d0 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004140:	2301      	movs	r3, #1
 8004142:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004144:	2301      	movs	r3, #1
 8004146:	60fb      	str	r3, [r7, #12]
          year++;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	3301      	adds	r3, #1
 800414c:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800414e:	e03f      	b.n	80041d0 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	2b04      	cmp	r3, #4
 8004154:	d008      	beq.n	8004168 <RTC_DateUpdate+0xa4>
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	2b06      	cmp	r3, #6
 800415a:	d005      	beq.n	8004168 <RTC_DateUpdate+0xa4>
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b09      	cmp	r3, #9
 8004160:	d002      	beq.n	8004168 <RTC_DateUpdate+0xa4>
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b0b      	cmp	r3, #11
 8004166:	d10c      	bne.n	8004182 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b1d      	cmp	r3, #29
 800416c:	d803      	bhi.n	8004176 <RTC_DateUpdate+0xb2>
      {
        day++;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	3301      	adds	r3, #1
 8004172:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004174:	e02c      	b.n	80041d0 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	3301      	adds	r3, #1
 800417a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800417c:	2301      	movs	r3, #1
 800417e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004180:	e026      	b.n	80041d0 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	2b02      	cmp	r3, #2
 8004186:	d123      	bne.n	80041d0 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b1b      	cmp	r3, #27
 800418c:	d803      	bhi.n	8004196 <RTC_DateUpdate+0xd2>
      {
        day++;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	3301      	adds	r3, #1
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	e01c      	b.n	80041d0 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b1c      	cmp	r3, #28
 800419a:	d111      	bne.n	80041c0 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	4618      	mov	r0, r3
 80041a2:	f000 f839 	bl	8004218 <RTC_IsLeapYear>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d003      	beq.n	80041b4 <RTC_DateUpdate+0xf0>
        {
          day++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3301      	adds	r3, #1
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	e00d      	b.n	80041d0 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	3301      	adds	r3, #1
 80041b8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80041ba:	2301      	movs	r3, #1
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	e007      	b.n	80041d0 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b1d      	cmp	r3, #29
 80041c4:	d104      	bne.n	80041d0 <RTC_DateUpdate+0x10c>
      {
        month++;
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	3301      	adds	r3, #1
 80041ca:	613b      	str	r3, [r7, #16]
        day = 1U;
 80041cc:	2301      	movs	r3, #1
 80041ce:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	3301      	adds	r3, #1
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d38b      	bcc.n	80040f6 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	4619      	mov	r1, r3
 8004200:	6978      	ldr	r0, [r7, #20]
 8004202:	f000 f83b 	bl	800427c <RTC_WeekDayNum>
 8004206:	4603      	mov	r3, r0
 8004208:	461a      	mov	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	731a      	strb	r2, [r3, #12]
}
 800420e:	bf00      	nop
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	4603      	mov	r3, r0
 8004220:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	f003 0303 	and.w	r3, r3, #3
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	e01d      	b.n	800426e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004232:	88fb      	ldrh	r3, [r7, #6]
 8004234:	4a10      	ldr	r2, [pc, #64]	; (8004278 <RTC_IsLeapYear+0x60>)
 8004236:	fba2 1203 	umull	r1, r2, r2, r3
 800423a:	0952      	lsrs	r2, r2, #5
 800423c:	2164      	movs	r1, #100	; 0x64
 800423e:	fb01 f202 	mul.w	r2, r1, r2
 8004242:	1a9b      	subs	r3, r3, r2
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800424a:	2301      	movs	r3, #1
 800424c:	e00f      	b.n	800426e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800424e:	88fb      	ldrh	r3, [r7, #6]
 8004250:	4a09      	ldr	r2, [pc, #36]	; (8004278 <RTC_IsLeapYear+0x60>)
 8004252:	fba2 1203 	umull	r1, r2, r2, r3
 8004256:	09d2      	lsrs	r2, r2, #7
 8004258:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800425c:	fb01 f202 	mul.w	r2, r1, r2
 8004260:	1a9b      	subs	r3, r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d101      	bne.n	800426c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800426c:	2300      	movs	r3, #0
  }
}
 800426e:	4618      	mov	r0, r3
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr
 8004278:	51eb851f 	.word	0x51eb851f

0800427c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	460b      	mov	r3, r1
 8004286:	70fb      	strb	r3, [r7, #3]
 8004288:	4613      	mov	r3, r2
 800428a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	60bb      	str	r3, [r7, #8]
 8004290:	2300      	movs	r3, #0
 8004292:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800429a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800429c:	78fb      	ldrb	r3, [r7, #3]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d82d      	bhi.n	80042fe <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80042a2:	78fa      	ldrb	r2, [r7, #3]
 80042a4:	4613      	mov	r3, r2
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	4413      	add	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	1a9b      	subs	r3, r3, r2
 80042ae:	4a2c      	ldr	r2, [pc, #176]	; (8004360 <RTC_WeekDayNum+0xe4>)
 80042b0:	fba2 2303 	umull	r2, r3, r2, r3
 80042b4:	085a      	lsrs	r2, r3, #1
 80042b6:	78bb      	ldrb	r3, [r7, #2]
 80042b8:	441a      	add	r2, r3
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	441a      	add	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	089b      	lsrs	r3, r3, #2
 80042c4:	441a      	add	r2, r3
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	3b01      	subs	r3, #1
 80042ca:	4926      	ldr	r1, [pc, #152]	; (8004364 <RTC_WeekDayNum+0xe8>)
 80042cc:	fba1 1303 	umull	r1, r3, r1, r3
 80042d0:	095b      	lsrs	r3, r3, #5
 80042d2:	1ad2      	subs	r2, r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	3b01      	subs	r3, #1
 80042d8:	4922      	ldr	r1, [pc, #136]	; (8004364 <RTC_WeekDayNum+0xe8>)
 80042da:	fba1 1303 	umull	r1, r3, r1, r3
 80042de:	09db      	lsrs	r3, r3, #7
 80042e0:	4413      	add	r3, r2
 80042e2:	1d1a      	adds	r2, r3, #4
 80042e4:	4b20      	ldr	r3, [pc, #128]	; (8004368 <RTC_WeekDayNum+0xec>)
 80042e6:	fba3 1302 	umull	r1, r3, r3, r2
 80042ea:	1ad1      	subs	r1, r2, r3
 80042ec:	0849      	lsrs	r1, r1, #1
 80042ee:	440b      	add	r3, r1
 80042f0:	0899      	lsrs	r1, r3, #2
 80042f2:	460b      	mov	r3, r1
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	1a5b      	subs	r3, r3, r1
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	e029      	b.n	8004352 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	4613      	mov	r3, r2
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	4413      	add	r3, r2
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	1a9b      	subs	r3, r3, r2
 800430a:	4a15      	ldr	r2, [pc, #84]	; (8004360 <RTC_WeekDayNum+0xe4>)
 800430c:	fba2 2303 	umull	r2, r3, r2, r3
 8004310:	085a      	lsrs	r2, r3, #1
 8004312:	78bb      	ldrb	r3, [r7, #2]
 8004314:	441a      	add	r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	441a      	add	r2, r3
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	441a      	add	r2, r3
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4910      	ldr	r1, [pc, #64]	; (8004364 <RTC_WeekDayNum+0xe8>)
 8004324:	fba1 1303 	umull	r1, r3, r1, r3
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	1ad2      	subs	r2, r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	490d      	ldr	r1, [pc, #52]	; (8004364 <RTC_WeekDayNum+0xe8>)
 8004330:	fba1 1303 	umull	r1, r3, r1, r3
 8004334:	09db      	lsrs	r3, r3, #7
 8004336:	4413      	add	r3, r2
 8004338:	1c9a      	adds	r2, r3, #2
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <RTC_WeekDayNum+0xec>)
 800433c:	fba3 1302 	umull	r1, r3, r3, r2
 8004340:	1ad1      	subs	r1, r2, r3
 8004342:	0849      	lsrs	r1, r1, #1
 8004344:	440b      	add	r3, r1
 8004346:	0899      	lsrs	r1, r3, #2
 8004348:	460b      	mov	r3, r1
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	1a5b      	subs	r3, r3, r1
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	b2db      	uxtb	r3, r3
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr
 8004360:	38e38e39 	.word	0x38e38e39
 8004364:	51eb851f 	.word	0x51eb851f
 8004368:	24924925 	.word	0x24924925

0800436c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e04c      	b.n	8004418 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d111      	bne.n	80043ae <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f001 f938 	bl	8005608 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800439c:	2b00      	cmp	r3, #0
 800439e:	d102      	bne.n	80043a6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a1f      	ldr	r2, [pc, #124]	; (8004420 <HAL_TIM_Base_Init+0xb4>)
 80043a4:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2202      	movs	r2, #2
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	3304      	adds	r3, #4
 80043be:	4619      	mov	r1, r3
 80043c0:	4610      	mov	r0, r2
 80043c2:	f000 fe41 	bl	8005048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3708      	adds	r7, #8
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	080014cd 	.word	0x080014cd

08004424 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d001      	beq.n	800443c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e03c      	b.n	80044b6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2202      	movs	r2, #2
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1d      	ldr	r2, [pc, #116]	; (80044c0 <HAL_TIM_Base_Start+0x9c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d018      	beq.n	8004480 <HAL_TIM_Base_Start+0x5c>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1c      	ldr	r2, [pc, #112]	; (80044c4 <HAL_TIM_Base_Start+0xa0>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d013      	beq.n	8004480 <HAL_TIM_Base_Start+0x5c>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004460:	d00e      	beq.n	8004480 <HAL_TIM_Base_Start+0x5c>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a18      	ldr	r2, [pc, #96]	; (80044c8 <HAL_TIM_Base_Start+0xa4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d009      	beq.n	8004480 <HAL_TIM_Base_Start+0x5c>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a16      	ldr	r2, [pc, #88]	; (80044cc <HAL_TIM_Base_Start+0xa8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <HAL_TIM_Base_Start+0x5c>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a15      	ldr	r2, [pc, #84]	; (80044d0 <HAL_TIM_Base_Start+0xac>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d111      	bne.n	80044a4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b06      	cmp	r3, #6
 8004490:	d010      	beq.n	80044b4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0201 	orr.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a2:	e007      	b.n	80044b4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	40012c00 	.word	0x40012c00
 80044c4:	40013400 	.word	0x40013400
 80044c8:	40000400 	.word	0x40000400
 80044cc:	40000800 	.word	0x40000800
 80044d0:	40000c00 	.word	0x40000c00

080044d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d001      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e044      	b.n	8004576 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a1d      	ldr	r2, [pc, #116]	; (8004580 <HAL_TIM_Base_Start_IT+0xac>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d018      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x6c>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a1c      	ldr	r2, [pc, #112]	; (8004584 <HAL_TIM_Base_Start_IT+0xb0>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d013      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x6c>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004520:	d00e      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x6c>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a18      	ldr	r2, [pc, #96]	; (8004588 <HAL_TIM_Base_Start_IT+0xb4>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d009      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x6c>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a16      	ldr	r2, [pc, #88]	; (800458c <HAL_TIM_Base_Start_IT+0xb8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d004      	beq.n	8004540 <HAL_TIM_Base_Start_IT+0x6c>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a15      	ldr	r2, [pc, #84]	; (8004590 <HAL_TIM_Base_Start_IT+0xbc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d111      	bne.n	8004564 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 0307 	and.w	r3, r3, #7
 800454a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b06      	cmp	r3, #6
 8004550:	d010      	beq.n	8004574 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0201 	orr.w	r2, r2, #1
 8004560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004562:	e007      	b.n	8004574 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3714      	adds	r7, #20
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr
 8004580:	40012c00 	.word	0x40012c00
 8004584:	40013400 	.word	0x40013400
 8004588:	40000400 	.word	0x40000400
 800458c:	40000800 	.word	0x40000800
 8004590:	40000c00 	.word	0x40000c00

08004594 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e04c      	b.n	8004640 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d111      	bne.n	80045d6 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f001 f824 	bl	8005608 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d102      	bne.n	80045ce <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a1f      	ldr	r2, [pc, #124]	; (8004648 <HAL_TIM_PWM_Init+0xb4>)
 80045cc:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2202      	movs	r2, #2
 80045da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	3304      	adds	r3, #4
 80045e6:	4619      	mov	r1, r3
 80045e8:	4610      	mov	r0, r2
 80045ea:	f000 fd2d 	bl	8005048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	0800464d 	.word	0x0800464d

0800464c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	bc80      	pop	{r7}
 800465c:	4770      	bx	lr
	...

08004660 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d109      	bne.n	8004684 <HAL_TIM_PWM_Start+0x24>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2b01      	cmp	r3, #1
 800467a:	bf14      	ite	ne
 800467c:	2301      	movne	r3, #1
 800467e:	2300      	moveq	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	e022      	b.n	80046ca <HAL_TIM_PWM_Start+0x6a>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b04      	cmp	r3, #4
 8004688:	d109      	bne.n	800469e <HAL_TIM_PWM_Start+0x3e>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b01      	cmp	r3, #1
 8004694:	bf14      	ite	ne
 8004696:	2301      	movne	r3, #1
 8004698:	2300      	moveq	r3, #0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	e015      	b.n	80046ca <HAL_TIM_PWM_Start+0x6a>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d109      	bne.n	80046b8 <HAL_TIM_PWM_Start+0x58>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	bf14      	ite	ne
 80046b0:	2301      	movne	r3, #1
 80046b2:	2300      	moveq	r3, #0
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	e008      	b.n	80046ca <HAL_TIM_PWM_Start+0x6a>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	bf14      	ite	ne
 80046c4:	2301      	movne	r3, #1
 80046c6:	2300      	moveq	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e072      	b.n	80047b8 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d104      	bne.n	80046e2 <HAL_TIM_PWM_Start+0x82>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2202      	movs	r2, #2
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046e0:	e013      	b.n	800470a <HAL_TIM_PWM_Start+0xaa>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d104      	bne.n	80046f2 <HAL_TIM_PWM_Start+0x92>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046f0:	e00b      	b.n	800470a <HAL_TIM_PWM_Start+0xaa>
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d104      	bne.n	8004702 <HAL_TIM_PWM_Start+0xa2>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004700:	e003      	b.n	800470a <HAL_TIM_PWM_Start+0xaa>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2201      	movs	r2, #1
 8004710:	6839      	ldr	r1, [r7, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f000 ff54 	bl	80055c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a28      	ldr	r2, [pc, #160]	; (80047c0 <HAL_TIM_PWM_Start+0x160>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d004      	beq.n	800472c <HAL_TIM_PWM_Start+0xcc>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a27      	ldr	r2, [pc, #156]	; (80047c4 <HAL_TIM_PWM_Start+0x164>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d101      	bne.n	8004730 <HAL_TIM_PWM_Start+0xd0>
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <HAL_TIM_PWM_Start+0xd2>
 8004730:	2300      	movs	r3, #0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d007      	beq.n	8004746 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004744:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a1d      	ldr	r2, [pc, #116]	; (80047c0 <HAL_TIM_PWM_Start+0x160>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d018      	beq.n	8004782 <HAL_TIM_PWM_Start+0x122>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a1b      	ldr	r2, [pc, #108]	; (80047c4 <HAL_TIM_PWM_Start+0x164>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_TIM_PWM_Start+0x122>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004762:	d00e      	beq.n	8004782 <HAL_TIM_PWM_Start+0x122>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a17      	ldr	r2, [pc, #92]	; (80047c8 <HAL_TIM_PWM_Start+0x168>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d009      	beq.n	8004782 <HAL_TIM_PWM_Start+0x122>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a16      	ldr	r2, [pc, #88]	; (80047cc <HAL_TIM_PWM_Start+0x16c>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d004      	beq.n	8004782 <HAL_TIM_PWM_Start+0x122>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a14      	ldr	r2, [pc, #80]	; (80047d0 <HAL_TIM_PWM_Start+0x170>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d111      	bne.n	80047a6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2b06      	cmp	r3, #6
 8004792:	d010      	beq.n	80047b6 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a4:	e007      	b.n	80047b6 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f042 0201 	orr.w	r2, r2, #1
 80047b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40012c00 	.word	0x40012c00
 80047c4:	40013400 	.word	0x40013400
 80047c8:	40000400 	.word	0x40000400
 80047cc:	40000800 	.word	0x40000800
 80047d0:	40000c00 	.word	0x40000c00

080047d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e09e      	b.n	8004926 <HAL_TIM_Encoder_Init+0x152>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d111      	bne.n	8004818 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 ff03 	bl	8005608 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a48      	ldr	r2, [pc, #288]	; (8004930 <HAL_TIM_Encoder_Init+0x15c>)
 800480e:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	6812      	ldr	r2, [r2, #0]
 800482a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800482e:	f023 0307 	bic.w	r3, r3, #7
 8004832:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3304      	adds	r3, #4
 800483c:	4619      	mov	r1, r3
 800483e:	4610      	mov	r0, r2
 8004840:	f000 fc02 	bl	8005048 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486c:	f023 0303 	bic.w	r3, r3, #3
 8004870:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	689a      	ldr	r2, [r3, #8]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	4313      	orrs	r3, r2
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800488a:	f023 030c 	bic.w	r3, r3, #12
 800488e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004896:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800489a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	021b      	lsls	r3, r3, #8
 80048a6:	4313      	orrs	r3, r2
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	011a      	lsls	r2, r3, #4
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	031b      	lsls	r3, r3, #12
 80048ba:	4313      	orrs	r3, r2
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	4313      	orrs	r3, r2
 80048c0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80048c8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	4313      	orrs	r3, r2
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	4313      	orrs	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	08001569 	.word	0x08001569

08004934 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004944:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800494c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004954:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800495c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d110      	bne.n	8004986 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d102      	bne.n	8004970 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800496a:	7b7b      	ldrb	r3, [r7, #13]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d001      	beq.n	8004974 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e069      	b.n	8004a48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004984:	e031      	b.n	80049ea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b04      	cmp	r3, #4
 800498a:	d110      	bne.n	80049ae <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800498c:	7bbb      	ldrb	r3, [r7, #14]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d102      	bne.n	8004998 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004992:	7b3b      	ldrb	r3, [r7, #12]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d001      	beq.n	800499c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e055      	b.n	8004a48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ac:	e01d      	b.n	80049ea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d108      	bne.n	80049c6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80049b4:	7bbb      	ldrb	r3, [r7, #14]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d105      	bne.n	80049c6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049ba:	7b7b      	ldrb	r3, [r7, #13]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d102      	bne.n	80049c6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80049c0:	7b3b      	ldrb	r3, [r7, #12]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d001      	beq.n	80049ca <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e03e      	b.n	8004a48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2202      	movs	r2, #2
 80049d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2202      	movs	r2, #2
 80049de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2202      	movs	r2, #2
 80049e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_TIM_Encoder_Start+0xc4>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d008      	beq.n	8004a08 <HAL_TIM_Encoder_Start+0xd4>
 80049f6:	e00f      	b.n	8004a18 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2201      	movs	r2, #1
 80049fe:	2100      	movs	r1, #0
 8004a00:	4618      	mov	r0, r3
 8004a02:	f000 fddd 	bl	80055c0 <TIM_CCxChannelCmd>
      break;
 8004a06:	e016      	b.n	8004a36 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	2104      	movs	r1, #4
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fdd5 	bl	80055c0 <TIM_CCxChannelCmd>
      break;
 8004a16:	e00e      	b.n	8004a36 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	2100      	movs	r1, #0
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fdcd 	bl	80055c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	2104      	movs	r1, #4
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fdc6 	bl	80055c0 <TIM_CCxChannelCmd>
      break;
 8004a34:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0201 	orr.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d128      	bne.n	8004ab8 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d121      	bne.n	8004ab8 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0202 	mvn.w	r2, #2
 8004a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f003 0303 	and.w	r3, r3, #3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	4798      	blx	r3
 8004a9c:	e009      	b.n	8004ab2 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	f003 0304 	and.w	r3, r3, #4
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d128      	bne.n	8004b18 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b04      	cmp	r3, #4
 8004ad2:	d121      	bne.n	8004b18 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f06f 0204 	mvn.w	r2, #4
 8004adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d005      	beq.n	8004afe <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	4798      	blx	r3
 8004afc:	e009      	b.n	8004b12 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	f003 0308 	and.w	r3, r3, #8
 8004b22:	2b08      	cmp	r3, #8
 8004b24:	d128      	bne.n	8004b78 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d121      	bne.n	8004b78 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f06f 0208 	mvn.w	r2, #8
 8004b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2204      	movs	r2, #4
 8004b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	4798      	blx	r3
 8004b5c:	e009      	b.n	8004b72 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	f003 0310 	and.w	r3, r3, #16
 8004b82:	2b10      	cmp	r3, #16
 8004b84:	d128      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0310 	and.w	r3, r3, #16
 8004b90:	2b10      	cmp	r3, #16
 8004b92:	d121      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f06f 0210 	mvn.w	r2, #16
 8004b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2208      	movs	r2, #8
 8004ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	4798      	blx	r3
 8004bbc:	e009      	b.n	8004bd2 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d110      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d109      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0201 	mvn.w	r2, #1
 8004bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c12:	2b80      	cmp	r3, #128	; 0x80
 8004c14:	d110      	bne.n	8004c38 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c20:	2b80      	cmp	r3, #128	; 0x80
 8004c22:	d109      	bne.n	8004c38 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c42:	2b40      	cmp	r3, #64	; 0x40
 8004c44:	d110      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c50:	2b40      	cmp	r3, #64	; 0x40
 8004c52:	d109      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b20      	cmp	r3, #32
 8004c74:	d110      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d109      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0220 	mvn.w	r2, #32
 8004c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c98:	bf00      	nop
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	e0ac      	b.n	8004e14 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b0c      	cmp	r3, #12
 8004cc6:	f200 809f 	bhi.w	8004e08 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004cca:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd0:	08004d05 	.word	0x08004d05
 8004cd4:	08004e09 	.word	0x08004e09
 8004cd8:	08004e09 	.word	0x08004e09
 8004cdc:	08004e09 	.word	0x08004e09
 8004ce0:	08004d45 	.word	0x08004d45
 8004ce4:	08004e09 	.word	0x08004e09
 8004ce8:	08004e09 	.word	0x08004e09
 8004cec:	08004e09 	.word	0x08004e09
 8004cf0:	08004d87 	.word	0x08004d87
 8004cf4:	08004e09 	.word	0x08004e09
 8004cf8:	08004e09 	.word	0x08004e09
 8004cfc:	08004e09 	.word	0x08004e09
 8004d00:	08004dc7 	.word	0x08004dc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fa16 	bl	800513c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699a      	ldr	r2, [r3, #24]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0208 	orr.w	r2, r2, #8
 8004d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699a      	ldr	r2, [r3, #24]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0204 	bic.w	r2, r2, #4
 8004d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6999      	ldr	r1, [r3, #24]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	691a      	ldr	r2, [r3, #16]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	619a      	str	r2, [r3, #24]
      break;
 8004d42:	e062      	b.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68b9      	ldr	r1, [r7, #8]
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f000 fa66 	bl	800521c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	699a      	ldr	r2, [r3, #24]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699a      	ldr	r2, [r3, #24]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6999      	ldr	r1, [r3, #24]
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	021a      	lsls	r2, r3, #8
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	619a      	str	r2, [r3, #24]
      break;
 8004d84:	e041      	b.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68b9      	ldr	r1, [r7, #8]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 fab9 	bl	8005304 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	69da      	ldr	r2, [r3, #28]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f042 0208 	orr.w	r2, r2, #8
 8004da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69da      	ldr	r2, [r3, #28]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0204 	bic.w	r2, r2, #4
 8004db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69d9      	ldr	r1, [r3, #28]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	691a      	ldr	r2, [r3, #16]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	61da      	str	r2, [r3, #28]
      break;
 8004dc4:	e021      	b.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 fb0d 	bl	80053ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	69da      	ldr	r2, [r3, #28]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69da      	ldr	r2, [r3, #28]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69d9      	ldr	r1, [r3, #28]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	021a      	lsls	r2, r3, #8
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	61da      	str	r2, [r3, #28]
      break;
 8004e06:	e000      	b.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004e08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_TIM_ConfigClockSource+0x18>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e0b3      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x180>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e6c:	d03e      	beq.n	8004eec <HAL_TIM_ConfigClockSource+0xd0>
 8004e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e72:	f200 8087 	bhi.w	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e7a:	f000 8085 	beq.w	8004f88 <HAL_TIM_ConfigClockSource+0x16c>
 8004e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e82:	d87f      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004e84:	2b70      	cmp	r3, #112	; 0x70
 8004e86:	d01a      	beq.n	8004ebe <HAL_TIM_ConfigClockSource+0xa2>
 8004e88:	2b70      	cmp	r3, #112	; 0x70
 8004e8a:	d87b      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004e8c:	2b60      	cmp	r3, #96	; 0x60
 8004e8e:	d050      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x116>
 8004e90:	2b60      	cmp	r3, #96	; 0x60
 8004e92:	d877      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004e94:	2b50      	cmp	r3, #80	; 0x50
 8004e96:	d03c      	beq.n	8004f12 <HAL_TIM_ConfigClockSource+0xf6>
 8004e98:	2b50      	cmp	r3, #80	; 0x50
 8004e9a:	d873      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004e9c:	2b40      	cmp	r3, #64	; 0x40
 8004e9e:	d058      	beq.n	8004f52 <HAL_TIM_ConfigClockSource+0x136>
 8004ea0:	2b40      	cmp	r3, #64	; 0x40
 8004ea2:	d86f      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004ea4:	2b30      	cmp	r3, #48	; 0x30
 8004ea6:	d064      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x156>
 8004ea8:	2b30      	cmp	r3, #48	; 0x30
 8004eaa:	d86b      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004eac:	2b20      	cmp	r3, #32
 8004eae:	d060      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x156>
 8004eb0:	2b20      	cmp	r3, #32
 8004eb2:	d867      	bhi.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d05c      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x156>
 8004eb8:	2b10      	cmp	r3, #16
 8004eba:	d05a      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004ebc:	e062      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6818      	ldr	r0, [r3, #0]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	6899      	ldr	r1, [r3, #8]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f000 fb58 	bl	8005582 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ee0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	609a      	str	r2, [r3, #8]
      break;
 8004eea:	e04e      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6818      	ldr	r0, [r3, #0]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	6899      	ldr	r1, [r3, #8]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f000 fb41 	bl	8005582 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f0e:	609a      	str	r2, [r3, #8]
      break;
 8004f10:	e03b      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6818      	ldr	r0, [r3, #0]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	6859      	ldr	r1, [r3, #4]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f000 fab8 	bl	8005494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2150      	movs	r1, #80	; 0x50
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fb0f 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 8004f30:	e02b      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6818      	ldr	r0, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	6859      	ldr	r1, [r3, #4]
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	f000 fad6 	bl	80054f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2160      	movs	r1, #96	; 0x60
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 faff 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 8004f50:	e01b      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6818      	ldr	r0, [r3, #0]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	6859      	ldr	r1, [r3, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	f000 fa98 	bl	8005494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2140      	movs	r1, #64	; 0x40
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 faef 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 8004f70:	e00b      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	4610      	mov	r0, r2
 8004f7e:	f000 fae6 	bl	800554e <TIM_ITRx_SetConfig>
        break;
 8004f82:	e002      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f84:	bf00      	nop
 8004f86:	e000      	b.n	8004f8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004f88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bc80      	pop	{r7}
 8004fb4:	4770      	bx	lr

08004fb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b083      	sub	sp, #12
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bc80      	pop	{r7}
 8004fd8:	4770      	bx	lr

08004fda <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bc80      	pop	{r7}
 8004fea:	4770      	bx	lr

08004fec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bc80      	pop	{r7}
 8004ffc:	4770      	bx	lr

08004ffe <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr

08005010 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	bc80      	pop	{r7}
 8005020:	4770      	bx	lr

08005022 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	bc80      	pop	{r7}
 8005032:	4770      	bx	lr

08005034 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr
	...

08005048 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a33      	ldr	r2, [pc, #204]	; (8005128 <TIM_Base_SetConfig+0xe0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d013      	beq.n	8005088 <TIM_Base_SetConfig+0x40>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a32      	ldr	r2, [pc, #200]	; (800512c <TIM_Base_SetConfig+0xe4>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d00f      	beq.n	8005088 <TIM_Base_SetConfig+0x40>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800506e:	d00b      	beq.n	8005088 <TIM_Base_SetConfig+0x40>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a2f      	ldr	r2, [pc, #188]	; (8005130 <TIM_Base_SetConfig+0xe8>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d007      	beq.n	8005088 <TIM_Base_SetConfig+0x40>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a2e      	ldr	r2, [pc, #184]	; (8005134 <TIM_Base_SetConfig+0xec>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d003      	beq.n	8005088 <TIM_Base_SetConfig+0x40>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a2d      	ldr	r2, [pc, #180]	; (8005138 <TIM_Base_SetConfig+0xf0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d108      	bne.n	800509a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800508e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a22      	ldr	r2, [pc, #136]	; (8005128 <TIM_Base_SetConfig+0xe0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <TIM_Base_SetConfig+0x82>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a21      	ldr	r2, [pc, #132]	; (800512c <TIM_Base_SetConfig+0xe4>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00f      	beq.n	80050ca <TIM_Base_SetConfig+0x82>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b0:	d00b      	beq.n	80050ca <TIM_Base_SetConfig+0x82>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a1e      	ldr	r2, [pc, #120]	; (8005130 <TIM_Base_SetConfig+0xe8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d007      	beq.n	80050ca <TIM_Base_SetConfig+0x82>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a1d      	ldr	r2, [pc, #116]	; (8005134 <TIM_Base_SetConfig+0xec>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d003      	beq.n	80050ca <TIM_Base_SetConfig+0x82>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a1c      	ldr	r2, [pc, #112]	; (8005138 <TIM_Base_SetConfig+0xf0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d108      	bne.n	80050dc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a09      	ldr	r2, [pc, #36]	; (8005128 <TIM_Base_SetConfig+0xe0>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d003      	beq.n	8005110 <TIM_Base_SetConfig+0xc8>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <TIM_Base_SetConfig+0xe4>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d103      	bne.n	8005118 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	615a      	str	r2, [r3, #20]
}
 800511e:	bf00      	nop
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr
 8005128:	40012c00 	.word	0x40012c00
 800512c:	40013400 	.word	0x40013400
 8005130:	40000400 	.word	0x40000400
 8005134:	40000800 	.word	0x40000800
 8005138:	40000c00 	.word	0x40000c00

0800513c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f023 0201 	bic.w	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800516a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f023 0303 	bic.w	r3, r3, #3
 8005172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f023 0302 	bic.w	r3, r3, #2
 8005184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a20      	ldr	r2, [pc, #128]	; (8005214 <TIM_OC1_SetConfig+0xd8>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d003      	beq.n	80051a0 <TIM_OC1_SetConfig+0x64>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <TIM_OC1_SetConfig+0xdc>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d10c      	bne.n	80051ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f023 0308 	bic.w	r3, r3, #8
 80051a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f023 0304 	bic.w	r3, r3, #4
 80051b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a15      	ldr	r2, [pc, #84]	; (8005214 <TIM_OC1_SetConfig+0xd8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC1_SetConfig+0x8e>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a14      	ldr	r2, [pc, #80]	; (8005218 <TIM_OC1_SetConfig+0xdc>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d111      	bne.n	80051ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	621a      	str	r2, [r3, #32]
}
 8005208:	bf00      	nop
 800520a:	371c      	adds	r7, #28
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	40012c00 	.word	0x40012c00
 8005218:	40013400 	.word	0x40013400

0800521c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	f023 0210 	bic.w	r2, r3, #16
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800524a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4313      	orrs	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0320 	bic.w	r3, r3, #32
 8005266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a21      	ldr	r2, [pc, #132]	; (80052fc <TIM_OC2_SetConfig+0xe0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d003      	beq.n	8005284 <TIM_OC2_SetConfig+0x68>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a20      	ldr	r2, [pc, #128]	; (8005300 <TIM_OC2_SetConfig+0xe4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d10d      	bne.n	80052a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800528a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800529e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a16      	ldr	r2, [pc, #88]	; (80052fc <TIM_OC2_SetConfig+0xe0>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d003      	beq.n	80052b0 <TIM_OC2_SetConfig+0x94>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a15      	ldr	r2, [pc, #84]	; (8005300 <TIM_OC2_SetConfig+0xe4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d113      	bne.n	80052d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	621a      	str	r2, [r3, #32]
}
 80052f2:	bf00      	nop
 80052f4:	371c      	adds	r7, #28
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	40013400 	.word	0x40013400

08005304 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0303 	bic.w	r3, r3, #3
 800533a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800534c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	021b      	lsls	r3, r3, #8
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	4313      	orrs	r3, r2
 8005358:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a21      	ldr	r2, [pc, #132]	; (80053e4 <TIM_OC3_SetConfig+0xe0>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d003      	beq.n	800536a <TIM_OC3_SetConfig+0x66>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a20      	ldr	r2, [pc, #128]	; (80053e8 <TIM_OC3_SetConfig+0xe4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d10d      	bne.n	8005386 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005370:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a16      	ldr	r2, [pc, #88]	; (80053e4 <TIM_OC3_SetConfig+0xe0>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_OC3_SetConfig+0x92>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a15      	ldr	r2, [pc, #84]	; (80053e8 <TIM_OC3_SetConfig+0xe4>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d113      	bne.n	80053be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800539c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	011b      	lsls	r3, r3, #4
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	621a      	str	r2, [r3, #32]
}
 80053d8:	bf00      	nop
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	40012c00 	.word	0x40012c00
 80053e8:	40013400 	.word	0x40013400

080053ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800541a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	021b      	lsls	r3, r3, #8
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005436:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	031b      	lsls	r3, r3, #12
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a11      	ldr	r2, [pc, #68]	; (800548c <TIM_OC4_SetConfig+0xa0>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d003      	beq.n	8005454 <TIM_OC4_SetConfig+0x68>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a10      	ldr	r2, [pc, #64]	; (8005490 <TIM_OC4_SetConfig+0xa4>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d109      	bne.n	8005468 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800545a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	019b      	lsls	r3, r3, #6
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	621a      	str	r2, [r3, #32]
}
 8005482:	bf00      	nop
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr
 800548c:	40012c00 	.word	0x40012c00
 8005490:	40013400 	.word	0x40013400

08005494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	f023 0201 	bic.w	r2, r3, #1
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f023 030a 	bic.w	r3, r3, #10
 80054d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	621a      	str	r2, [r3, #32]
}
 80054e6:	bf00      	nop
 80054e8:	371c      	adds	r7, #28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc80      	pop	{r7}
 80054ee:	4770      	bx	lr

080054f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b087      	sub	sp, #28
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	f023 0210 	bic.w	r2, r3, #16
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800551a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	031b      	lsls	r3, r3, #12
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	4313      	orrs	r3, r2
 8005524:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800552c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	621a      	str	r2, [r3, #32]
}
 8005544:	bf00      	nop
 8005546:	371c      	adds	r7, #28
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr

0800554e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800554e:	b480      	push	{r7}
 8005550:	b085      	sub	sp, #20
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005564:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	f043 0307 	orr.w	r3, r3, #7
 8005570:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	609a      	str	r2, [r3, #8]
}
 8005578:	bf00      	nop
 800557a:	3714      	adds	r7, #20
 800557c:	46bd      	mov	sp, r7
 800557e:	bc80      	pop	{r7}
 8005580:	4770      	bx	lr

08005582 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005582:	b480      	push	{r7}
 8005584:	b087      	sub	sp, #28
 8005586:	af00      	add	r7, sp, #0
 8005588:	60f8      	str	r0, [r7, #12]
 800558a:	60b9      	str	r1, [r7, #8]
 800558c:	607a      	str	r2, [r7, #4]
 800558e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800559c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	021a      	lsls	r2, r3, #8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	431a      	orrs	r2, r3
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	609a      	str	r2, [r3, #8]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr

080055c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 031f 	and.w	r3, r3, #31
 80055d2:	2201      	movs	r2, #1
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a1a      	ldr	r2, [r3, #32]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	43db      	mvns	r3, r3
 80055e2:	401a      	ands	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a1a      	ldr	r2, [r3, #32]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f003 031f 	and.w	r3, r3, #31
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	fa01 f303 	lsl.w	r3, r1, r3
 80055f8:	431a      	orrs	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	bc80      	pop	{r7}
 8005606:	4770      	bx	lr

08005608 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a1c      	ldr	r2, [pc, #112]	; (8005684 <TIM_ResetCallback+0x7c>)
 8005614:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a1b      	ldr	r2, [pc, #108]	; (8005688 <TIM_ResetCallback+0x80>)
 800561c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a1a      	ldr	r2, [pc, #104]	; (800568c <TIM_ResetCallback+0x84>)
 8005624:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a19      	ldr	r2, [pc, #100]	; (8005690 <TIM_ResetCallback+0x88>)
 800562c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a18      	ldr	r2, [pc, #96]	; (8005694 <TIM_ResetCallback+0x8c>)
 8005634:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a17      	ldr	r2, [pc, #92]	; (8005698 <TIM_ResetCallback+0x90>)
 800563c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a16      	ldr	r2, [pc, #88]	; (800569c <TIM_ResetCallback+0x94>)
 8005644:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a15      	ldr	r2, [pc, #84]	; (80056a0 <TIM_ResetCallback+0x98>)
 800564c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a14      	ldr	r2, [pc, #80]	; (80056a4 <TIM_ResetCallback+0x9c>)
 8005654:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a13      	ldr	r2, [pc, #76]	; (80056a8 <TIM_ResetCallback+0xa0>)
 800565c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a12      	ldr	r2, [pc, #72]	; (80056ac <TIM_ResetCallback+0xa4>)
 8005664:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a11      	ldr	r2, [pc, #68]	; (80056b0 <TIM_ResetCallback+0xa8>)
 800566c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a10      	ldr	r2, [pc, #64]	; (80056b4 <TIM_ResetCallback+0xac>)
 8005674:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	08001349 	.word	0x08001349
 8005688:	08004fa5 	.word	0x08004fa5
 800568c:	08005011 	.word	0x08005011
 8005690:	08005023 	.word	0x08005023
 8005694:	08004fc9 	.word	0x08004fc9
 8005698:	08004fdb 	.word	0x08004fdb
 800569c:	08004fb7 	.word	0x08004fb7
 80056a0:	08004fed 	.word	0x08004fed
 80056a4:	08004fff 	.word	0x08004fff
 80056a8:	08005035 	.word	0x08005035
 80056ac:	08005833 	.word	0x08005833
 80056b0:	08005845 	.word	0x08005845
 80056b4:	08005857 	.word	0x08005857

080056b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e050      	b.n	8005772 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1b      	ldr	r2, [pc, #108]	; (800577c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d018      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a19      	ldr	r2, [pc, #100]	; (8005780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d013      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005726:	d00e      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a15      	ldr	r2, [pc, #84]	; (8005784 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d009      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a14      	ldr	r2, [pc, #80]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d004      	beq.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a12      	ldr	r2, [pc, #72]	; (800578c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d10c      	bne.n	8005760 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800574c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	4313      	orrs	r3, r2
 8005756:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	bc80      	pop	{r7}
 800577a:	4770      	bx	lr
 800577c:	40012c00 	.word	0x40012c00
 8005780:	40013400 	.word	0x40013400
 8005784:	40000400 	.word	0x40000400
 8005788:	40000800 	.word	0x40000800
 800578c:	40000c00 	.word	0x40000c00

08005790 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057a8:	2302      	movs	r3, #2
 80057aa:	e03d      	b.n	8005828 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	4313      	orrs	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	bc80      	pop	{r7}
 8005842:	4770      	bx	lr

08005844 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	bc80      	pop	{r7}
 8005854:	4770      	bx	lr

08005856 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005856:	b480      	push	{r7}
 8005858:	b083      	sub	sp, #12
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	bc80      	pop	{r7}
 8005866:	4770      	bx	lr

08005868 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e04a      	b.n	8005910 <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d111      	bne.n	80058aa <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 fb00 	bl	8005e94 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d102      	bne.n	80058a2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a1e      	ldr	r2, [pc, #120]	; (8005918 <HAL_UART_Init+0xb0>)
 80058a0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2224      	movs	r2, #36	; 0x24
 80058ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058c0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 fcf4 	bl	80062b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	691a      	ldr	r2, [r3, #16]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058d6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695a      	ldr	r2, [r3, #20]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058e6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058f6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2220      	movs	r2, #32
 8005902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	080017b1 	.word	0x080017b1

0800591c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b08a      	sub	sp, #40	; 0x28
 8005920:	af02      	add	r7, sp, #8
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	603b      	str	r3, [r7, #0]
 8005928:	4613      	mov	r3, r2
 800592a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b20      	cmp	r3, #32
 800593a:	d17c      	bne.n	8005a36 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <HAL_UART_Transmit+0x2c>
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e075      	b.n	8005a38 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_UART_Transmit+0x3e>
 8005956:	2302      	movs	r3, #2
 8005958:	e06e      	b.n	8005a38 <HAL_UART_Transmit+0x11c>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2221      	movs	r2, #33	; 0x21
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005970:	f7fc f92a 	bl	8001bc8 <HAL_GetTick>
 8005974:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	88fa      	ldrh	r2, [r7, #6]
 800597a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	88fa      	ldrh	r2, [r7, #6]
 8005980:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800598a:	d108      	bne.n	800599e <HAL_UART_Transmit+0x82>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d104      	bne.n	800599e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005994:	2300      	movs	r3, #0
 8005996:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	61bb      	str	r3, [r7, #24]
 800599c:	e003      	b.n	80059a6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059a2:	2300      	movs	r3, #0
 80059a4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80059ae:	e02a      	b.n	8005a06 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	2200      	movs	r2, #0
 80059b8:	2180      	movs	r1, #128	; 0x80
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f000 faa0 	bl	8005f00 <UART_WaitOnFlagUntilTimeout>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e036      	b.n	8005a38 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10b      	bne.n	80059e8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	461a      	mov	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059de:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	3302      	adds	r3, #2
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	e007      	b.n	80059f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	781a      	ldrb	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	3301      	adds	r3, #1
 80059f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	3b01      	subs	r3, #1
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1cf      	bne.n	80059b0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	2200      	movs	r2, #0
 8005a18:	2140      	movs	r1, #64	; 0x40
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f000 fa70 	bl	8005f00 <UART_WaitOnFlagUntilTimeout>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e006      	b.n	8005a38 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a32:	2300      	movs	r3, #0
 8005a34:	e000      	b.n	8005a38 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a36:	2302      	movs	r3, #2
  }
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3720      	adds	r7, #32
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b20      	cmp	r3, #32
 8005a58:	d11d      	bne.n	8005a96 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <HAL_UART_Receive_IT+0x26>
 8005a60:	88fb      	ldrh	r3, [r7, #6]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e016      	b.n	8005a98 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_UART_Receive_IT+0x38>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e00f      	b.n	8005a98 <HAL_UART_Receive_IT+0x58>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005a86:	88fb      	ldrh	r3, [r7, #6]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 fa81 	bl	8005f94 <UART_Start_Receive_IT>
 8005a92:	4603      	mov	r3, r0
 8005a94:	e000      	b.n	8005a98 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005a96:	2302      	movs	r3, #2
  }
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08a      	sub	sp, #40	; 0x28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10d      	bne.n	8005af2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	f003 0320 	and.w	r3, r3, #32
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_UART_IRQHandler+0x52>
 8005ae0:	6a3b      	ldr	r3, [r7, #32]
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 fb34 	bl	8006158 <UART_Receive_IT>
      return;
 8005af0:	e180      	b.n	8005df4 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 80b4 	beq.w	8005c62 <HAL_UART_IRQHandler+0x1c2>
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d105      	bne.n	8005b10 <HAL_UART_IRQHandler+0x70>
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f000 80a9 	beq.w	8005c62 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00a      	beq.n	8005b30 <HAL_UART_IRQHandler+0x90>
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d005      	beq.n	8005b30 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b28:	f043 0201 	orr.w	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_UART_IRQHandler+0xb0>
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d005      	beq.n	8005b50 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b48:	f043 0202 	orr.w	r2, r3, #2
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <HAL_UART_IRQHandler+0xd0>
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b68:	f043 0204 	orr.w	r2, r3, #4
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	f003 0308 	and.w	r3, r3, #8
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00f      	beq.n	8005b9a <HAL_UART_IRQHandler+0xfa>
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	f003 0320 	and.w	r3, r3, #32
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d104      	bne.n	8005b8e <HAL_UART_IRQHandler+0xee>
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d005      	beq.n	8005b9a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	f043 0208 	orr.w	r2, r3, #8
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 8123 	beq.w	8005dea <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	f003 0320 	and.w	r3, r3, #32
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <HAL_UART_IRQHandler+0x11e>
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	f003 0320 	and.w	r3, r3, #32
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 facd 	bl	8006158 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d102      	bne.n	8005be6 <HAL_UART_IRQHandler+0x146>
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d033      	beq.n	8005c4e <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fa0d 	bl	8006006 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d024      	beq.n	8005c44 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c08:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d013      	beq.n	8005c3a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c16:	4a79      	ldr	r2, [pc, #484]	; (8005dfc <HAL_UART_IRQHandler+0x35c>)
 8005c18:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7fc fd62 	bl	80026e8 <HAL_DMA_Abort_IT>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d019      	beq.n	8005c5e <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c34:	4610      	mov	r0, r2
 8005c36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c38:	e011      	b.n	8005c5e <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c42:	e00c      	b.n	8005c5e <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c4c:	e007      	b.n	8005c5e <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c5c:	e0c5      	b.n	8005dea <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c5e:	bf00      	nop
    return;
 8005c60:	e0c3      	b.n	8005dea <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	f040 80a3 	bne.w	8005db2 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6e:	f003 0310 	and.w	r3, r3, #16
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 809d 	beq.w	8005db2 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	f003 0310 	and.w	r3, r3, #16
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 8097 	beq.w	8005db2 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c84:	2300      	movs	r3, #0
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	60fb      	str	r3, [r7, #12]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	60fb      	str	r3, [r7, #12]
 8005c98:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d04f      	beq.n	8005d48 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005cb2:	8a3b      	ldrh	r3, [r7, #16]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 809a 	beq.w	8005dee <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cbe:	8a3a      	ldrh	r2, [r7, #16]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	f080 8094 	bcs.w	8005dee <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	8a3a      	ldrh	r2, [r7, #16]
 8005cca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d02b      	beq.n	8005d2e <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68da      	ldr	r2, [r3, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ce4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695a      	ldr	r2, [r3, #20]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0201 	bic.w	r2, r2, #1
 8005cf4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	695a      	ldr	r2, [r3, #20]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d04:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0210 	bic.w	r2, r2, #16
 8005d22:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7fc fca2 	bl	8002672 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8005d3a:	b292      	uxth	r2, r2
 8005d3c:	1a8a      	subs	r2, r1, r2
 8005d3e:	b292      	uxth	r2, r2
 8005d40:	4611      	mov	r1, r2
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 8005d46:	e052      	b.n	8005dee <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d048      	beq.n	8005df2 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 8005d60:	8a7b      	ldrh	r3, [r7, #18]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d045      	beq.n	8005df2 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68da      	ldr	r2, [r3, #12]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d74:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695a      	ldr	r2, [r3, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 0201 	bic.w	r2, r2, #1
 8005d84:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0210 	bic.w	r2, r2, #16
 8005da2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005da8:	8a7a      	ldrh	r2, [r7, #18]
 8005daa:	4611      	mov	r1, r2
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 8005db0:	e01f      	b.n	8005df2 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d008      	beq.n	8005dce <HAL_UART_IRQHandler+0x32e>
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d003      	beq.n	8005dce <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f95e 	bl	8006088 <UART_Transmit_IT>
    return;
 8005dcc:	e012      	b.n	8005df4 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00d      	beq.n	8005df4 <HAL_UART_IRQHandler+0x354>
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d008      	beq.n	8005df4 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f99f 	bl	8006126 <UART_EndTransmit_IT>
    return;
 8005de8:	e004      	b.n	8005df4 <HAL_UART_IRQHandler+0x354>
    return;
 8005dea:	bf00      	nop
 8005dec:	e002      	b.n	8005df4 <HAL_UART_IRQHandler+0x354>
      return;
 8005dee:	bf00      	nop
 8005df0:	e000      	b.n	8005df4 <HAL_UART_IRQHandler+0x354>
      return;
 8005df2:	bf00      	nop
  }
}
 8005df4:	3728      	adds	r7, #40	; 0x28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	0800605f 	.word	0x0800605f

08005e00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr

08005e12 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005e1a:	bf00      	nop
 8005e1c:	370c      	adds	r7, #12
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bc80      	pop	{r7}
 8005e22:	4770      	bx	lr

08005e24 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005e2c:	bf00      	nop
 8005e2e:	370c      	adds	r7, #12
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bc80      	pop	{r7}
 8005e34:	4770      	bx	lr

08005e36 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e36:	b480      	push	{r7}
 8005e38:	b083      	sub	sp, #12
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e3e:	bf00      	nop
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bc80      	pop	{r7}
 8005e46:	4770      	bx	lr

08005e48 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bc80      	pop	{r7}
 8005e58:	4770      	bx	lr

08005e5a <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr

08005e6c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bc80      	pop	{r7}
 8005e7c:	4770      	bx	lr

08005e7e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
 8005e86:	460b      	mov	r3, r1
 8005e88:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e8a:	bf00      	nop
 8005e8c:	370c      	adds	r7, #12
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a0f      	ldr	r2, [pc, #60]	; (8005edc <UART_InitCallbacksToDefault+0x48>)
 8005ea0:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a0e      	ldr	r2, [pc, #56]	; (8005ee0 <UART_InitCallbacksToDefault+0x4c>)
 8005ea6:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a0e      	ldr	r2, [pc, #56]	; (8005ee4 <UART_InitCallbacksToDefault+0x50>)
 8005eac:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a0d      	ldr	r2, [pc, #52]	; (8005ee8 <UART_InitCallbacksToDefault+0x54>)
 8005eb2:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a0d      	ldr	r2, [pc, #52]	; (8005eec <UART_InitCallbacksToDefault+0x58>)
 8005eb8:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a0c      	ldr	r2, [pc, #48]	; (8005ef0 <UART_InitCallbacksToDefault+0x5c>)
 8005ebe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a0c      	ldr	r2, [pc, #48]	; (8005ef4 <UART_InitCallbacksToDefault+0x60>)
 8005ec4:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a0b      	ldr	r2, [pc, #44]	; (8005ef8 <UART_InitCallbacksToDefault+0x64>)
 8005eca:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a0b      	ldr	r2, [pc, #44]	; (8005efc <UART_InitCallbacksToDefault+0x68>)
 8005ed0:	669a      	str	r2, [r3, #104]	; 0x68

}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr
 8005edc:	08005e13 	.word	0x08005e13
 8005ee0:	08005e01 	.word	0x08005e01
 8005ee4:	08005e25 	.word	0x08005e25
 8005ee8:	08001369 	.word	0x08001369
 8005eec:	08005e37 	.word	0x08005e37
 8005ef0:	08005e49 	.word	0x08005e49
 8005ef4:	08005e5b 	.word	0x08005e5b
 8005ef8:	08005e6d 	.word	0x08005e6d
 8005efc:	08005e7f 	.word	0x08005e7f

08005f00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	603b      	str	r3, [r7, #0]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f10:	e02c      	b.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f18:	d028      	beq.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d007      	beq.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f20:	f7fb fe52 	bl	8001bc8 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d21d      	bcs.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68da      	ldr	r2, [r3, #12]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f3e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	695a      	ldr	r2, [r3, #20]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 0201 	bic.w	r2, r2, #1
 8005f4e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e00f      	b.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	4013      	ands	r3, r2
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	bf0c      	ite	eq
 8005f7c:	2301      	moveq	r3, #1
 8005f7e:	2300      	movne	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	461a      	mov	r2, r3
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d0c3      	beq.n	8005f12 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	88fa      	ldrh	r2, [r7, #6]
 8005fac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	88fa      	ldrh	r2, [r7, #6]
 8005fb2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2222      	movs	r2, #34	; 0x22
 8005fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68da      	ldr	r2, [r3, #12]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fd8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0201 	orr.w	r2, r2, #1
 8005fe8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f042 0220 	orr.w	r2, r2, #32
 8005ff8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ffa:	2300      	movs	r3, #0
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3714      	adds	r7, #20
 8006000:	46bd      	mov	sp, r7
 8006002:	bc80      	pop	{r7}
 8006004:	4770      	bx	lr

08006006 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800601c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	695a      	ldr	r2, [r3, #20]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0201 	bic.w	r2, r2, #1
 800602c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006032:	2b01      	cmp	r3, #1
 8006034:	d107      	bne.n	8006046 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68da      	ldr	r2, [r3, #12]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 0210 	bic.w	r2, r2, #16
 8006044:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr

0800605e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b21      	cmp	r3, #33	; 0x21
 800609a:	d13e      	bne.n	800611a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a4:	d114      	bne.n	80060d0 <UART_Transmit_IT+0x48>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d110      	bne.n	80060d0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1b      	ldr	r3, [r3, #32]
 80060b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	461a      	mov	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	1c9a      	adds	r2, r3, #2
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	621a      	str	r2, [r3, #32]
 80060ce:	e008      	b.n	80060e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	1c59      	adds	r1, r3, #1
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	6211      	str	r1, [r2, #32]
 80060da:	781a      	ldrb	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	4619      	mov	r1, r3
 80060f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10f      	bne.n	8006116 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006104:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006114:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e000      	b.n	800611c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800611a:	2302      	movs	r3, #2
  }
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	bc80      	pop	{r7}
 8006124:	4770      	bx	lr

08006126 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b082      	sub	sp, #8
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800613c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2220      	movs	r2, #32
 8006142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3708      	adds	r7, #8
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b22      	cmp	r3, #34	; 0x22
 800616a:	f040 809b 	bne.w	80062a4 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006176:	d117      	bne.n	80061a8 <UART_Receive_IT+0x50>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d113      	bne.n	80061a8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006180:	2300      	movs	r3, #0
 8006182:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006188:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	b29b      	uxth	r3, r3
 8006192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006196:	b29a      	uxth	r2, r3
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a0:	1c9a      	adds	r2, r3, #2
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	629a      	str	r2, [r3, #40]	; 0x28
 80061a6:	e026      	b.n	80061f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ac:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80061ae:	2300      	movs	r3, #0
 80061b0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ba:	d007      	beq.n	80061cc <UART_Receive_IT+0x74>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10a      	bne.n	80061da <UART_Receive_IT+0x82>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d106      	bne.n	80061da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	b2da      	uxtb	r2, r3
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	701a      	strb	r2, [r3, #0]
 80061d8:	e008      	b.n	80061ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3b01      	subs	r3, #1
 80061fe:	b29b      	uxth	r3, r3
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	4619      	mov	r1, r3
 8006204:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006206:	2b00      	cmp	r3, #0
 8006208:	d14a      	bne.n	80062a0 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 0220 	bic.w	r2, r2, #32
 8006218:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006228:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695a      	ldr	r2, [r3, #20]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0201 	bic.w	r2, r2, #1
 8006238:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2220      	movs	r2, #32
 800623e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006246:	2b01      	cmp	r3, #1
 8006248:	d124      	bne.n	8006294 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0210 	bic.w	r2, r2, #16
 800625e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0310 	and.w	r3, r3, #16
 800626a:	2b10      	cmp	r3, #16
 800626c:	d10a      	bne.n	8006284 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800628c:	4611      	mov	r1, r2
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	4798      	blx	r3
 8006292:	e003      	b.n	800629c <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800629c:	2300      	movs	r3, #0
 800629e:	e002      	b.n	80062a6 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 80062a0:	2300      	movs	r3, #0
 80062a2:	e000      	b.n	80062a6 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80062a4:	2302      	movs	r3, #2
  }
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
	...

080062b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68da      	ldr	r2, [r3, #12]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80062ea:	f023 030c 	bic.w	r3, r3, #12
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	68b9      	ldr	r1, [r7, #8]
 80062f4:	430b      	orrs	r3, r1
 80062f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699a      	ldr	r2, [r3, #24]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a2c      	ldr	r2, [pc, #176]	; (80063c4 <UART_SetConfig+0x114>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d103      	bne.n	8006320 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006318:	f7fd f8a8 	bl	800346c <HAL_RCC_GetPCLK2Freq>
 800631c:	60f8      	str	r0, [r7, #12]
 800631e:	e002      	b.n	8006326 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006320:	f7fd f890 	bl	8003444 <HAL_RCC_GetPCLK1Freq>
 8006324:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	4613      	mov	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	4413      	add	r3, r2
 800632e:	009a      	lsls	r2, r3, #2
 8006330:	441a      	add	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	fbb2 f3f3 	udiv	r3, r2, r3
 800633c:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <UART_SetConfig+0x118>)
 800633e:	fba2 2303 	umull	r2, r3, r2, r3
 8006342:	095b      	lsrs	r3, r3, #5
 8006344:	0119      	lsls	r1, r3, #4
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4613      	mov	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	009a      	lsls	r2, r3, #2
 8006350:	441a      	add	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	fbb2 f2f3 	udiv	r2, r2, r3
 800635c:	4b1a      	ldr	r3, [pc, #104]	; (80063c8 <UART_SetConfig+0x118>)
 800635e:	fba3 0302 	umull	r0, r3, r3, r2
 8006362:	095b      	lsrs	r3, r3, #5
 8006364:	2064      	movs	r0, #100	; 0x64
 8006366:	fb00 f303 	mul.w	r3, r0, r3
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	3332      	adds	r3, #50	; 0x32
 8006370:	4a15      	ldr	r2, [pc, #84]	; (80063c8 <UART_SetConfig+0x118>)
 8006372:	fba2 2303 	umull	r2, r3, r2, r3
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800637c:	4419      	add	r1, r3
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009a      	lsls	r2, r3, #2
 8006388:	441a      	add	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	fbb2 f2f3 	udiv	r2, r2, r3
 8006394:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <UART_SetConfig+0x118>)
 8006396:	fba3 0302 	umull	r0, r3, r3, r2
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	2064      	movs	r0, #100	; 0x64
 800639e:	fb00 f303 	mul.w	r3, r0, r3
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	3332      	adds	r3, #50	; 0x32
 80063a8:	4a07      	ldr	r2, [pc, #28]	; (80063c8 <UART_SetConfig+0x118>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	095b      	lsrs	r3, r3, #5
 80063b0:	f003 020f 	and.w	r2, r3, #15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	440a      	add	r2, r1
 80063ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063bc:	bf00      	nop
 80063be:	3710      	adds	r7, #16
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	40013800 	.word	0x40013800
 80063c8:	51eb851f 	.word	0x51eb851f

080063cc <BATTERY_CHECK_init>:
static ADC_HandleTypeDef *BATTERY_CHECK_adcHandle;
static RTC_HandleTypeDef *BATTERY_CHECK_rtcHandle;
static RTC_TimeTypeDef    BATTERY_CHECK_lastReadTime;

void BATTERY_CHECK_init(ADC_HandleTypeDef *p_adcHandle, RTC_HandleTypeDef *p_rtcHandle)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;

  LOG_info("Initializing battery check");
 80063d6:	4913      	ldr	r1, [pc, #76]	; (8006424 <BATTERY_CHECK_init+0x58>)
 80063d8:	2001      	movs	r0, #1
 80063da:	f000 ffc3 	bl	8007364 <LOG_log>

  BATTERY_CHECK_adcHandle = p_adcHandle;
 80063de:	4a12      	ldr	r2, [pc, #72]	; (8006428 <BATTERY_CHECK_init+0x5c>)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6013      	str	r3, [r2, #0]
  BATTERY_CHECK_rtcHandle = p_rtcHandle;
 80063e4:	4a11      	ldr	r2, [pc, #68]	; (800642c <BATTERY_CHECK_init+0x60>)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6013      	str	r3, [r2, #0]

  HAL_RTC_GetTime(BATTERY_CHECK_rtcHandle, &l_time, RTC_FORMAT_BCD);
 80063ea:	4b10      	ldr	r3, [pc, #64]	; (800642c <BATTERY_CHECK_init+0x60>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f107 010c 	add.w	r1, r7, #12
 80063f2:	2201      	movs	r2, #1
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7fd fb35 	bl	8003a64 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(BATTERY_CHECK_rtcHandle, &l_date, RTC_FORMAT_BCD);
 80063fa:	4b0c      	ldr	r3, [pc, #48]	; (800642c <BATTERY_CHECK_init+0x60>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f107 0108 	add.w	r1, r7, #8
 8006402:	2201      	movs	r2, #1
 8006404:	4618      	mov	r0, r3
 8006406:	f7fd fcbb 	bl	8003d80 <HAL_RTC_GetDate>

  BATTERY_CHECK_lastReadTime = l_time;
 800640a:	4b09      	ldr	r3, [pc, #36]	; (8006430 <BATTERY_CHECK_init+0x64>)
 800640c:	f107 020c 	add.w	r2, r7, #12
 8006410:	6812      	ldr	r2, [r2, #0]
 8006412:	4611      	mov	r1, r2
 8006414:	8019      	strh	r1, [r3, #0]
 8006416:	3302      	adds	r3, #2
 8006418:	0c12      	lsrs	r2, r2, #16
 800641a:	701a      	strb	r2, [r3, #0]

  return;
 800641c:	bf00      	nop
}
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	0800897c 	.word	0x0800897c
 8006428:	200000b8 	.word	0x200000b8
 800642c:	200000bc 	.word	0x200000bc
 8006430:	200000c0 	.word	0x200000c0

08006434 <BATTERY_CHECK_update>:

void BATTERY_CHECK_update(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;
  uint32_t        l_adcRawData;

  HAL_RTC_GetTime(BATTERY_CHECK_rtcHandle, &l_time, RTC_FORMAT_BCD);
 800643a:	4b2c      	ldr	r3, [pc, #176]	; (80064ec <BATTERY_CHECK_update+0xb8>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f107 0108 	add.w	r1, r7, #8
 8006442:	2201      	movs	r2, #1
 8006444:	4618      	mov	r0, r3
 8006446:	f7fd fb0d 	bl	8003a64 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(BATTERY_CHECK_rtcHandle, &l_date, RTC_FORMAT_BCD);
 800644a:	4b28      	ldr	r3, [pc, #160]	; (80064ec <BATTERY_CHECK_update+0xb8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	1d39      	adds	r1, r7, #4
 8006450:	2201      	movs	r2, #1
 8006452:	4618      	mov	r0, r3
 8006454:	f7fd fc94 	bl	8003d80 <HAL_RTC_GetDate>

  if ((l_time.Hours * 3600 + l_time.Minutes * 60 + l_time.Seconds) -
 8006458:	7a3b      	ldrb	r3, [r7, #8]
 800645a:	461a      	mov	r2, r3
 800645c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006460:	fb03 f202 	mul.w	r2, r3, r2
 8006464:	7a7b      	ldrb	r3, [r7, #9]
 8006466:	4619      	mov	r1, r3
 8006468:	460b      	mov	r3, r1
 800646a:	011b      	lsls	r3, r3, #4
 800646c:	1a5b      	subs	r3, r3, r1
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	4413      	add	r3, r2
 8006472:	7aba      	ldrb	r2, [r7, #10]
 8006474:	441a      	add	r2, r3
      (BATTERY_CHECK_lastReadTime.Hours * 3600 + BATTERY_CHECK_lastReadTime.Minutes * 60 + BATTERY_CHECK_lastReadTime.Seconds) >= BATTERY_CHECK_POLLING_PERIOD_IN_S)
 8006476:	4b1e      	ldr	r3, [pc, #120]	; (80064f0 <BATTERY_CHECK_update+0xbc>)
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	4619      	mov	r1, r3
 800647c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006480:	fb03 f101 	mul.w	r1, r3, r1
 8006484:	4b1a      	ldr	r3, [pc, #104]	; (80064f0 <BATTERY_CHECK_update+0xbc>)
 8006486:	785b      	ldrb	r3, [r3, #1]
 8006488:	4618      	mov	r0, r3
 800648a:	4603      	mov	r3, r0
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	1a1b      	subs	r3, r3, r0
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	4916      	ldr	r1, [pc, #88]	; (80064f0 <BATTERY_CHECK_update+0xbc>)
 8006496:	7889      	ldrb	r1, [r1, #2]
 8006498:	440b      	add	r3, r1
  if ((l_time.Hours * 3600 + l_time.Minutes * 60 + l_time.Seconds) -
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b09      	cmp	r3, #9
 800649e:	dd20      	ble.n	80064e2 <BATTERY_CHECK_update+0xae>
  {
    HAL_ADC_Start                (BATTERY_CHECK_adcHandle);
 80064a0:	4b14      	ldr	r3, [pc, #80]	; (80064f4 <BATTERY_CHECK_update+0xc0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fb fc83 	bl	8001db0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion    (BATTERY_CHECK_adcHandle, HAL_MAX_DELAY);
 80064aa:	4b12      	ldr	r3, [pc, #72]	; (80064f4 <BATTERY_CHECK_update+0xc0>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f04f 31ff 	mov.w	r1, #4294967295
 80064b2:	4618      	mov	r0, r3
 80064b4:	f7fb fd2a 	bl	8001f0c <HAL_ADC_PollForConversion>
    l_adcRawData = HAL_ADC_GetValue(BATTERY_CHECK_adcHandle);
 80064b8:	4b0e      	ldr	r3, [pc, #56]	; (80064f4 <BATTERY_CHECK_update+0xc0>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fb fe2b 	bl	8002118 <HAL_ADC_GetValue>
 80064c2:	60f8      	str	r0, [r7, #12]

    LOG_debug("Battery level: %u", l_adcRawData);
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	490c      	ldr	r1, [pc, #48]	; (80064f8 <BATTERY_CHECK_update+0xc4>)
 80064c8:	2000      	movs	r0, #0
 80064ca:	f000 ff4b 	bl	8007364 <LOG_log>

    BATTERY_CHECK_lastReadTime = l_time;
 80064ce:	4b08      	ldr	r3, [pc, #32]	; (80064f0 <BATTERY_CHECK_update+0xbc>)
 80064d0:	f107 0208 	add.w	r2, r7, #8
 80064d4:	6812      	ldr	r2, [r2, #0]
 80064d6:	4611      	mov	r1, r2
 80064d8:	8019      	strh	r1, [r3, #0]
 80064da:	3302      	adds	r3, #2
 80064dc:	0c12      	lsrs	r2, r2, #16
 80064de:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 80064e0:	bf00      	nop
 80064e2:	bf00      	nop
}
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	200000bc 	.word	0x200000bc
 80064f0:	200000c0 	.word	0x200000c0
 80064f4:	200000b8 	.word	0x200000b8
 80064f8:	08008998 	.word	0x08008998

080064fc <BLUETOOTH_CONTROL_sendCommand>:
static void                       BLUETOOTH_CONTROL_readData     (uint8_t *l_buffer                                                );
static T_BLUETOOTH_CONTROL_BUTTON BLUETOOTH_CONTROL_getButton    (uint8_t *l_buffer                                                );
static int32_t                    BLUETOOTH_CONTROL_normalizeData(uint32_t p_rawData, uint32_t p_maxValue, bool p_isInversionNeeded);

static void BLUETOOTH_CONTROL_sendCommand(uint8_t p_command)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	4603      	mov	r3, r0
 8006504:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t l_bitValue;

  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8006506:	2301      	movs	r3, #1
 8006508:	81fb      	strh	r3, [r7, #14]
 800650a:	e030      	b.n	800656e <BLUETOOTH_CONTROL_sendCommand+0x72>
  {
    if ((l_bitValue & p_command) != 0)
 800650c:	89fb      	ldrh	r3, [r7, #14]
 800650e:	b29b      	uxth	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	4013      	ands	r3, r2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d006      	beq.n	8006528 <BLUETOOTH_CONTROL_sendCommand+0x2c>
    {
      SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 800651a:	4b1a      	ldr	r3, [pc, #104]	; (8006584 <BLUETOOTH_CONTROL_sendCommand+0x88>)
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	4a19      	ldr	r2, [pc, #100]	; (8006584 <BLUETOOTH_CONTROL_sendCommand+0x88>)
 8006520:	f043 0302 	orr.w	r3, r3, #2
 8006524:	60d3      	str	r3, [r2, #12]
 8006526:	e005      	b.n	8006534 <BLUETOOTH_CONTROL_sendCommand+0x38>
    }
    else
    {
      CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8006528:	4b16      	ldr	r3, [pc, #88]	; (8006584 <BLUETOOTH_CONTROL_sendCommand+0x88>)
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	4a15      	ldr	r2, [pc, #84]	; (8006584 <BLUETOOTH_CONTROL_sendCommand+0x88>)
 800652e:	f023 0302 	bic.w	r3, r3, #2
 8006532:	60d3      	str	r3, [r2, #12]
    }

    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8006534:	4b14      	ldr	r3, [pc, #80]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	4a13      	ldr	r2, [pc, #76]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 800653a:	f043 0310 	orr.w	r3, r3, #16
 800653e:	60d3      	str	r3, [r2, #12]
    UTILS_delayUs(5);
 8006540:	2005      	movs	r0, #5
 8006542:	f001 f84f 	bl	80075e4 <UTILS_delayUs>
    CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8006546:	4b10      	ldr	r3, [pc, #64]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	4a0f      	ldr	r2, [pc, #60]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 800654c:	f023 0310 	bic.w	r3, r3, #16
 8006550:	60d3      	str	r3, [r2, #12]
    UTILS_delayUs(5);
 8006552:	2005      	movs	r0, #5
 8006554:	f001 f846 	bl	80075e4 <UTILS_delayUs>
    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8006558:	4b0b      	ldr	r3, [pc, #44]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	4a0a      	ldr	r2, [pc, #40]	; (8006588 <BLUETOOTH_CONTROL_sendCommand+0x8c>)
 800655e:	f043 0310 	orr.w	r3, r3, #16
 8006562:	60d3      	str	r3, [r2, #12]
  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8006564:	89fb      	ldrh	r3, [r7, #14]
 8006566:	b29b      	uxth	r3, r3
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	b29b      	uxth	r3, r3
 800656c:	81fb      	strh	r3, [r7, #14]
 800656e:	89fb      	ldrh	r3, [r7, #14]
 8006570:	b29b      	uxth	r3, r3
 8006572:	2bff      	cmp	r3, #255	; 0xff
 8006574:	d9ca      	bls.n	800650c <BLUETOOTH_CONTROL_sendCommand+0x10>
  }
  UTILS_delayUs(16);
 8006576:	2010      	movs	r0, #16
 8006578:	f001 f834 	bl	80075e4 <UTILS_delayUs>

  return;
 800657c:	bf00      	nop
}
 800657e:	3710      	adds	r7, #16
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	40011000 	.word	0x40011000
 8006588:	40010800 	.word	0x40010800

0800658c <BLUETOOTH_CONTROL_readData>:

static void BLUETOOTH_CONTROL_readData(uint8_t *l_buffer)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  volatile uint8_t  l_index;
  volatile uint16_t l_bitValue;

  /* Reset buffer */
  for (l_index = 0; l_index < BLUETOOTH_CONTROL_DATA_BUFFER_LENGTH; l_index++)
 8006594:	2300      	movs	r3, #0
 8006596:	73fb      	strb	r3, [r7, #15]
 8006598:	e00b      	b.n	80065b2 <BLUETOOTH_CONTROL_readData+0x26>
  {
    l_buffer[l_index] = 0x00;
 800659a:	7bfb      	ldrb	r3, [r7, #15]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	461a      	mov	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4413      	add	r3, r2
 80065a4:	2200      	movs	r2, #0
 80065a6:	701a      	strb	r2, [r3, #0]
  for (l_index = 0; l_index < BLUETOOTH_CONTROL_DATA_BUFFER_LENGTH; l_index++)
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	3301      	adds	r3, #1
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	73fb      	strb	r3, [r7, #15]
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b06      	cmp	r3, #6
 80065b8:	d9ef      	bls.n	800659a <BLUETOOTH_CONTROL_readData+0xe>
  }

  CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 80065ba:	4b2e      	ldr	r3, [pc, #184]	; (8006674 <BLUETOOTH_CONTROL_readData+0xe8>)
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	4a2d      	ldr	r2, [pc, #180]	; (8006674 <BLUETOOTH_CONTROL_readData+0xe8>)
 80065c0:	f023 0308 	bic.w	r3, r3, #8
 80065c4:	60d3      	str	r3, [r2, #12]

  BLUETOOTH_CONTROL_sendCommand(0x01);
 80065c6:	2001      	movs	r0, #1
 80065c8:	f7ff ff98 	bl	80064fc <BLUETOOTH_CONTROL_sendCommand>
  BLUETOOTH_CONTROL_sendCommand(0x42);
 80065cc:	2042      	movs	r0, #66	; 0x42
 80065ce:	f7ff ff95 	bl	80064fc <BLUETOOTH_CONTROL_sendCommand>

  for (l_index = 0; l_index < BLUETOOTH_CONTROL_DATA_BUFFER_LENGTH; l_index++)
 80065d2:	2300      	movs	r3, #0
 80065d4:	73fb      	strb	r3, [r7, #15]
 80065d6:	e03f      	b.n	8006658 <BLUETOOTH_CONTROL_readData+0xcc>
  {
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 80065d8:	2301      	movs	r3, #1
 80065da:	81bb      	strh	r3, [r7, #12]
 80065dc:	e030      	b.n	8006640 <BLUETOOTH_CONTROL_readData+0xb4>
    {
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 80065de:	4b26      	ldr	r3, [pc, #152]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	4a25      	ldr	r2, [pc, #148]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 80065e4:	f043 0310 	orr.w	r3, r3, #16
 80065e8:	60d3      	str	r3, [r2, #12]
      UTILS_delayUs(5);
 80065ea:	2005      	movs	r0, #5
 80065ec:	f000 fffa 	bl	80075e4 <UTILS_delayUs>
      CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 80065f0:	4b21      	ldr	r3, [pc, #132]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	4a20      	ldr	r2, [pc, #128]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 80065f6:	f023 0310 	bic.w	r3, r3, #16
 80065fa:	60d3      	str	r3, [r2, #12]
      UTILS_delayUs(5);
 80065fc:	2005      	movs	r0, #5
 80065fe:	f000 fff1 	bl	80075e4 <UTILS_delayUs>
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8006602:	4b1d      	ldr	r3, [pc, #116]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	4a1c      	ldr	r2, [pc, #112]	; (8006678 <BLUETOOTH_CONTROL_readData+0xec>)
 8006608:	f043 0310 	orr.w	r3, r3, #16
 800660c:	60d3      	str	r3, [r2, #12]

      if (READ_BIT(GPIOC->IDR, BLUETOOTH_SPI_DAT_Pin) != GPIO_PIN_RESET)
 800660e:	4b19      	ldr	r3, [pc, #100]	; (8006674 <BLUETOOTH_CONTROL_readData+0xe8>)
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 0304 	and.w	r3, r3, #4
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00d      	beq.n	8006636 <BLUETOOTH_CONTROL_readData+0xaa>
      {
        l_buffer[l_index] |= l_bitValue;
 800661a:	89bb      	ldrh	r3, [r7, #12]
 800661c:	b29a      	uxth	r2, r3
 800661e:	7bfb      	ldrb	r3, [r7, #15]
 8006620:	b2d8      	uxtb	r0, r3
 8006622:	4601      	mov	r1, r0
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	440b      	add	r3, r1
 8006628:	7819      	ldrb	r1, [r3, #0]
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4403      	add	r3, r0
 8006630:	430a      	orrs	r2, r1
 8006632:	b2d2      	uxtb	r2, r2
 8006634:	701a      	strb	r2, [r3, #0]
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8006636:	89bb      	ldrh	r3, [r7, #12]
 8006638:	b29b      	uxth	r3, r3
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	b29b      	uxth	r3, r3
 800663e:	81bb      	strh	r3, [r7, #12]
 8006640:	89bb      	ldrh	r3, [r7, #12]
 8006642:	b29b      	uxth	r3, r3
 8006644:	2bff      	cmp	r3, #255	; 0xff
 8006646:	d9ca      	bls.n	80065de <BLUETOOTH_CONTROL_readData+0x52>
      else
      {
        ; /* Nothing to do */
      }
    }
      UTILS_delayUs(16);
 8006648:	2010      	movs	r0, #16
 800664a:	f000 ffcb 	bl	80075e4 <UTILS_delayUs>
  for (l_index = 0; l_index < BLUETOOTH_CONTROL_DATA_BUFFER_LENGTH; l_index++)
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	3301      	adds	r3, #1
 8006654:	b2db      	uxtb	r3, r3
 8006656:	73fb      	strb	r3, [r7, #15]
 8006658:	7bfb      	ldrb	r3, [r7, #15]
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b06      	cmp	r3, #6
 800665e:	d9bb      	bls.n	80065d8 <BLUETOOTH_CONTROL_readData+0x4c>
  }

  SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8006660:	4b04      	ldr	r3, [pc, #16]	; (8006674 <BLUETOOTH_CONTROL_readData+0xe8>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	4a03      	ldr	r2, [pc, #12]	; (8006674 <BLUETOOTH_CONTROL_readData+0xe8>)
 8006666:	f043 0308 	orr.w	r3, r3, #8
 800666a:	60d3      	str	r3, [r2, #12]

  return;
 800666c:	bf00      	nop
}
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40011000 	.word	0x40011000
 8006678:	40010800 	.word	0x40010800

0800667c <BLUETOOTH_CONTROL_getButton>:

static T_BLUETOOTH_CONTROL_BUTTON BLUETOOTH_CONTROL_getButton(uint8_t *l_buffer)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  uint16_t l_buttonRawValue;
  uint8_t  l_index;

  l_buttonRawValue = (l_buffer[BLUETOOTH_CONTROL_BUTTON_HIGH_OFFSET] << 8) | l_buffer[BLUETOOTH_CONTROL_BUTTON_LOW_OFFSET];
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	3302      	adds	r3, #2
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	021b      	lsls	r3, r3, #8
 800668c:	b21a      	sxth	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	3301      	adds	r3, #1
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	b21b      	sxth	r3, r3
 8006696:	4313      	orrs	r3, r2
 8006698:	b21b      	sxth	r3, r3
 800669a:	81bb      	strh	r3, [r7, #12]

  /* Ignore BLUETOOTH_CONTROL_BUTTON_NONE value as it is not directly coded in raw data */
  for (l_index = BLUETOOTH_CONTROL_BUTTON_SELECT; l_index < BLUETOOTH_CONTROL_BUTTON_COUNT_VALUE; l_index++)
 800669c:	2301      	movs	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
 80066a0:	e00d      	b.n	80066be <BLUETOOTH_CONTROL_getButton+0x42>
  {
    /* Stop decoding button data on 1st match (do not deal with multiple presses case) */
    if ((l_buttonRawValue & (1 << (l_index - 1))) == 0)
 80066a2:	89ba      	ldrh	r2, [r7, #12]
 80066a4:	7bfb      	ldrb	r3, [r7, #15]
 80066a6:	3b01      	subs	r3, #1
 80066a8:	fa42 f303 	asr.w	r3, r2, r3
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <BLUETOOTH_CONTROL_getButton+0x3c>
    {
      return l_index;
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	e006      	b.n	80066c6 <BLUETOOTH_CONTROL_getButton+0x4a>
  for (l_index = BLUETOOTH_CONTROL_BUTTON_SELECT; l_index < BLUETOOTH_CONTROL_BUTTON_COUNT_VALUE; l_index++)
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
 80066ba:	3301      	adds	r3, #1
 80066bc:	73fb      	strb	r3, [r7, #15]
 80066be:	7bfb      	ldrb	r3, [r7, #15]
 80066c0:	2b10      	cmp	r3, #16
 80066c2:	d9ee      	bls.n	80066a2 <BLUETOOTH_CONTROL_getButton+0x26>
    {
      ; /* Nothing to do */
    }
  }

  return BLUETOOTH_CONTROL_BUTTON_NONE;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bc80      	pop	{r7}
 80066ce:	4770      	bx	lr

080066d0 <BLUETOOTH_CONTROL_normalizeData>:

static int32_t BLUETOOTH_CONTROL_normalizeData(uint32_t p_rawData, uint32_t p_maxValue, bool p_isInversionNeeded)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	4613      	mov	r3, r2
 80066dc:	71fb      	strb	r3, [r7, #7]
  float l_normalizedData;

  l_normalizedData = p_rawData - 128.0f;
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f7f9 fe56 	bl	8000390 <__aeabi_ui2f>
 80066e4:	4603      	mov	r3, r0
 80066e6:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7f9 fd9e 	bl	800022c <__aeabi_fsub>
 80066f0:	4603      	mov	r3, r0
 80066f2:	617b      	str	r3, [r7, #20]

  if (l_normalizedData > 0.0f)
 80066f4:	f04f 0100 	mov.w	r1, #0
 80066f8:	6978      	ldr	r0, [r7, #20]
 80066fa:	f7fa f85d 	bl	80007b8 <__aeabi_fcmpgt>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00f      	beq.n	8006724 <BLUETOOTH_CONTROL_normalizeData+0x54>
  {
    l_normalizedData *= (float)p_maxValue / 127.0f;
 8006704:	68b8      	ldr	r0, [r7, #8]
 8006706:	f7f9 fe43 	bl	8000390 <__aeabi_ui2f>
 800670a:	4603      	mov	r3, r0
 800670c:	4915      	ldr	r1, [pc, #84]	; (8006764 <BLUETOOTH_CONTROL_normalizeData+0x94>)
 800670e:	4618      	mov	r0, r3
 8006710:	f7f9 ff4a 	bl	80005a8 <__aeabi_fdiv>
 8006714:	4603      	mov	r3, r0
 8006716:	4619      	mov	r1, r3
 8006718:	6978      	ldr	r0, [r7, #20]
 800671a:	f7f9 fe91 	bl	8000440 <__aeabi_fmul>
 800671e:	4603      	mov	r3, r0
 8006720:	617b      	str	r3, [r7, #20]
 8006722:	e00f      	b.n	8006744 <BLUETOOTH_CONTROL_normalizeData+0x74>
  }
  else
  {
    l_normalizedData *= (float)p_maxValue / 128.0f;
 8006724:	68b8      	ldr	r0, [r7, #8]
 8006726:	f7f9 fe33 	bl	8000390 <__aeabi_ui2f>
 800672a:	4603      	mov	r3, r0
 800672c:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 8006730:	4618      	mov	r0, r3
 8006732:	f7f9 ff39 	bl	80005a8 <__aeabi_fdiv>
 8006736:	4603      	mov	r3, r0
 8006738:	4619      	mov	r1, r3
 800673a:	6978      	ldr	r0, [r7, #20]
 800673c:	f7f9 fe80 	bl	8000440 <__aeabi_fmul>
 8006740:	4603      	mov	r3, r0
 8006742:	617b      	str	r3, [r7, #20]
  }

  if (p_isInversionNeeded == true)
 8006744:	79fb      	ldrb	r3, [r7, #7]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <BLUETOOTH_CONTROL_normalizeData+0x82>
  {
    l_normalizedData *= -1.0f;
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006750:	617b      	str	r3, [r7, #20]
  else
  {
    ; /* Nothing to do */
  }

  return (int32_t)l_normalizedData;
 8006752:	6978      	ldr	r0, [r7, #20]
 8006754:	f7fa f83a 	bl	80007cc <__aeabi_f2iz>
 8006758:	4603      	mov	r3, r0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	42fe0000 	.word	0x42fe0000

08006768 <BLUETOOTH_CONTROL_init>:

void BLUETOOTH_CONTROL_init(uint32_t p_maxDataValue)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing bluetooth control");
 8006770:	4905      	ldr	r1, [pc, #20]	; (8006788 <BLUETOOTH_CONTROL_init+0x20>)
 8006772:	2001      	movs	r0, #1
 8006774:	f000 fdf6 	bl	8007364 <LOG_log>

  BLUETOOTH_CONTROL_maxDataValue = p_maxDataValue;
 8006778:	4a04      	ldr	r2, [pc, #16]	; (800678c <BLUETOOTH_CONTROL_init+0x24>)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6013      	str	r3, [r2, #0]

  return;
 800677e:	bf00      	nop
}
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	080089ac 	.word	0x080089ac
 800678c:	200000c4 	.word	0x200000c4

08006790 <BLUETOOTH_CONTROL_receiveData>:


void BLUETOOTH_CONTROL_receiveData(T_BLUETOOTH_CONTROL_Data *p_data)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b088      	sub	sp, #32
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  T_BLUETOOTH_CONTROL_BUTTON l_button;

  // LOG_info("Receiving Bluetooth data");

  /* Read raw data */
  BLUETOOTH_CONTROL_readData(l_buffer);
 8006798:	f107 0308 	add.w	r3, r7, #8
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff fef5 	bl	800658c <BLUETOOTH_CONTROL_readData>

  /* Start and decode raw data */
  l_leftX  = l_buffer[BLUETOOTH_CONTROL_LEFT_X_OFFSET ];
 80067a2:	7b7b      	ldrb	r3, [r7, #13]
 80067a4:	61fb      	str	r3, [r7, #28]
  l_leftY  = l_buffer[BLUETOOTH_CONTROL_LEFT_Y_OFFSET ];
 80067a6:	7bbb      	ldrb	r3, [r7, #14]
 80067a8:	61bb      	str	r3, [r7, #24]
  l_rightX = l_buffer[BLUETOOTH_CONTROL_RIGHT_X_OFFSET];
 80067aa:	7afb      	ldrb	r3, [r7, #11]
 80067ac:	617b      	str	r3, [r7, #20]
  l_rightY = l_buffer[BLUETOOTH_CONTROL_RIGHT_Y_OFFSET];
 80067ae:	7b3b      	ldrb	r3, [r7, #12]
 80067b0:	613b      	str	r3, [r7, #16]
  l_button = BLUETOOTH_CONTROL_getButton(l_buffer);
 80067b2:	f107 0308 	add.w	r3, r7, #8
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7ff ff60 	bl	800667c <BLUETOOTH_CONTROL_getButton>
 80067bc:	4603      	mov	r3, r0
 80067be:	73fb      	strb	r3, [r7, #15]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((l_leftX == 255 && l_leftY == 255 && l_rightX == 255 && l_rightY ==255)
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	2bff      	cmp	r3, #255	; 0xff
 80067c4:	d108      	bne.n	80067d8 <BLUETOOTH_CONTROL_receiveData+0x48>
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	2bff      	cmp	r3, #255	; 0xff
 80067ca:	d105      	bne.n	80067d8 <BLUETOOTH_CONTROL_receiveData+0x48>
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	2bff      	cmp	r3, #255	; 0xff
 80067d0:	d102      	bne.n	80067d8 <BLUETOOTH_CONTROL_receiveData+0x48>
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	2bff      	cmp	r3, #255	; 0xff
 80067d6:	d00b      	beq.n	80067f0 <BLUETOOTH_CONTROL_receiveData+0x60>
    || (l_leftX ==   0 && l_leftY ==   0 && l_rightX ==   0 && l_rightY ==  0))
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d113      	bne.n	8006806 <BLUETOOTH_CONTROL_receiveData+0x76>
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d110      	bne.n	8006806 <BLUETOOTH_CONTROL_receiveData+0x76>
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10d      	bne.n	8006806 <BLUETOOTH_CONTROL_receiveData+0x76>
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10a      	bne.n	8006806 <BLUETOOTH_CONTROL_receiveData+0x76>
  {
    l_leftX  = 128;
 80067f0:	2380      	movs	r3, #128	; 0x80
 80067f2:	61fb      	str	r3, [r7, #28]
    l_leftY  = 128;
 80067f4:	2380      	movs	r3, #128	; 0x80
 80067f6:	61bb      	str	r3, [r7, #24]
    l_rightX = 128;
 80067f8:	2380      	movs	r3, #128	; 0x80
 80067fa:	617b      	str	r3, [r7, #20]
    l_rightY = 128;
 80067fc:	2380      	movs	r3, #128	; 0x80
 80067fe:	613b      	str	r3, [r7, #16]
    l_button = BLUETOOTH_CONTROL_BUTTON_NONE;
 8006800:	2300      	movs	r3, #0
 8006802:	73fb      	strb	r3, [r7, #15]
 8006804:	e043      	b.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((l_leftX  == BLUETOOTH_CONTROL_DATA_lastData.leftX) &&
 8006806:	4b2b      	ldr	r3, [pc, #172]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	429a      	cmp	r2, r3
 800680e:	d13e      	bne.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
           (l_leftY  == BLUETOOTH_CONTROL_DATA_lastData.leftY) &&
 8006810:	4b28      	ldr	r3, [pc, #160]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	69bb      	ldr	r3, [r7, #24]
  else if ((l_leftX  == BLUETOOTH_CONTROL_DATA_lastData.leftX) &&
 8006816:	429a      	cmp	r2, r3
 8006818:	d139      	bne.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
           (l_rightX == BLUETOOTH_CONTROL_DATA_lastData.rightX) &&
 800681a:	4b26      	ldr	r3, [pc, #152]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	697b      	ldr	r3, [r7, #20]
           (l_leftY  == BLUETOOTH_CONTROL_DATA_lastData.leftY) &&
 8006820:	429a      	cmp	r2, r3
 8006822:	d134      	bne.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
           (l_rightY == BLUETOOTH_CONTROL_DATA_lastData.rightY) &&
 8006824:	4b23      	ldr	r3, [pc, #140]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006826:	68da      	ldr	r2, [r3, #12]
 8006828:	693b      	ldr	r3, [r7, #16]
           (l_rightX == BLUETOOTH_CONTROL_DATA_lastData.rightX) &&
 800682a:	429a      	cmp	r2, r3
 800682c:	d12f      	bne.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
           (l_button == BLUETOOTH_CONTROL_DATA_lastData.button))
 800682e:	4b21      	ldr	r3, [pc, #132]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006830:	7c1b      	ldrb	r3, [r3, #16]
           (l_rightY == BLUETOOTH_CONTROL_DATA_lastData.rightY) &&
 8006832:	7bfa      	ldrb	r2, [r7, #15]
 8006834:	429a      	cmp	r2, r3
 8006836:	d12a      	bne.n	800688e <BLUETOOTH_CONTROL_receiveData+0xfe>
  {
    /* Normalize directions data in range [-100..100] */
    p_data->leftX  = BLUETOOTH_CONTROL_normalizeData(l_leftX , BLUETOOTH_CONTROL_maxDataValue, false);
 8006838:	4b1f      	ldr	r3, [pc, #124]	; (80068b8 <BLUETOOTH_CONTROL_receiveData+0x128>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2200      	movs	r2, #0
 800683e:	4619      	mov	r1, r3
 8006840:	69f8      	ldr	r0, [r7, #28]
 8006842:	f7ff ff45 	bl	80066d0 <BLUETOOTH_CONTROL_normalizeData>
 8006846:	4602      	mov	r2, r0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	601a      	str	r2, [r3, #0]
    p_data->leftY  = BLUETOOTH_CONTROL_normalizeData(l_leftY , BLUETOOTH_CONTROL_maxDataValue, true );
 800684c:	4b1a      	ldr	r3, [pc, #104]	; (80068b8 <BLUETOOTH_CONTROL_receiveData+0x128>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2201      	movs	r2, #1
 8006852:	4619      	mov	r1, r3
 8006854:	69b8      	ldr	r0, [r7, #24]
 8006856:	f7ff ff3b 	bl	80066d0 <BLUETOOTH_CONTROL_normalizeData>
 800685a:	4602      	mov	r2, r0
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	605a      	str	r2, [r3, #4]
    p_data->rightX = BLUETOOTH_CONTROL_normalizeData(l_rightX, BLUETOOTH_CONTROL_maxDataValue, false);
 8006860:	4b15      	ldr	r3, [pc, #84]	; (80068b8 <BLUETOOTH_CONTROL_receiveData+0x128>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2200      	movs	r2, #0
 8006866:	4619      	mov	r1, r3
 8006868:	6978      	ldr	r0, [r7, #20]
 800686a:	f7ff ff31 	bl	80066d0 <BLUETOOTH_CONTROL_normalizeData>
 800686e:	4602      	mov	r2, r0
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	609a      	str	r2, [r3, #8]
    p_data->rightY = BLUETOOTH_CONTROL_normalizeData(l_rightY, BLUETOOTH_CONTROL_maxDataValue, true );
 8006874:	4b10      	ldr	r3, [pc, #64]	; (80068b8 <BLUETOOTH_CONTROL_receiveData+0x128>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2201      	movs	r2, #1
 800687a:	4619      	mov	r1, r3
 800687c:	6938      	ldr	r0, [r7, #16]
 800687e:	f7ff ff27 	bl	80066d0 <BLUETOOTH_CONTROL_normalizeData>
 8006882:	4602      	mov	r2, r0
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	60da      	str	r2, [r3, #12]
    p_data->button = l_button;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	7bfa      	ldrb	r2, [r7, #15]
 800688c:	741a      	strb	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  BLUETOOTH_CONTROL_DATA_lastData.leftX  = l_leftX;
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	4a08      	ldr	r2, [pc, #32]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006892:	6013      	str	r3, [r2, #0]
  BLUETOOTH_CONTROL_DATA_lastData.leftY  = l_leftY;
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	4a07      	ldr	r2, [pc, #28]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 8006898:	6053      	str	r3, [r2, #4]
  BLUETOOTH_CONTROL_DATA_lastData.rightX = l_rightX;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	4a05      	ldr	r2, [pc, #20]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 800689e:	6093      	str	r3, [r2, #8]
  BLUETOOTH_CONTROL_DATA_lastData.rightY = l_rightY;
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	4a04      	ldr	r2, [pc, #16]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 80068a4:	60d3      	str	r3, [r2, #12]
  BLUETOOTH_CONTROL_DATA_lastData.button = l_button;
 80068a6:	4a03      	ldr	r2, [pc, #12]	; (80068b4 <BLUETOOTH_CONTROL_receiveData+0x124>)
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	7413      	strb	r3, [r2, #16]

  return;
 80068ac:	bf00      	nop
}
 80068ae:	3720      	adds	r7, #32
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	2000000c 	.word	0x2000000c
 80068b8:	200000c4 	.word	0x200000c4

080068bc <CONSOLE_init>:

static UART_HandleTypeDef *CONSOLE_uartHandle;
static uint8_t             CONSOLE_rxBuffer[12] = {0};

void CONSOLE_init(UART_HandleTypeDef *p_uartHandle)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing console");
 80068c4:	4905      	ldr	r1, [pc, #20]	; (80068dc <CONSOLE_init+0x20>)
 80068c6:	2001      	movs	r0, #1
 80068c8:	f000 fd4c 	bl	8007364 <LOG_log>

  CONSOLE_uartHandle = p_uartHandle;
 80068cc:	4a04      	ldr	r2, [pc, #16]	; (80068e0 <CONSOLE_init+0x24>)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6013      	str	r3, [r2, #0]

  return;
 80068d2:	bf00      	nop
}
 80068d4:	3708      	adds	r7, #8
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	080089cc 	.word	0x080089cc
 80068e0:	200000c8 	.word	0x200000c8

080068e4 <CONSOLE_receiveData>:

void CONSOLE_receiveData(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12);
 80068e8:	4b04      	ldr	r3, [pc, #16]	; (80068fc <CONSOLE_receiveData+0x18>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	220c      	movs	r2, #12
 80068ee:	4904      	ldr	r1, [pc, #16]	; (8006900 <CONSOLE_receiveData+0x1c>)
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7ff f8a5 	bl	8005a40 <HAL_UART_Receive_IT>

  /* Resend received data (echo) */
//  HAL_UART_Transmit(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12, 100);

  return;
 80068f6:	bf00      	nop
}
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	200000c8 	.word	0x200000c8
 8006900:	200000cc 	.word	0x200000cc

08006904 <DRIVE_init>:
static void DRIVE_turnRight        (uint32_t  p_speed);
static void DRIVE_translateLeft    (uint32_t  p_speed);
static void DRIVE_translateRight   (uint32_t  p_speed);

void DRIVE_init(TIM_HandleTypeDef *p_pwmTimerHandle)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing Drive module");
 800690c:	493a      	ldr	r1, [pc, #232]	; (80069f8 <DRIVE_init+0xf4>)
 800690e:	2001      	movs	r0, #1
 8006910:	f000 fd28 	bl	8007364 <LOG_log>

  DRIVE_motorFrontRight.dirPin1Port    = MOTOR_FRONT_RIGHT_IN_1_GPIO_Port;
 8006914:	4b39      	ldr	r3, [pc, #228]	; (80069fc <DRIVE_init+0xf8>)
 8006916:	4a3a      	ldr	r2, [pc, #232]	; (8006a00 <DRIVE_init+0xfc>)
 8006918:	60da      	str	r2, [r3, #12]
  DRIVE_motorFrontRight.dirPin1        = MOTOR_FRONT_RIGHT_IN_1_Pin;
 800691a:	4b38      	ldr	r3, [pc, #224]	; (80069fc <DRIVE_init+0xf8>)
 800691c:	2210      	movs	r2, #16
 800691e:	615a      	str	r2, [r3, #20]
  DRIVE_motorFrontRight.dirPin2Port    = MOTOR_FRONT_RIGHT_IN_2_GPIO_Port;
 8006920:	4b36      	ldr	r3, [pc, #216]	; (80069fc <DRIVE_init+0xf8>)
 8006922:	4a37      	ldr	r2, [pc, #220]	; (8006a00 <DRIVE_init+0xfc>)
 8006924:	611a      	str	r2, [r3, #16]
  DRIVE_motorFrontRight.dirPin2        = MOTOR_FRONT_RIGHT_IN_2_Pin;
 8006926:	4b35      	ldr	r3, [pc, #212]	; (80069fc <DRIVE_init+0xf8>)
 8006928:	2220      	movs	r2, #32
 800692a:	619a      	str	r2, [r3, #24]
  DRIVE_motorFrontRight.pwmTimerHandle = p_pwmTimerHandle;
 800692c:	4a33      	ldr	r2, [pc, #204]	; (80069fc <DRIVE_init+0xf8>)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6253      	str	r3, [r2, #36]	; 0x24
  DRIVE_motorFrontRight.pwmChannel     = TIM_CHANNEL_2;
 8006932:	4b32      	ldr	r3, [pc, #200]	; (80069fc <DRIVE_init+0xf8>)
 8006934:	2204      	movs	r2, #4
 8006936:	629a      	str	r2, [r3, #40]	; 0x28

  DRIVE_motorFrontLeft.dirPin1Port    = MOTOR_FRONT_LEFT_IN_1_GPIO_Port;
 8006938:	4b32      	ldr	r3, [pc, #200]	; (8006a04 <DRIVE_init+0x100>)
 800693a:	4a33      	ldr	r2, [pc, #204]	; (8006a08 <DRIVE_init+0x104>)
 800693c:	60da      	str	r2, [r3, #12]
  DRIVE_motorFrontLeft.dirPin1        = MOTOR_FRONT_LEFT_IN_1_Pin;
 800693e:	4b31      	ldr	r3, [pc, #196]	; (8006a04 <DRIVE_init+0x100>)
 8006940:	2201      	movs	r2, #1
 8006942:	615a      	str	r2, [r3, #20]
  DRIVE_motorFrontLeft.dirPin2Port    = MOTOR_FRONT_LEFT_IN_2_GPIO_Port;
 8006944:	4b2f      	ldr	r3, [pc, #188]	; (8006a04 <DRIVE_init+0x100>)
 8006946:	4a30      	ldr	r2, [pc, #192]	; (8006a08 <DRIVE_init+0x104>)
 8006948:	611a      	str	r2, [r3, #16]
  DRIVE_motorFrontLeft.dirPin2        = MOTOR_FRONT_LEFT_IN_2_Pin;
 800694a:	4b2e      	ldr	r3, [pc, #184]	; (8006a04 <DRIVE_init+0x100>)
 800694c:	2202      	movs	r2, #2
 800694e:	619a      	str	r2, [r3, #24]
  DRIVE_motorFrontLeft.pwmTimerHandle = p_pwmTimerHandle;
 8006950:	4a2c      	ldr	r2, [pc, #176]	; (8006a04 <DRIVE_init+0x100>)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6253      	str	r3, [r2, #36]	; 0x24
  DRIVE_motorFrontLeft.pwmChannel     = TIM_CHANNEL_1;
 8006956:	4b2b      	ldr	r3, [pc, #172]	; (8006a04 <DRIVE_init+0x100>)
 8006958:	2200      	movs	r2, #0
 800695a:	629a      	str	r2, [r3, #40]	; 0x28

  DRIVE_motorRearLeft.dirPin1Port    = MOTOR_REAR_LEFT_IN_1_GPIO_Port;
 800695c:	4b2b      	ldr	r3, [pc, #172]	; (8006a0c <DRIVE_init+0x108>)
 800695e:	4a2c      	ldr	r2, [pc, #176]	; (8006a10 <DRIVE_init+0x10c>)
 8006960:	60da      	str	r2, [r3, #12]
  DRIVE_motorRearLeft.dirPin1        = MOTOR_REAR_LEFT_IN_1_Pin;
 8006962:	4b2a      	ldr	r3, [pc, #168]	; (8006a0c <DRIVE_init+0x108>)
 8006964:	2204      	movs	r2, #4
 8006966:	615a      	str	r2, [r3, #20]
  DRIVE_motorRearLeft.dirPin2Port    = MOTOR_REAR_LEFT_IN_2_GPIO_Port;
 8006968:	4b28      	ldr	r3, [pc, #160]	; (8006a0c <DRIVE_init+0x108>)
 800696a:	4a25      	ldr	r2, [pc, #148]	; (8006a00 <DRIVE_init+0xfc>)
 800696c:	611a      	str	r2, [r3, #16]
  DRIVE_motorRearLeft.dirPin2        = MOTOR_REAR_LEFT_IN_2_Pin;
 800696e:	4b27      	ldr	r3, [pc, #156]	; (8006a0c <DRIVE_init+0x108>)
 8006970:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006974:	619a      	str	r2, [r3, #24]
  DRIVE_motorRearLeft.pwmTimerHandle = p_pwmTimerHandle;
 8006976:	4a25      	ldr	r2, [pc, #148]	; (8006a0c <DRIVE_init+0x108>)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6253      	str	r3, [r2, #36]	; 0x24
  DRIVE_motorRearLeft.pwmChannel     = TIM_CHANNEL_4;
 800697c:	4b23      	ldr	r3, [pc, #140]	; (8006a0c <DRIVE_init+0x108>)
 800697e:	220c      	movs	r2, #12
 8006980:	629a      	str	r2, [r3, #40]	; 0x28

  DRIVE_motorRearRight.dirPin1Port    = MOTOR_REAR_RIGHT_IN_1_GPIO_Port;
 8006982:	4b24      	ldr	r3, [pc, #144]	; (8006a14 <DRIVE_init+0x110>)
 8006984:	4a20      	ldr	r2, [pc, #128]	; (8006a08 <DRIVE_init+0x104>)
 8006986:	60da      	str	r2, [r3, #12]
  DRIVE_motorRearRight.dirPin1        = MOTOR_REAR_RIGHT_IN_1_Pin;
 8006988:	4b22      	ldr	r3, [pc, #136]	; (8006a14 <DRIVE_init+0x110>)
 800698a:	2220      	movs	r2, #32
 800698c:	615a      	str	r2, [r3, #20]
  DRIVE_motorRearRight.dirPin2Port    = MOTOR_REAR_RIGHT_IN_2_GPIO_Port;
 800698e:	4b21      	ldr	r3, [pc, #132]	; (8006a14 <DRIVE_init+0x110>)
 8006990:	4a1d      	ldr	r2, [pc, #116]	; (8006a08 <DRIVE_init+0x104>)
 8006992:	611a      	str	r2, [r3, #16]
  DRIVE_motorRearRight.dirPin2        = MOTOR_REAR_RIGHT_IN_2_Pin;
 8006994:	4b1f      	ldr	r3, [pc, #124]	; (8006a14 <DRIVE_init+0x110>)
 8006996:	2210      	movs	r2, #16
 8006998:	619a      	str	r2, [r3, #24]
  DRIVE_motorRearRight.pwmTimerHandle = p_pwmTimerHandle;
 800699a:	4a1e      	ldr	r2, [pc, #120]	; (8006a14 <DRIVE_init+0x110>)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6253      	str	r3, [r2, #36]	; 0x24
  DRIVE_motorRearRight.pwmChannel     = TIM_CHANNEL_3;
 80069a0:	4b1c      	ldr	r3, [pc, #112]	; (8006a14 <DRIVE_init+0x110>)
 80069a2:	2208      	movs	r2, #8
 80069a4:	629a      	str	r2, [r3, #40]	; 0x28

  MOTOR_init(&DRIVE_motorFrontRight, "FRONT_RIGHT");
 80069a6:	491c      	ldr	r1, [pc, #112]	; (8006a18 <DRIVE_init+0x114>)
 80069a8:	4814      	ldr	r0, [pc, #80]	; (80069fc <DRIVE_init+0xf8>)
 80069aa:	f000 fd31 	bl	8007410 <MOTOR_init>
  MOTOR_init(&DRIVE_motorFrontLeft , "FRONT_LEFT ");
 80069ae:	491b      	ldr	r1, [pc, #108]	; (8006a1c <DRIVE_init+0x118>)
 80069b0:	4814      	ldr	r0, [pc, #80]	; (8006a04 <DRIVE_init+0x100>)
 80069b2:	f000 fd2d 	bl	8007410 <MOTOR_init>
  MOTOR_init(&DRIVE_motorRearLeft  , "REAR_LEFT  ");
 80069b6:	491a      	ldr	r1, [pc, #104]	; (8006a20 <DRIVE_init+0x11c>)
 80069b8:	4814      	ldr	r0, [pc, #80]	; (8006a0c <DRIVE_init+0x108>)
 80069ba:	f000 fd29 	bl	8007410 <MOTOR_init>
  MOTOR_init(&DRIVE_motorRearRight , "REAR_RIGHT ");
 80069be:	4919      	ldr	r1, [pc, #100]	; (8006a24 <DRIVE_init+0x120>)
 80069c0:	4814      	ldr	r0, [pc, #80]	; (8006a14 <DRIVE_init+0x110>)
 80069c2:	f000 fd25 	bl	8007410 <MOTOR_init>

  /* Start motors (but with a 0 speed at this point) */
  MOTOR_start(&DRIVE_motorFrontRight);
 80069c6:	480d      	ldr	r0, [pc, #52]	; (80069fc <DRIVE_init+0xf8>)
 80069c8:	f000 fdc0 	bl	800754c <MOTOR_start>
  MOTOR_start(&DRIVE_motorFrontLeft );
 80069cc:	480d      	ldr	r0, [pc, #52]	; (8006a04 <DRIVE_init+0x100>)
 80069ce:	f000 fdbd 	bl	800754c <MOTOR_start>
  MOTOR_start(&DRIVE_motorRearRight );
 80069d2:	4810      	ldr	r0, [pc, #64]	; (8006a14 <DRIVE_init+0x110>)
 80069d4:	f000 fdba 	bl	800754c <MOTOR_start>
  MOTOR_start(&DRIVE_motorRearLeft  );
 80069d8:	480c      	ldr	r0, [pc, #48]	; (8006a0c <DRIVE_init+0x108>)
 80069da:	f000 fdb7 	bl	800754c <MOTOR_start>

  /* De-activate debug mode: motors will make the car move */
  DRIVE_isDebugOn = false;
 80069de:	4b12      	ldr	r3, [pc, #72]	; (8006a28 <DRIVE_init+0x124>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	701a      	strb	r2, [r3, #0]

  /* Considered that drive is inactive when the code starts */
  DRIVE_isActive = false;
 80069e4:	4b11      	ldr	r3, [pc, #68]	; (8006a2c <DRIVE_init+0x128>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	701a      	strb	r2, [r3, #0]

  /* Start with master board control mode */
  DRIVE_mode = DRIVE_MODE_MASTER_BOARD_CONTROLLED_SPEED;
 80069ea:	4b11      	ldr	r3, [pc, #68]	; (8006a30 <DRIVE_init+0x12c>)
 80069ec:	2203      	movs	r2, #3
 80069ee:	701a      	strb	r2, [r3, #0]

  return;
 80069f0:	bf00      	nop
}
 80069f2:	3708      	adds	r7, #8
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	080089e4 	.word	0x080089e4
 80069fc:	200000dc 	.word	0x200000dc
 8006a00:	40011000 	.word	0x40011000
 8006a04:	20000108 	.word	0x20000108
 8006a08:	40010c00 	.word	0x40010c00
 8006a0c:	20000134 	.word	0x20000134
 8006a10:	40011400 	.word	0x40011400
 8006a14:	20000160 	.word	0x20000160
 8006a18:	08008a00 	.word	0x08008a00
 8006a1c:	08008a0c 	.word	0x08008a0c
 8006a20:	08008a18 	.word	0x08008a18
 8006a24:	08008a24 	.word	0x08008a24
 8006a28:	200000d8 	.word	0x200000d8
 8006a2c:	200000d9 	.word	0x200000d9
 8006a30:	200000da 	.word	0x200000da

08006a34 <DRIVE_update>:

void DRIVE_update(T_BLUETOOTH_CONTROL_Data *p_bluetoothData)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed;

  // LOG_debug("Updating Drive module");

  /* Check possible requested mode change */
  switch (p_bluetoothData->button)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	7c1b      	ldrb	r3, [r3, #16]
 8006a40:	3b01      	subs	r3, #1
 8006a42:	2b0f      	cmp	r3, #15
 8006a44:	d86d      	bhi.n	8006b22 <DRIVE_update+0xee>
 8006a46:	a201      	add	r2, pc, #4	; (adr r2, 8006a4c <DRIVE_update+0x18>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006aed 	.word	0x08006aed
 8006a50:	08006b23 	.word	0x08006b23
 8006a54:	08006b23 	.word	0x08006b23
 8006a58:	08006b0b 	.word	0x08006b0b
 8006a5c:	08006b23 	.word	0x08006b23
 8006a60:	08006b23 	.word	0x08006b23
 8006a64:	08006b23 	.word	0x08006b23
 8006a68:	08006b23 	.word	0x08006b23
 8006a6c:	08006b23 	.word	0x08006b23
 8006a70:	08006b23 	.word	0x08006b23
 8006a74:	08006b23 	.word	0x08006b23
 8006a78:	08006b23 	.word	0x08006b23
 8006a7c:	08006ad5 	.word	0x08006ad5
 8006a80:	08006abd 	.word	0x08006abd
 8006a84:	08006aa5 	.word	0x08006aa5
 8006a88:	08006a8d 	.word	0x08006a8d
  {
    case BLUETOOTH_CONTROL_BUTTON_PINK_SQUARE:
      if (DRIVE_mode != DRIVE_MODE_MANUAL_FIXED_SPEED)
 8006a8c:	4b89      	ldr	r3, [pc, #548]	; (8006cb4 <DRIVE_update+0x280>)
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d048      	beq.n	8006b26 <DRIVE_update+0xf2>
      {
        LOG_info("Drive mode now DRIVE_MODE_MANUAL_FIXED_SPEED");
 8006a94:	4988      	ldr	r1, [pc, #544]	; (8006cb8 <DRIVE_update+0x284>)
 8006a96:	2001      	movs	r0, #1
 8006a98:	f000 fc64 	bl	8007364 <LOG_log>
        DRIVE_mode = DRIVE_MODE_MANUAL_FIXED_SPEED;
 8006a9c:	4b85      	ldr	r3, [pc, #532]	; (8006cb4 <DRIVE_update+0x280>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006aa2:	e040      	b.n	8006b26 <DRIVE_update+0xf2>

    case BLUETOOTH_CONTROL_BUTTON_BLUE_CROSS:
      if (DRIVE_mode != DRIVE_MODE_MANUAL_VARIABLE_SPEED)
 8006aa4:	4b83      	ldr	r3, [pc, #524]	; (8006cb4 <DRIVE_update+0x280>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d03e      	beq.n	8006b2a <DRIVE_update+0xf6>
      {
        LOG_info("Drive mode now DRIVE_MODE_MANUAL_VARIABLE_SPEED");
 8006aac:	4983      	ldr	r1, [pc, #524]	; (8006cbc <DRIVE_update+0x288>)
 8006aae:	2001      	movs	r0, #1
 8006ab0:	f000 fc58 	bl	8007364 <LOG_log>
        DRIVE_mode = DRIVE_MODE_MANUAL_VARIABLE_SPEED;
 8006ab4:	4b7f      	ldr	r3, [pc, #508]	; (8006cb4 <DRIVE_update+0x280>)
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006aba:	e036      	b.n	8006b2a <DRIVE_update+0xf6>

    case BLUETOOTH_CONTROL_BUTTON_RED_CIRCLE:
      if (DRIVE_mode != DRIVE_MODE_MANUAL_CONTROLLED_SPEED)
 8006abc:	4b7d      	ldr	r3, [pc, #500]	; (8006cb4 <DRIVE_update+0x280>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d034      	beq.n	8006b2e <DRIVE_update+0xfa>
      {
        LOG_info("Drive mode now DRIVE_MODE_MANUAL_CONTROLLED_SPEED");
 8006ac4:	497e      	ldr	r1, [pc, #504]	; (8006cc0 <DRIVE_update+0x28c>)
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	f000 fc4c 	bl	8007364 <LOG_log>
        DRIVE_mode = DRIVE_MODE_MANUAL_CONTROLLED_SPEED;
 8006acc:	4b79      	ldr	r3, [pc, #484]	; (8006cb4 <DRIVE_update+0x280>)
 8006ace:	2202      	movs	r2, #2
 8006ad0:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006ad2:	e02c      	b.n	8006b2e <DRIVE_update+0xfa>

    case BLUETOOTH_CONTROL_BUTTON_GREEN_TRIANGLE:
      if (DRIVE_mode != DRIVE_MODE_MASTER_BOARD_CONTROLLED_SPEED)
 8006ad4:	4b77      	ldr	r3, [pc, #476]	; (8006cb4 <DRIVE_update+0x280>)
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	2b03      	cmp	r3, #3
 8006ada:	d02a      	beq.n	8006b32 <DRIVE_update+0xfe>
      {
        LOG_info("Drive mode now DRIVE_MODE_MASTER_BOARD_CONTROLLED_SPEED");
 8006adc:	4979      	ldr	r1, [pc, #484]	; (8006cc4 <DRIVE_update+0x290>)
 8006ade:	2001      	movs	r0, #1
 8006ae0:	f000 fc40 	bl	8007364 <LOG_log>
        DRIVE_mode = DRIVE_MODE_MASTER_BOARD_CONTROLLED_SPEED;
 8006ae4:	4b73      	ldr	r3, [pc, #460]	; (8006cb4 <DRIVE_update+0x280>)
 8006ae6:	2203      	movs	r2, #3
 8006ae8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006aea:	e022      	b.n	8006b32 <DRIVE_update+0xfe>

    case BLUETOOTH_CONTROL_BUTTON_SELECT:
      if (DRIVE_isDebugOn == false)
 8006aec:	4b76      	ldr	r3, [pc, #472]	; (8006cc8 <DRIVE_update+0x294>)
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	f083 0301 	eor.w	r3, r3, #1
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d01d      	beq.n	8006b36 <DRIVE_update+0x102>
      {
        LOG_info("Drive debug mode turned ON  - Motors now OFF");
 8006afa:	4974      	ldr	r1, [pc, #464]	; (8006ccc <DRIVE_update+0x298>)
 8006afc:	2001      	movs	r0, #1
 8006afe:	f000 fc31 	bl	8007364 <LOG_log>
        DRIVE_isDebugOn = true;
 8006b02:	4b71      	ldr	r3, [pc, #452]	; (8006cc8 <DRIVE_update+0x294>)
 8006b04:	2201      	movs	r2, #1
 8006b06:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006b08:	e015      	b.n	8006b36 <DRIVE_update+0x102>

    case BLUETOOTH_CONTROL_BUTTON_START:
      if (DRIVE_isDebugOn == true)
 8006b0a:	4b6f      	ldr	r3, [pc, #444]	; (8006cc8 <DRIVE_update+0x294>)
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d013      	beq.n	8006b3a <DRIVE_update+0x106>
      {
        LOG_info("Drive debug mode turned OFF - Motors now ON");
 8006b12:	496f      	ldr	r1, [pc, #444]	; (8006cd0 <DRIVE_update+0x29c>)
 8006b14:	2001      	movs	r0, #1
 8006b16:	f000 fc25 	bl	8007364 <LOG_log>
        DRIVE_isDebugOn = false;
 8006b1a:	4b6b      	ldr	r3, [pc, #428]	; (8006cc8 <DRIVE_update+0x294>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8006b20:	e00b      	b.n	8006b3a <DRIVE_update+0x106>

    default:
      ; /* Nothing to do */
      break;
 8006b22:	bf00      	nop
 8006b24:	e00a      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b26:	bf00      	nop
 8006b28:	e008      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b2a:	bf00      	nop
 8006b2c:	e006      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b2e:	bf00      	nop
 8006b30:	e004      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b32:	bf00      	nop
 8006b34:	e002      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b36:	bf00      	nop
 8006b38:	e000      	b.n	8006b3c <DRIVE_update+0x108>
      break;
 8006b3a:	bf00      	nop
  }

  /* Master board control mode is an automated mode, so that we will */
  /* ignore any direction/button press received via bluetooth.       */
  if (DRIVE_mode == DRIVE_MODE_MASTER_BOARD_CONTROLLED_SPEED)
 8006b3c:	4b5d      	ldr	r3, [pc, #372]	; (8006cb4 <DRIVE_update+0x280>)
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	f000 80b3 	beq.w	8006cac <DRIVE_update+0x278>
    ; /* Nothing to do */
  }
  /* Manual mode, applying directions received by bluetooth */
  else
  {
    if (p_bluetoothData->leftY > DRIVE_JOYSTICKS_THRESHOLD)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2b0a      	cmp	r3, #10
 8006b4c:	dd0c      	ble.n	8006b68 <DRIVE_update+0x134>
    {
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftY;
 8006b4e:	4b59      	ldr	r3, [pc, #356]	; (8006cb4 <DRIVE_update+0x280>)
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d002      	beq.n	8006b5c <DRIVE_update+0x128>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	e000      	b.n	8006b5e <DRIVE_update+0x12a>
 8006b5c:	2319      	movs	r3, #25
 8006b5e:	60fb      	str	r3, [r7, #12]

      DRIVE_moveForward(l_speed);
 8006b60:	68f8      	ldr	r0, [r7, #12]
 8006b62:	f000 f8e3 	bl	8006d2c <DRIVE_moveForward>
    {
      DRIVE_sleep();
    }
  }

  return;
 8006b66:	e0a1      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->rightY > DRIVE_JOYSTICKS_THRESHOLD)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	2b0a      	cmp	r3, #10
 8006b6e:	dd0c      	ble.n	8006b8a <DRIVE_update+0x156>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightY;
 8006b70:	4b50      	ldr	r3, [pc, #320]	; (8006cb4 <DRIVE_update+0x280>)
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <DRIVE_update+0x14a>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	e000      	b.n	8006b80 <DRIVE_update+0x14c>
 8006b7e:	2319      	movs	r3, #25
 8006b80:	60fb      	str	r3, [r7, #12]
      DRIVE_moveForward(l_speed);
 8006b82:	68f8      	ldr	r0, [r7, #12]
 8006b84:	f000 f8d2 	bl	8006d2c <DRIVE_moveForward>
  return;
 8006b88:	e090      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->leftY < -DRIVE_JOYSTICKS_THRESHOLD)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f113 0f0a 	cmn.w	r3, #10
 8006b92:	da0d      	bge.n	8006bb0 <DRIVE_update+0x17c>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftY;
 8006b94:	4b47      	ldr	r3, [pc, #284]	; (8006cb4 <DRIVE_update+0x280>)
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d003      	beq.n	8006ba4 <DRIVE_update+0x170>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	425b      	negs	r3, r3
 8006ba2:	e000      	b.n	8006ba6 <DRIVE_update+0x172>
 8006ba4:	2319      	movs	r3, #25
 8006ba6:	60fb      	str	r3, [r7, #12]
      DRIVE_moveBackward(l_speed);
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f000 f905 	bl	8006db8 <DRIVE_moveBackward>
  return;
 8006bae:	e07d      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->rightY < -DRIVE_JOYSTICKS_THRESHOLD)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f113 0f0a 	cmn.w	r3, #10
 8006bb8:	da0d      	bge.n	8006bd6 <DRIVE_update+0x1a2>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightY;
 8006bba:	4b3e      	ldr	r3, [pc, #248]	; (8006cb4 <DRIVE_update+0x280>)
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d003      	beq.n	8006bca <DRIVE_update+0x196>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	425b      	negs	r3, r3
 8006bc8:	e000      	b.n	8006bcc <DRIVE_update+0x198>
 8006bca:	2319      	movs	r3, #25
 8006bcc:	60fb      	str	r3, [r7, #12]
      DRIVE_moveBackward(l_speed);
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 f8f2 	bl	8006db8 <DRIVE_moveBackward>
  return;
 8006bd4:	e06a      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->leftX < -DRIVE_JOYSTICKS_THRESHOLD)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f113 0f0a 	cmn.w	r3, #10
 8006bde:	da0d      	bge.n	8006bfc <DRIVE_update+0x1c8>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftX;
 8006be0:	4b34      	ldr	r3, [pc, #208]	; (8006cb4 <DRIVE_update+0x280>)
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d003      	beq.n	8006bf0 <DRIVE_update+0x1bc>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	425b      	negs	r3, r3
 8006bee:	e000      	b.n	8006bf2 <DRIVE_update+0x1be>
 8006bf0:	2319      	movs	r3, #25
 8006bf2:	60fb      	str	r3, [r7, #12]
      DRIVE_turnLeft(l_speed);
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fa1d 	bl	8007034 <DRIVE_turnLeft>
  return;
 8006bfa:	e057      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->leftX > DRIVE_JOYSTICKS_THRESHOLD)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b0a      	cmp	r3, #10
 8006c02:	dd0c      	ble.n	8006c1e <DRIVE_update+0x1ea>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftX;
 8006c04:	4b2b      	ldr	r3, [pc, #172]	; (8006cb4 <DRIVE_update+0x280>)
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <DRIVE_update+0x1de>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	e000      	b.n	8006c14 <DRIVE_update+0x1e0>
 8006c12:	2319      	movs	r3, #25
 8006c14:	60fb      	str	r3, [r7, #12]
      DRIVE_turnRight(l_speed);
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f000 fa52 	bl	80070c0 <DRIVE_turnRight>
  return;
 8006c1c:	e046      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->rightX < -DRIVE_JOYSTICKS_THRESHOLD)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f113 0f0a 	cmn.w	r3, #10
 8006c26:	da0d      	bge.n	8006c44 <DRIVE_update+0x210>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightX;
 8006c28:	4b22      	ldr	r3, [pc, #136]	; (8006cb4 <DRIVE_update+0x280>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d003      	beq.n	8006c38 <DRIVE_update+0x204>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	425b      	negs	r3, r3
 8006c36:	e000      	b.n	8006c3a <DRIVE_update+0x206>
 8006c38:	2319      	movs	r3, #25
 8006c3a:	60fb      	str	r3, [r7, #12]
      DRIVE_translateLeft(l_speed);
 8006c3c:	68f8      	ldr	r0, [r7, #12]
 8006c3e:	f000 fa85 	bl	800714c <DRIVE_translateLeft>
  return;
 8006c42:	e033      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->rightX > DRIVE_JOYSTICKS_THRESHOLD)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	2b0a      	cmp	r3, #10
 8006c4a:	dd0c      	ble.n	8006c66 <DRIVE_update+0x232>
      l_speed = DRIVE_mode == DRIVE_MODE_MANUAL_FIXED_SPEED ? DRIVE_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightX;
 8006c4c:	4b19      	ldr	r3, [pc, #100]	; (8006cb4 <DRIVE_update+0x280>)
 8006c4e:	781b      	ldrb	r3, [r3, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d002      	beq.n	8006c5a <DRIVE_update+0x226>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	e000      	b.n	8006c5c <DRIVE_update+0x228>
 8006c5a:	2319      	movs	r3, #25
 8006c5c:	60fb      	str	r3, [r7, #12]
      DRIVE_translateRight(l_speed);
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f000 faba 	bl	80071d8 <DRIVE_translateRight>
  return;
 8006c64:	e022      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->button == BLUETOOTH_CONTROL_BUTTON_L1)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	7c1b      	ldrb	r3, [r3, #16]
 8006c6a:	2b0b      	cmp	r3, #11
 8006c6c:	d103      	bne.n	8006c76 <DRIVE_update+0x242>
      DRIVE_moveForwardLeft(DRIVE_BUTTONS_FIXED_SPEED);
 8006c6e:	2032      	movs	r0, #50	; 0x32
 8006c70:	f000 f926 	bl	8006ec0 <DRIVE_moveForwardLeft>
  return;
 8006c74:	e01a      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->button == BLUETOOTH_CONTROL_BUTTON_L2)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	7c1b      	ldrb	r3, [r3, #16]
 8006c7a:	2b09      	cmp	r3, #9
 8006c7c:	d103      	bne.n	8006c86 <DRIVE_update+0x252>
      DRIVE_moveBackwardRight(DRIVE_BUTTONS_FIXED_SPEED);
 8006c7e:	2032      	movs	r0, #50	; 0x32
 8006c80:	f000 f95c 	bl	8006f3c <DRIVE_moveBackwardRight>
  return;
 8006c84:	e012      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->button == BLUETOOTH_CONTROL_BUTTON_R1)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	7c1b      	ldrb	r3, [r3, #16]
 8006c8a:	2b0c      	cmp	r3, #12
 8006c8c:	d103      	bne.n	8006c96 <DRIVE_update+0x262>
      DRIVE_moveForwardRight(DRIVE_BUTTONS_FIXED_SPEED);
 8006c8e:	2032      	movs	r0, #50	; 0x32
 8006c90:	f000 f8d8 	bl	8006e44 <DRIVE_moveForwardRight>
  return;
 8006c94:	e00a      	b.n	8006cac <DRIVE_update+0x278>
    else if (p_bluetoothData->button == BLUETOOTH_CONTROL_BUTTON_R2)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	7c1b      	ldrb	r3, [r3, #16]
 8006c9a:	2b0a      	cmp	r3, #10
 8006c9c:	d103      	bne.n	8006ca6 <DRIVE_update+0x272>
      DRIVE_moveBackwardLeft(DRIVE_BUTTONS_FIXED_SPEED);
 8006c9e:	2032      	movs	r0, #50	; 0x32
 8006ca0:	f000 f98a 	bl	8006fb8 <DRIVE_moveBackwardLeft>
  return;
 8006ca4:	e002      	b.n	8006cac <DRIVE_update+0x278>
      DRIVE_sleep();
 8006ca6:	f000 f815 	bl	8006cd4 <DRIVE_sleep>
  return;
 8006caa:	bf00      	nop
 8006cac:	bf00      	nop
}
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	200000da 	.word	0x200000da
 8006cb8:	08008a30 	.word	0x08008a30
 8006cbc:	08008a60 	.word	0x08008a60
 8006cc0:	08008a90 	.word	0x08008a90
 8006cc4:	08008ac4 	.word	0x08008ac4
 8006cc8:	200000d8 	.word	0x200000d8
 8006ccc:	08008afc 	.word	0x08008afc
 8006cd0:	08008b2c 	.word	0x08008b2c

08006cd4 <DRIVE_sleep>:

static void DRIVE_sleep(void)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	af00      	add	r7, sp, #0
  if (DRIVE_isActive == true)
 8006cd8:	4b0e      	ldr	r3, [pc, #56]	; (8006d14 <DRIVE_sleep+0x40>)
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d017      	beq.n	8006d10 <DRIVE_sleep+0x3c>
  {
    LOG_info("Drive going to sleep");
 8006ce0:	490d      	ldr	r1, [pc, #52]	; (8006d18 <DRIVE_sleep+0x44>)
 8006ce2:	2001      	movs	r0, #1
 8006ce4:	f000 fb3e 	bl	8007364 <LOG_log>

    MOTOR_setSpeed(&DRIVE_motorFrontRight, 0);
 8006ce8:	2100      	movs	r1, #0
 8006cea:	480c      	ldr	r0, [pc, #48]	; (8006d1c <DRIVE_sleep+0x48>)
 8006cec:	f000 fbf0 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , 0);
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	480b      	ldr	r0, [pc, #44]	; (8006d20 <DRIVE_sleep+0x4c>)
 8006cf4:	f000 fbec 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , 0);
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	480a      	ldr	r0, [pc, #40]	; (8006d24 <DRIVE_sleep+0x50>)
 8006cfc:	f000 fbe8 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , 0);
 8006d00:	2100      	movs	r1, #0
 8006d02:	4809      	ldr	r0, [pc, #36]	; (8006d28 <DRIVE_sleep+0x54>)
 8006d04:	f000 fbe4 	bl	80074d0 <MOTOR_setSpeed>

    DRIVE_isActive = false;
 8006d08:	4b02      	ldr	r3, [pc, #8]	; (8006d14 <DRIVE_sleep+0x40>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	701a      	strb	r2, [r3, #0]
  else
  {
    ; /* Nothing to do */
  }

  return;
 8006d0e:	bf00      	nop
 8006d10:	bf00      	nop
}
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	200000d9 	.word	0x200000d9
 8006d18:	08008b58 	.word	0x08008b58
 8006d1c:	200000dc 	.word	0x200000dc
 8006d20:	20000108 	.word	0x20000108
 8006d24:	20000160 	.word	0x20000160
 8006d28:	20000134 	.word	0x20000134

08006d2c <DRIVE_moveForward>:

static void DRIVE_moveForward(uint32_t p_speed)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward @%u", l_speed);
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4918      	ldr	r1, [pc, #96]	; (8006d9c <DRIVE_moveForward+0x70>)
 8006d3c:	2001      	movs	r0, #1
 8006d3e:	f000 fb11 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006d42:	4b17      	ldr	r3, [pc, #92]	; (8006da0 <DRIVE_moveForward+0x74>)
 8006d44:	2201      	movs	r2, #1
 8006d46:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_FORWARD);
 8006d48:	2100      	movs	r1, #0
 8006d4a:	4816      	ldr	r0, [pc, #88]	; (8006da4 <DRIVE_moveForward+0x78>)
 8006d4c:	f000 fb7e 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_FORWARD);
 8006d50:	2100      	movs	r1, #0
 8006d52:	4815      	ldr	r0, [pc, #84]	; (8006da8 <DRIVE_moveForward+0x7c>)
 8006d54:	f000 fb7a 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_FORWARD);
 8006d58:	2100      	movs	r1, #0
 8006d5a:	4814      	ldr	r0, [pc, #80]	; (8006dac <DRIVE_moveForward+0x80>)
 8006d5c:	f000 fb76 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_FORWARD);
 8006d60:	2100      	movs	r1, #0
 8006d62:	4813      	ldr	r0, [pc, #76]	; (8006db0 <DRIVE_moveForward+0x84>)
 8006d64:	f000 fb72 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006d68:	4b12      	ldr	r3, [pc, #72]	; (8006db4 <DRIVE_moveForward+0x88>)
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d110      	bne.n	8006d92 <DRIVE_moveForward+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8006d70:	68f9      	ldr	r1, [r7, #12]
 8006d72:	480c      	ldr	r0, [pc, #48]	; (8006da4 <DRIVE_moveForward+0x78>)
 8006d74:	f000 fbac 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8006d78:	68f9      	ldr	r1, [r7, #12]
 8006d7a:	480b      	ldr	r0, [pc, #44]	; (8006da8 <DRIVE_moveForward+0x7c>)
 8006d7c:	f000 fba8 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8006d80:	68f9      	ldr	r1, [r7, #12]
 8006d82:	480a      	ldr	r0, [pc, #40]	; (8006dac <DRIVE_moveForward+0x80>)
 8006d84:	f000 fba4 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8006d88:	68f9      	ldr	r1, [r7, #12]
 8006d8a:	4809      	ldr	r0, [pc, #36]	; (8006db0 <DRIVE_moveForward+0x84>)
 8006d8c:	f000 fba0 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8006d90:	bf00      	nop
 8006d92:	bf00      	nop
}
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	08008b70 	.word	0x08008b70
 8006da0:	200000d9 	.word	0x200000d9
 8006da4:	200000dc 	.word	0x200000dc
 8006da8:	20000108 	.word	0x20000108
 8006dac:	20000160 	.word	0x20000160
 8006db0:	20000134 	.word	0x20000134
 8006db4:	200000d8 	.word	0x200000d8

08006db8 <DRIVE_moveBackward>:

static void DRIVE_moveBackward(uint32_t p_speed)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward @%u", l_speed);
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	4918      	ldr	r1, [pc, #96]	; (8006e28 <DRIVE_moveBackward+0x70>)
 8006dc8:	2001      	movs	r0, #1
 8006dca:	f000 facb 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006dce:	4b17      	ldr	r3, [pc, #92]	; (8006e2c <DRIVE_moveBackward+0x74>)
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	4816      	ldr	r0, [pc, #88]	; (8006e30 <DRIVE_moveBackward+0x78>)
 8006dd8:	f000 fb38 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 8006ddc:	2101      	movs	r1, #1
 8006dde:	4815      	ldr	r0, [pc, #84]	; (8006e34 <DRIVE_moveBackward+0x7c>)
 8006de0:	f000 fb34 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_BACKWARD);
 8006de4:	2101      	movs	r1, #1
 8006de6:	4814      	ldr	r0, [pc, #80]	; (8006e38 <DRIVE_moveBackward+0x80>)
 8006de8:	f000 fb30 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 8006dec:	2101      	movs	r1, #1
 8006dee:	4813      	ldr	r0, [pc, #76]	; (8006e3c <DRIVE_moveBackward+0x84>)
 8006df0:	f000 fb2c 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006df4:	4b12      	ldr	r3, [pc, #72]	; (8006e40 <DRIVE_moveBackward+0x88>)
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d110      	bne.n	8006e1e <DRIVE_moveBackward+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8006dfc:	68f9      	ldr	r1, [r7, #12]
 8006dfe:	480c      	ldr	r0, [pc, #48]	; (8006e30 <DRIVE_moveBackward+0x78>)
 8006e00:	f000 fb66 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8006e04:	68f9      	ldr	r1, [r7, #12]
 8006e06:	480b      	ldr	r0, [pc, #44]	; (8006e34 <DRIVE_moveBackward+0x7c>)
 8006e08:	f000 fb62 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8006e0c:	68f9      	ldr	r1, [r7, #12]
 8006e0e:	480a      	ldr	r0, [pc, #40]	; (8006e38 <DRIVE_moveBackward+0x80>)
 8006e10:	f000 fb5e 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8006e14:	68f9      	ldr	r1, [r7, #12]
 8006e16:	4809      	ldr	r0, [pc, #36]	; (8006e3c <DRIVE_moveBackward+0x84>)
 8006e18:	f000 fb5a 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
}
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	08008b84 	.word	0x08008b84
 8006e2c:	200000d9 	.word	0x200000d9
 8006e30:	200000dc 	.word	0x200000dc
 8006e34:	20000108 	.word	0x20000108
 8006e38:	20000160 	.word	0x20000160
 8006e3c:	20000134 	.word	0x20000134
 8006e40:	200000d8 	.word	0x200000d8

08006e44 <DRIVE_moveForwardRight>:

static void DRIVE_moveForwardRight (uint32_t p_speed)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-right @%u", l_speed);
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	4914      	ldr	r1, [pc, #80]	; (8006ea4 <DRIVE_moveForwardRight+0x60>)
 8006e54:	2001      	movs	r0, #1
 8006e56:	f000 fa85 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006e5a:	4b13      	ldr	r3, [pc, #76]	; (8006ea8 <DRIVE_moveForwardRight+0x64>)
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontLeft, MOTOR_DIRECTION_FORWARD);
 8006e60:	2100      	movs	r1, #0
 8006e62:	4812      	ldr	r0, [pc, #72]	; (8006eac <DRIVE_moveForwardRight+0x68>)
 8006e64:	f000 faf2 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight, MOTOR_DIRECTION_FORWARD);
 8006e68:	2100      	movs	r1, #0
 8006e6a:	4811      	ldr	r0, [pc, #68]	; (8006eb0 <DRIVE_moveForwardRight+0x6c>)
 8006e6c:	f000 faee 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006e70:	4b10      	ldr	r3, [pc, #64]	; (8006eb4 <DRIVE_moveForwardRight+0x70>)
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d110      	bne.n	8006e9a <DRIVE_moveForwardRight+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight,       0);
 8006e78:	2100      	movs	r1, #0
 8006e7a:	480f      	ldr	r0, [pc, #60]	; (8006eb8 <DRIVE_moveForwardRight+0x74>)
 8006e7c:	f000 fb28 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8006e80:	68f9      	ldr	r1, [r7, #12]
 8006e82:	480a      	ldr	r0, [pc, #40]	; (8006eac <DRIVE_moveForwardRight+0x68>)
 8006e84:	f000 fb24 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8006e88:	68f9      	ldr	r1, [r7, #12]
 8006e8a:	4809      	ldr	r0, [pc, #36]	; (8006eb0 <DRIVE_moveForwardRight+0x6c>)
 8006e8c:	f000 fb20 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  ,       0);
 8006e90:	2100      	movs	r1, #0
 8006e92:	480a      	ldr	r0, [pc, #40]	; (8006ebc <DRIVE_moveForwardRight+0x78>)
 8006e94:	f000 fb1c 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8006e98:	bf00      	nop
 8006e9a:	bf00      	nop
}
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	08008b98 	.word	0x08008b98
 8006ea8:	200000d9 	.word	0x200000d9
 8006eac:	20000108 	.word	0x20000108
 8006eb0:	20000160 	.word	0x20000160
 8006eb4:	200000d8 	.word	0x200000d8
 8006eb8:	200000dc 	.word	0x200000dc
 8006ebc:	20000134 	.word	0x20000134

08006ec0 <DRIVE_moveForwardLeft>:

static void DRIVE_moveForwardLeft  (uint32_t p_speed)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving forward-left @%u", l_speed);
 8006ecc:	68fa      	ldr	r2, [r7, #12]
 8006ece:	4914      	ldr	r1, [pc, #80]	; (8006f20 <DRIVE_moveForwardLeft+0x60>)
 8006ed0:	2001      	movs	r0, #1
 8006ed2:	f000 fa47 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006ed6:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <DRIVE_moveForwardLeft+0x64>)
 8006ed8:	2201      	movs	r2, #1
 8006eda:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_FORWARD);
 8006edc:	2100      	movs	r1, #0
 8006ede:	4812      	ldr	r0, [pc, #72]	; (8006f28 <DRIVE_moveForwardLeft+0x68>)
 8006ee0:	f000 fab4 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_FORWARD);
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	4811      	ldr	r0, [pc, #68]	; (8006f2c <DRIVE_moveForwardLeft+0x6c>)
 8006ee8:	f000 fab0 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006eec:	4b10      	ldr	r3, [pc, #64]	; (8006f30 <DRIVE_moveForwardLeft+0x70>)
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d110      	bne.n	8006f16 <DRIVE_moveForwardLeft+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8006ef4:	68f9      	ldr	r1, [r7, #12]
 8006ef6:	480c      	ldr	r0, [pc, #48]	; (8006f28 <DRIVE_moveForwardLeft+0x68>)
 8006ef8:	f000 faea 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft ,       0);
 8006efc:	2100      	movs	r1, #0
 8006efe:	480d      	ldr	r0, [pc, #52]	; (8006f34 <DRIVE_moveForwardLeft+0x74>)
 8006f00:	f000 fae6 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight ,       0);
 8006f04:	2100      	movs	r1, #0
 8006f06:	480c      	ldr	r0, [pc, #48]	; (8006f38 <DRIVE_moveForwardLeft+0x78>)
 8006f08:	f000 fae2 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8006f0c:	68f9      	ldr	r1, [r7, #12]
 8006f0e:	4807      	ldr	r0, [pc, #28]	; (8006f2c <DRIVE_moveForwardLeft+0x6c>)
 8006f10:	f000 fade 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop
}
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	08008bb4 	.word	0x08008bb4
 8006f24:	200000d9 	.word	0x200000d9
 8006f28:	200000dc 	.word	0x200000dc
 8006f2c:	20000134 	.word	0x20000134
 8006f30:	200000d8 	.word	0x200000d8
 8006f34:	20000108 	.word	0x20000108
 8006f38:	20000160 	.word	0x20000160

08006f3c <DRIVE_moveBackwardRight>:

static void DRIVE_moveBackwardRight(uint32_t p_speed)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-right @%u", l_speed);
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4914      	ldr	r1, [pc, #80]	; (8006f9c <DRIVE_moveBackwardRight+0x60>)
 8006f4c:	2001      	movs	r0, #1
 8006f4e:	f000 fa09 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006f52:	4b13      	ldr	r3, [pc, #76]	; (8006fa0 <DRIVE_moveBackwardRight+0x64>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 8006f58:	2101      	movs	r1, #1
 8006f5a:	4812      	ldr	r0, [pc, #72]	; (8006fa4 <DRIVE_moveBackwardRight+0x68>)
 8006f5c:	f000 fa76 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 8006f60:	2101      	movs	r1, #1
 8006f62:	4811      	ldr	r0, [pc, #68]	; (8006fa8 <DRIVE_moveBackwardRight+0x6c>)
 8006f64:	f000 fa72 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006f68:	4b10      	ldr	r3, [pc, #64]	; (8006fac <DRIVE_moveBackwardRight+0x70>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d110      	bne.n	8006f92 <DRIVE_moveBackwardRight+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8006f70:	68f9      	ldr	r1, [r7, #12]
 8006f72:	480c      	ldr	r0, [pc, #48]	; (8006fa4 <DRIVE_moveBackwardRight+0x68>)
 8006f74:	f000 faac 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft ,       0);
 8006f78:	2100      	movs	r1, #0
 8006f7a:	480d      	ldr	r0, [pc, #52]	; (8006fb0 <DRIVE_moveBackwardRight+0x74>)
 8006f7c:	f000 faa8 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight ,       0);
 8006f80:	2100      	movs	r1, #0
 8006f82:	480c      	ldr	r0, [pc, #48]	; (8006fb4 <DRIVE_moveBackwardRight+0x78>)
 8006f84:	f000 faa4 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8006f88:	68f9      	ldr	r1, [r7, #12]
 8006f8a:	4807      	ldr	r0, [pc, #28]	; (8006fa8 <DRIVE_moveBackwardRight+0x6c>)
 8006f8c:	f000 faa0 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8006f90:	bf00      	nop
 8006f92:	bf00      	nop
}
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	08008bcc 	.word	0x08008bcc
 8006fa0:	200000d9 	.word	0x200000d9
 8006fa4:	200000dc 	.word	0x200000dc
 8006fa8:	20000134 	.word	0x20000134
 8006fac:	200000d8 	.word	0x200000d8
 8006fb0:	20000108 	.word	0x20000108
 8006fb4:	20000160 	.word	0x20000160

08006fb8 <DRIVE_moveBackwardLeft>:

static void DRIVE_moveBackwardLeft (uint32_t p_speed)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	60fb      	str	r3, [r7, #12]

  LOG_info("Moving backward-left @%u", l_speed);
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	4914      	ldr	r1, [pc, #80]	; (8007018 <DRIVE_moveBackwardLeft+0x60>)
 8006fc8:	2001      	movs	r0, #1
 8006fca:	f000 f9cb 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8006fce:	4b13      	ldr	r3, [pc, #76]	; (800701c <DRIVE_moveBackwardLeft+0x64>)
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontLeft, MOTOR_DIRECTION_BACKWARD);
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	4812      	ldr	r0, [pc, #72]	; (8007020 <DRIVE_moveBackwardLeft+0x68>)
 8006fd8:	f000 fa38 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight, MOTOR_DIRECTION_BACKWARD);
 8006fdc:	2101      	movs	r1, #1
 8006fde:	4811      	ldr	r0, [pc, #68]	; (8007024 <DRIVE_moveBackwardLeft+0x6c>)
 8006fe0:	f000 fa34 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8006fe4:	4b10      	ldr	r3, [pc, #64]	; (8007028 <DRIVE_moveBackwardLeft+0x70>)
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d110      	bne.n	800700e <DRIVE_moveBackwardLeft+0x56>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight,       0);
 8006fec:	2100      	movs	r1, #0
 8006fee:	480f      	ldr	r0, [pc, #60]	; (800702c <DRIVE_moveBackwardLeft+0x74>)
 8006ff0:	f000 fa6e 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8006ff4:	68f9      	ldr	r1, [r7, #12]
 8006ff6:	480a      	ldr	r0, [pc, #40]	; (8007020 <DRIVE_moveBackwardLeft+0x68>)
 8006ff8:	f000 fa6a 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8006ffc:	68f9      	ldr	r1, [r7, #12]
 8006ffe:	4809      	ldr	r0, [pc, #36]	; (8007024 <DRIVE_moveBackwardLeft+0x6c>)
 8007000:	f000 fa66 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  ,       0);
 8007004:	2100      	movs	r1, #0
 8007006:	480a      	ldr	r0, [pc, #40]	; (8007030 <DRIVE_moveBackwardLeft+0x78>)
 8007008:	f000 fa62 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 800700c:	bf00      	nop
 800700e:	bf00      	nop
}
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	08008be8 	.word	0x08008be8
 800701c:	200000d9 	.word	0x200000d9
 8007020:	20000108 	.word	0x20000108
 8007024:	20000160 	.word	0x20000160
 8007028:	200000d8 	.word	0x200000d8
 800702c:	200000dc 	.word	0x200000dc
 8007030:	20000134 	.word	0x20000134

08007034 <DRIVE_turnLeft>:

static void DRIVE_turnLeft(uint32_t p_speed)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning left @%u", l_speed);
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	4918      	ldr	r1, [pc, #96]	; (80070a4 <DRIVE_turnLeft+0x70>)
 8007044:	2001      	movs	r0, #1
 8007046:	f000 f98d 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 800704a:	4b17      	ldr	r3, [pc, #92]	; (80070a8 <DRIVE_turnLeft+0x74>)
 800704c:	2201      	movs	r2, #1
 800704e:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_FORWARD );
 8007050:	2100      	movs	r1, #0
 8007052:	4816      	ldr	r0, [pc, #88]	; (80070ac <DRIVE_turnLeft+0x78>)
 8007054:	f000 f9fa 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 8007058:	2101      	movs	r1, #1
 800705a:	4815      	ldr	r0, [pc, #84]	; (80070b0 <DRIVE_turnLeft+0x7c>)
 800705c:	f000 f9f6 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_FORWARD );
 8007060:	2100      	movs	r1, #0
 8007062:	4814      	ldr	r0, [pc, #80]	; (80070b4 <DRIVE_turnLeft+0x80>)
 8007064:	f000 f9f2 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 8007068:	2101      	movs	r1, #1
 800706a:	4813      	ldr	r0, [pc, #76]	; (80070b8 <DRIVE_turnLeft+0x84>)
 800706c:	f000 f9ee 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8007070:	4b12      	ldr	r3, [pc, #72]	; (80070bc <DRIVE_turnLeft+0x88>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d110      	bne.n	800709a <DRIVE_turnLeft+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8007078:	68f9      	ldr	r1, [r7, #12]
 800707a:	480c      	ldr	r0, [pc, #48]	; (80070ac <DRIVE_turnLeft+0x78>)
 800707c:	f000 fa28 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8007080:	68f9      	ldr	r1, [r7, #12]
 8007082:	480b      	ldr	r0, [pc, #44]	; (80070b0 <DRIVE_turnLeft+0x7c>)
 8007084:	f000 fa24 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8007088:	68f9      	ldr	r1, [r7, #12]
 800708a:	480a      	ldr	r0, [pc, #40]	; (80070b4 <DRIVE_turnLeft+0x80>)
 800708c:	f000 fa20 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8007090:	68f9      	ldr	r1, [r7, #12]
 8007092:	4809      	ldr	r0, [pc, #36]	; (80070b8 <DRIVE_turnLeft+0x84>)
 8007094:	f000 fa1c 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8007098:	bf00      	nop
 800709a:	bf00      	nop
}
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	08008c04 	.word	0x08008c04
 80070a8:	200000d9 	.word	0x200000d9
 80070ac:	200000dc 	.word	0x200000dc
 80070b0:	20000108 	.word	0x20000108
 80070b4:	20000160 	.word	0x20000160
 80070b8:	20000134 	.word	0x20000134
 80070bc:	200000d8 	.word	0x200000d8

080070c0 <DRIVE_turnRight>:

static void DRIVE_turnRight(uint32_t p_speed)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	60fb      	str	r3, [r7, #12]

  LOG_info("Turning right @%u", l_speed);
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	4918      	ldr	r1, [pc, #96]	; (8007130 <DRIVE_turnRight+0x70>)
 80070d0:	2001      	movs	r0, #1
 80070d2:	f000 f947 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 80070d6:	4b17      	ldr	r3, [pc, #92]	; (8007134 <DRIVE_turnRight+0x74>)
 80070d8:	2201      	movs	r2, #1
 80070da:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 80070dc:	2101      	movs	r1, #1
 80070de:	4816      	ldr	r0, [pc, #88]	; (8007138 <DRIVE_turnRight+0x78>)
 80070e0:	f000 f9b4 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_FORWARD );
 80070e4:	2100      	movs	r1, #0
 80070e6:	4815      	ldr	r0, [pc, #84]	; (800713c <DRIVE_turnRight+0x7c>)
 80070e8:	f000 f9b0 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_BACKWARD);
 80070ec:	2101      	movs	r1, #1
 80070ee:	4814      	ldr	r0, [pc, #80]	; (8007140 <DRIVE_turnRight+0x80>)
 80070f0:	f000 f9ac 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_FORWARD );
 80070f4:	2100      	movs	r1, #0
 80070f6:	4813      	ldr	r0, [pc, #76]	; (8007144 <DRIVE_turnRight+0x84>)
 80070f8:	f000 f9a8 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 80070fc:	4b12      	ldr	r3, [pc, #72]	; (8007148 <DRIVE_turnRight+0x88>)
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d110      	bne.n	8007126 <DRIVE_turnRight+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8007104:	68f9      	ldr	r1, [r7, #12]
 8007106:	480c      	ldr	r0, [pc, #48]	; (8007138 <DRIVE_turnRight+0x78>)
 8007108:	f000 f9e2 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 800710c:	68f9      	ldr	r1, [r7, #12]
 800710e:	480b      	ldr	r0, [pc, #44]	; (800713c <DRIVE_turnRight+0x7c>)
 8007110:	f000 f9de 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 8007114:	68f9      	ldr	r1, [r7, #12]
 8007116:	480a      	ldr	r0, [pc, #40]	; (8007140 <DRIVE_turnRight+0x80>)
 8007118:	f000 f9da 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 800711c:	68f9      	ldr	r1, [r7, #12]
 800711e:	4809      	ldr	r0, [pc, #36]	; (8007144 <DRIVE_turnRight+0x84>)
 8007120:	f000 f9d6 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 8007124:	bf00      	nop
 8007126:	bf00      	nop
}
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	08008c18 	.word	0x08008c18
 8007134:	200000d9 	.word	0x200000d9
 8007138:	200000dc 	.word	0x200000dc
 800713c:	20000108 	.word	0x20000108
 8007140:	20000160 	.word	0x20000160
 8007144:	20000134 	.word	0x20000134
 8007148:	200000d8 	.word	0x200000d8

0800714c <DRIVE_translateLeft>:

static void DRIVE_translateLeft(uint32_t p_speed)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating left @%u", l_speed);
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4918      	ldr	r1, [pc, #96]	; (80071bc <DRIVE_translateLeft+0x70>)
 800715c:	2001      	movs	r0, #1
 800715e:	f000 f901 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 8007162:	4b17      	ldr	r3, [pc, #92]	; (80071c0 <DRIVE_translateLeft+0x74>)
 8007164:	2201      	movs	r2, #1
 8007166:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_FORWARD );
 8007168:	2100      	movs	r1, #0
 800716a:	4816      	ldr	r0, [pc, #88]	; (80071c4 <DRIVE_translateLeft+0x78>)
 800716c:	f000 f96e 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_BACKWARD);
 8007170:	2101      	movs	r1, #1
 8007172:	4815      	ldr	r0, [pc, #84]	; (80071c8 <DRIVE_translateLeft+0x7c>)
 8007174:	f000 f96a 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_BACKWARD);
 8007178:	2101      	movs	r1, #1
 800717a:	4814      	ldr	r0, [pc, #80]	; (80071cc <DRIVE_translateLeft+0x80>)
 800717c:	f000 f966 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_FORWARD );
 8007180:	2100      	movs	r1, #0
 8007182:	4813      	ldr	r0, [pc, #76]	; (80071d0 <DRIVE_translateLeft+0x84>)
 8007184:	f000 f962 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8007188:	4b12      	ldr	r3, [pc, #72]	; (80071d4 <DRIVE_translateLeft+0x88>)
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d110      	bne.n	80071b2 <DRIVE_translateLeft+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 8007190:	68f9      	ldr	r1, [r7, #12]
 8007192:	480c      	ldr	r0, [pc, #48]	; (80071c4 <DRIVE_translateLeft+0x78>)
 8007194:	f000 f99c 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8007198:	68f9      	ldr	r1, [r7, #12]
 800719a:	480b      	ldr	r0, [pc, #44]	; (80071c8 <DRIVE_translateLeft+0x7c>)
 800719c:	f000 f998 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 80071a0:	68f9      	ldr	r1, [r7, #12]
 80071a2:	480a      	ldr	r0, [pc, #40]	; (80071cc <DRIVE_translateLeft+0x80>)
 80071a4:	f000 f994 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 80071a8:	68f9      	ldr	r1, [r7, #12]
 80071aa:	4809      	ldr	r0, [pc, #36]	; (80071d0 <DRIVE_translateLeft+0x84>)
 80071ac:	f000 f990 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 80071b0:	bf00      	nop
 80071b2:	bf00      	nop
}
 80071b4:	3710      	adds	r7, #16
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	08008c2c 	.word	0x08008c2c
 80071c0:	200000d9 	.word	0x200000d9
 80071c4:	200000dc 	.word	0x200000dc
 80071c8:	20000108 	.word	0x20000108
 80071cc:	20000160 	.word	0x20000160
 80071d0:	20000134 	.word	0x20000134
 80071d4:	200000d8 	.word	0x200000d8

080071d8 <DRIVE_translateRight>:

static void DRIVE_translateRight(uint32_t p_speed)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  uint32_t l_speed = p_speed;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	60fb      	str	r3, [r7, #12]

  LOG_info("Translating right @%u", l_speed);
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	4918      	ldr	r1, [pc, #96]	; (8007248 <DRIVE_translateRight+0x70>)
 80071e8:	2001      	movs	r0, #1
 80071ea:	f000 f8bb 	bl	8007364 <LOG_log>

  DRIVE_isActive = true;
 80071ee:	4b17      	ldr	r3, [pc, #92]	; (800724c <DRIVE_translateRight+0x74>)
 80071f0:	2201      	movs	r2, #1
 80071f2:	701a      	strb	r2, [r3, #0]

  MOTOR_setDirection(&DRIVE_motorFrontRight, MOTOR_DIRECTION_BACKWARD);
 80071f4:	2101      	movs	r1, #1
 80071f6:	4816      	ldr	r0, [pc, #88]	; (8007250 <DRIVE_translateRight+0x78>)
 80071f8:	f000 f928 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorFrontLeft , MOTOR_DIRECTION_FORWARD );
 80071fc:	2100      	movs	r1, #0
 80071fe:	4815      	ldr	r0, [pc, #84]	; (8007254 <DRIVE_translateRight+0x7c>)
 8007200:	f000 f924 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearRight , MOTOR_DIRECTION_FORWARD );
 8007204:	2100      	movs	r1, #0
 8007206:	4814      	ldr	r0, [pc, #80]	; (8007258 <DRIVE_translateRight+0x80>)
 8007208:	f000 f920 	bl	800744c <MOTOR_setDirection>
  MOTOR_setDirection(&DRIVE_motorRearLeft  , MOTOR_DIRECTION_BACKWARD);
 800720c:	2101      	movs	r1, #1
 800720e:	4813      	ldr	r0, [pc, #76]	; (800725c <DRIVE_translateRight+0x84>)
 8007210:	f000 f91c 	bl	800744c <MOTOR_setDirection>

  if (DRIVE_isDebugOn == true)
 8007214:	4b12      	ldr	r3, [pc, #72]	; (8007260 <DRIVE_translateRight+0x88>)
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d110      	bne.n	800723e <DRIVE_translateRight+0x66>
  {
    ; /* Nothing to do */
  }
  else
  {
    MOTOR_setSpeed(&DRIVE_motorFrontRight, l_speed);
 800721c:	68f9      	ldr	r1, [r7, #12]
 800721e:	480c      	ldr	r0, [pc, #48]	; (8007250 <DRIVE_translateRight+0x78>)
 8007220:	f000 f956 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorFrontLeft , l_speed);
 8007224:	68f9      	ldr	r1, [r7, #12]
 8007226:	480b      	ldr	r0, [pc, #44]	; (8007254 <DRIVE_translateRight+0x7c>)
 8007228:	f000 f952 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearRight , l_speed);
 800722c:	68f9      	ldr	r1, [r7, #12]
 800722e:	480a      	ldr	r0, [pc, #40]	; (8007258 <DRIVE_translateRight+0x80>)
 8007230:	f000 f94e 	bl	80074d0 <MOTOR_setSpeed>
    MOTOR_setSpeed(&DRIVE_motorRearLeft  , l_speed);
 8007234:	68f9      	ldr	r1, [r7, #12]
 8007236:	4809      	ldr	r0, [pc, #36]	; (800725c <DRIVE_translateRight+0x84>)
 8007238:	f000 f94a 	bl	80074d0 <MOTOR_setSpeed>
  }

  return;
 800723c:	bf00      	nop
 800723e:	bf00      	nop
}
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	08008c44 	.word	0x08008c44
 800724c:	200000d9 	.word	0x200000d9
 8007250:	200000dc 	.word	0x200000dc
 8007254:	20000108 	.word	0x20000108
 8007258:	20000160 	.word	0x20000160
 800725c:	20000134 	.word	0x20000134
 8007260:	200000d8 	.word	0x200000d8

08007264 <LED_setMode>:
#include "log.h"

static T_LED_MODE LED_mode = LED_MODE_BLINK_SLOW;

void LED_setMode(T_LED_MODE p_mode)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	4603      	mov	r3, r0
 800726c:	71fb      	strb	r3, [r7, #7]
  LOG_info("Setting LED mode to %u", p_mode);
 800726e:	79fb      	ldrb	r3, [r7, #7]
 8007270:	461a      	mov	r2, r3
 8007272:	4905      	ldr	r1, [pc, #20]	; (8007288 <LED_setMode+0x24>)
 8007274:	2001      	movs	r0, #1
 8007276:	f000 f875 	bl	8007364 <LOG_log>

  LED_mode = p_mode;
 800727a:	4a04      	ldr	r2, [pc, #16]	; (800728c <LED_setMode+0x28>)
 800727c:	79fb      	ldrb	r3, [r7, #7]
 800727e:	7013      	strb	r3, [r2, #0]

  return;
 8007280:	bf00      	nop
}
 8007282:	3708      	adds	r7, #8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	08008c5c 	.word	0x08008c5c
 800728c:	20000020 	.word	0x20000020

08007290 <LED_getMode>:

T_LED_MODE LED_getMode(void)
{
 8007290:	b480      	push	{r7}
 8007292:	af00      	add	r7, sp, #0
  return LED_mode;
 8007294:	4b02      	ldr	r3, [pc, #8]	; (80072a0 <LED_getMode+0x10>)
 8007296:	781b      	ldrb	r3, [r3, #0]
}
 8007298:	4618      	mov	r0, r3
 800729a:	46bd      	mov	sp, r7
 800729c:	bc80      	pop	{r7}
 800729e:	4770      	bx	lr
 80072a0:	20000020 	.word	0x20000020

080072a4 <LED_update>:

void LED_update(void)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	af00      	add	r7, sp, #0
  static uint32_t l_slowBlinkCounter = 0;

  // LOG_debug("Updating LED");

  switch (LED_mode)
 80072a8:	4b1c      	ldr	r3, [pc, #112]	; (800731c <LED_update+0x78>)
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	2b03      	cmp	r3, #3
 80072ae:	d830      	bhi.n	8007312 <LED_update+0x6e>
 80072b0:	a201      	add	r2, pc, #4	; (adr r2, 80072b8 <LED_update+0x14>)
 80072b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b6:	bf00      	nop
 80072b8:	080072c9 	.word	0x080072c9
 80072bc:	080072d7 	.word	0x080072d7
 80072c0:	080072e5 	.word	0x080072e5
 80072c4:	08007307 	.word	0x08007307
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80072c8:	2201      	movs	r2, #1
 80072ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80072ce:	4814      	ldr	r0, [pc, #80]	; (8007320 <LED_update+0x7c>)
 80072d0:	f7fb fca6 	bl	8002c20 <HAL_GPIO_WritePin>
      break;
 80072d4:	e020      	b.n	8007318 <LED_update+0x74>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80072d6:	2200      	movs	r2, #0
 80072d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80072dc:	4810      	ldr	r0, [pc, #64]	; (8007320 <LED_update+0x7c>)
 80072de:	f7fb fc9f 	bl	8002c20 <HAL_GPIO_WritePin>
      break;
 80072e2:	e019      	b.n	8007318 <LED_update+0x74>

    case LED_MODE_BLINK_SLOW:
      l_slowBlinkCounter++;
 80072e4:	4b0f      	ldr	r3, [pc, #60]	; (8007324 <LED_update+0x80>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3301      	adds	r3, #1
 80072ea:	4a0e      	ldr	r2, [pc, #56]	; (8007324 <LED_update+0x80>)
 80072ec:	6013      	str	r3, [r2, #0]
      if (l_slowBlinkCounter % 4 == 0)
 80072ee:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <LED_update+0x80>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0303 	and.w	r3, r3, #3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10d      	bne.n	8007316 <LED_update+0x72>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 80072fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80072fe:	4808      	ldr	r0, [pc, #32]	; (8007320 <LED_update+0x7c>)
 8007300:	f7fb fca6 	bl	8002c50 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8007304:	e007      	b.n	8007316 <LED_update+0x72>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8007306:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800730a:	4805      	ldr	r0, [pc, #20]	; (8007320 <LED_update+0x7c>)
 800730c:	f7fb fca0 	bl	8002c50 <HAL_GPIO_TogglePin>
      break;
 8007310:	e002      	b.n	8007318 <LED_update+0x74>

    default:
      ; /* Nothing to do */
      break;
 8007312:	bf00      	nop
 8007314:	e000      	b.n	8007318 <LED_update+0x74>
      break;
 8007316:	bf00      	nop
  }

  return;
 8007318:	bf00      	nop
}
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000020 	.word	0x20000020
 8007320:	40011000 	.word	0x40011000
 8007324:	2000018c 	.word	0x2000018c

08007328 <LOG_init>:
{
  "DEBUG", "INFO", "WARN", "ERROR"
};

void LOG_init(RTC_HandleTypeDef *p_rctHandle)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  LOG_rtcHandle = p_rctHandle;
 8007330:	4a03      	ldr	r2, [pc, #12]	; (8007340 <LOG_init+0x18>)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6013      	str	r3, [r2, #0]

  return;
 8007336:	bf00      	nop
}
 8007338:	370c      	adds	r7, #12
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr
 8007340:	20000194 	.word	0x20000194

08007344 <LOG_setLevel>:

void LOG_setLevel(T_LOG_LEVEL p_level)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	4603      	mov	r3, r0
 800734c:	71fb      	strb	r3, [r7, #7]
  LOG_level = p_level;
 800734e:	79fb      	ldrb	r3, [r7, #7]
 8007350:	4a03      	ldr	r2, [pc, #12]	; (8007360 <LOG_setLevel+0x1c>)
 8007352:	6013      	str	r3, [r2, #0]

  return;
 8007354:	bf00      	nop
}
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	bc80      	pop	{r7}
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000190 	.word	0x20000190

08007364 <LOG_log>:

void LOG_log(T_LOG_LEVEL p_level, const char *p_format, ...)
{
 8007364:	b40e      	push	{r1, r2, r3}
 8007366:	b580      	push	{r7, lr}
 8007368:	b089      	sub	sp, #36	; 0x24
 800736a:	af02      	add	r7, sp, #8
 800736c:	4603      	mov	r3, r0
 800736e:	71fb      	strb	r3, [r7, #7]
  va_list         l_argumentsList;
  RTC_TimeTypeDef l_time;
  RTC_DateTypeDef l_date;

  if (p_level >= LOG_level)
 8007370:	79fa      	ldrb	r2, [r7, #7]
 8007372:	4b1a      	ldr	r3, [pc, #104]	; (80073dc <LOG_log+0x78>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	429a      	cmp	r2, r3
 8007378:	d328      	bcc.n	80073cc <LOG_log+0x68>
  {
    HAL_RTC_GetTime(LOG_rtcHandle, &l_time, RTC_FORMAT_BCD);
 800737a:	4b19      	ldr	r3, [pc, #100]	; (80073e0 <LOG_log+0x7c>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f107 0110 	add.w	r1, r7, #16
 8007382:	2201      	movs	r2, #1
 8007384:	4618      	mov	r0, r3
 8007386:	f7fc fb6d 	bl	8003a64 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(LOG_rtcHandle, &l_date, RTC_FORMAT_BCD);
 800738a:	4b15      	ldr	r3, [pc, #84]	; (80073e0 <LOG_log+0x7c>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f107 010c 	add.w	r1, r7, #12
 8007392:	2201      	movs	r2, #1
 8007394:	4618      	mov	r0, r3
 8007396:	f7fc fcf3 	bl	8003d80 <HAL_RTC_GetDate>

    va_start(l_argumentsList, p_format);
 800739a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800739e:	617b      	str	r3, [r7, #20]

    (void)printf("%-5s - %02x:%02x:%02x - ", LOG_levelStrings[p_level], l_time.Hours, l_time.Minutes, l_time.Seconds);
 80073a0:	79fb      	ldrb	r3, [r7, #7]
 80073a2:	4a10      	ldr	r2, [pc, #64]	; (80073e4 <LOG_log+0x80>)
 80073a4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80073a8:	7c3b      	ldrb	r3, [r7, #16]
 80073aa:	461a      	mov	r2, r3
 80073ac:	7c7b      	ldrb	r3, [r7, #17]
 80073ae:	4618      	mov	r0, r3
 80073b0:	7cbb      	ldrb	r3, [r7, #18]
 80073b2:	9300      	str	r3, [sp, #0]
 80073b4:	4603      	mov	r3, r0
 80073b6:	480c      	ldr	r0, [pc, #48]	; (80073e8 <LOG_log+0x84>)
 80073b8:	f000 f960 	bl	800767c <iprintf>
    (void)vprintf(p_format, l_argumentsList);
 80073bc:	6979      	ldr	r1, [r7, #20]
 80073be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073c0:	f000 f9fe 	bl	80077c0 <viprintf>
    (void)printf("\r\n");
 80073c4:	4809      	ldr	r0, [pc, #36]	; (80073ec <LOG_log+0x88>)
 80073c6:	f000 f9df 	bl	8007788 <puts>
  else
  {
    ; /* Nothing to do */
  }

  return;
 80073ca:	bf00      	nop
 80073cc:	bf00      	nop
}
 80073ce:	371c      	adds	r7, #28
 80073d0:	46bd      	mov	sp, r7
 80073d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073d6:	b003      	add	sp, #12
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	20000190 	.word	0x20000190
 80073e0:	20000194 	.word	0x20000194
 80073e4:	20000024 	.word	0x20000024
 80073e8:	08008c94 	.word	0x08008c94
 80073ec:	08008cb0 	.word	0x08008cb0

080073f0 <MASTER_CONTROL_receiveData>:
#include "stm32f1xx_hal.h"

static uint8_t MASTER_CONTROL_rxBuffer[12] = {0};

void MASTER_CONTROL_receiveData(UART_HandleTypeDef *p_huart)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b082      	sub	sp, #8
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(p_huart, MASTER_CONTROL_rxBuffer, 1);
 80073f8:	2201      	movs	r2, #1
 80073fa:	4904      	ldr	r1, [pc, #16]	; (800740c <MASTER_CONTROL_receiveData+0x1c>)
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7fe fb1f 	bl	8005a40 <HAL_UART_Receive_IT>

  return;
 8007402:	bf00      	nop
}
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20000198 	.word	0x20000198

08007410 <MOTOR_init>:

#include "stm32f1xx_hal.h"
#include "log.h"

void MOTOR_init(T_MOTOR_Handle *p_handle, char *p_name)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  LOG_info("Initializing Motor module for %s", p_name);
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	490a      	ldr	r1, [pc, #40]	; (8007448 <MOTOR_init+0x38>)
 800741e:	2001      	movs	r0, #1
 8007420:	f7ff ffa0 	bl	8007364 <LOG_log>

  (void)strncpy((char *)p_handle->name, p_name, MOTOR_NAME_MAX_LENGTH);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	220c      	movs	r2, #12
 8007428:	6839      	ldr	r1, [r7, #0]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 f9b4 	bl	8007798 <strncpy>

  MOTOR_setSpeed(p_handle, 0);
 8007430:	2100      	movs	r1, #0
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 f84c 	bl	80074d0 <MOTOR_setSpeed>
  MOTOR_stop    (p_handle   );
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 f89d 	bl	8007578 <MOTOR_stop>

  return;
 800743e:	bf00      	nop
}
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	08008cb4 	.word	0x08008cb4

0800744c <MOTOR_setDirection>:

void MOTOR_setDirection(T_MOTOR_Handle *p_handle, uint32_t p_direction)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  if (p_direction == p_handle->direction)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	69db      	ldr	r3, [r3, #28]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	429a      	cmp	r2, r3
 800745e:	d031      	beq.n	80074c4 <MOTOR_setDirection+0x78>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor direction to %u", p_handle->name, p_direction);
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	4919      	ldr	r1, [pc, #100]	; (80074cc <MOTOR_setDirection+0x80>)
 8007466:	2000      	movs	r0, #0
 8007468:	f7ff ff7c 	bl	8007364 <LOG_log>

    if (p_direction == MOTOR_DIRECTION_FORWARD)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d112      	bne.n	8007498 <MOTOR_setDirection+0x4c>
    {
      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68d8      	ldr	r0, [r3, #12]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	695b      	ldr	r3, [r3, #20]
 800747a:	b29b      	uxth	r3, r3
 800747c:	2200      	movs	r2, #0
 800747e:	4619      	mov	r1, r3
 8007480:	f7fb fbce 	bl	8002c20 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_SET  );
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6918      	ldr	r0, [r3, #16]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	b29b      	uxth	r3, r3
 800748e:	2201      	movs	r2, #1
 8007490:	4619      	mov	r1, r3
 8007492:	f7fb fbc5 	bl	8002c20 <HAL_GPIO_WritePin>
 8007496:	e011      	b.n	80074bc <MOTOR_setDirection+0x70>
    }
    else
    {
      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_SET  );
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68d8      	ldr	r0, [r3, #12]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2201      	movs	r2, #1
 80074a4:	4619      	mov	r1, r3
 80074a6:	f7fb fbbb 	bl	8002c20 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6918      	ldr	r0, [r3, #16]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	2200      	movs	r2, #0
 80074b6:	4619      	mov	r1, r3
 80074b8:	f7fb fbb2 	bl	8002c20 <HAL_GPIO_WritePin>
    }

    p_handle->direction = p_direction;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	61da      	str	r2, [r3, #28]
  }

  return;
 80074c2:	bf00      	nop
 80074c4:	bf00      	nop
}
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	08008cd8 	.word	0x08008cd8

080074d0 <MOTOR_setSpeed>:

void MOTOR_setSpeed(T_MOTOR_Handle *p_handle, uint32_t p_speed)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
  if (p_speed == p_handle->speed)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	683a      	ldr	r2, [r7, #0]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d02c      	beq.n	800753e <MOTOR_setSpeed+0x6e>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor p_speed to %u", p_handle->name, p_speed);
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	4917      	ldr	r1, [pc, #92]	; (8007548 <MOTOR_setSpeed+0x78>)
 80074ea:	2000      	movs	r0, #0
 80074ec:	f7ff ff3a 	bl	8007364 <LOG_log>

    __HAL_TIM_SET_COMPARE(p_handle->pwmTimerHandle, p_handle->pwmChannel, p_speed);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d105      	bne.n	8007504 <MOTOR_setSpeed+0x34>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	635a      	str	r2, [r3, #52]	; 0x34
 8007502:	e018      	b.n	8007536 <MOTOR_setSpeed+0x66>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007508:	2b04      	cmp	r3, #4
 800750a:	d105      	bne.n	8007518 <MOTOR_setSpeed+0x48>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	6393      	str	r3, [r2, #56]	; 0x38
 8007516:	e00e      	b.n	8007536 <MOTOR_setSpeed+0x66>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751c:	2b08      	cmp	r3, #8
 800751e:	d105      	bne.n	800752c <MOTOR_setSpeed+0x5c>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	63d3      	str	r3, [r2, #60]	; 0x3c
 800752a:	e004      	b.n	8007536 <MOTOR_setSpeed+0x66>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	6413      	str	r3, [r2, #64]	; 0x40

    p_handle->speed = p_speed;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	621a      	str	r2, [r3, #32]
  }

  return;
 800753c:	bf00      	nop
 800753e:	bf00      	nop
}
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	08008cfc 	.word	0x08008cfc

0800754c <MOTOR_start>:

void MOTOR_start(T_MOTOR_Handle *p_handle)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  LOG_info("Starting %s motor", p_handle->name);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	461a      	mov	r2, r3
 8007558:	4906      	ldr	r1, [pc, #24]	; (8007574 <MOTOR_start+0x28>)
 800755a:	2001      	movs	r0, #1
 800755c:	f7ff ff02 	bl	8007364 <LOG_log>

  MOTOR_setDirection(p_handle, p_handle->direction);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7ff ff70 	bl	800744c <MOTOR_setDirection>

  return;
 800756c:	bf00      	nop
}
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	08008d1c 	.word	0x08008d1c

08007578 <MOTOR_stop>:

void MOTOR_stop(T_MOTOR_Handle *p_handle)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  LOG_info("Stopping %s", p_handle->name);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	461a      	mov	r2, r3
 8007584:	490c      	ldr	r1, [pc, #48]	; (80075b8 <MOTOR_stop+0x40>)
 8007586:	2001      	movs	r0, #1
 8007588:	f7ff feec 	bl	8007364 <LOG_log>

  HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	68d8      	ldr	r0, [r3, #12]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	b29b      	uxth	r3, r3
 8007596:	2200      	movs	r2, #0
 8007598:	4619      	mov	r1, r3
 800759a:	f7fb fb41 	bl	8002c20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6918      	ldr	r0, [r3, #16]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	2200      	movs	r2, #0
 80075aa:	4619      	mov	r1, r3
 80075ac:	f7fb fb38 	bl	8002c20 <HAL_GPIO_WritePin>

  return;
 80075b0:	bf00      	nop
}
 80075b2:	3708      	adds	r7, #8
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	08008d30 	.word	0x08008d30

080075bc <UTILS_init>:
#include "log.h"

static TIM_HandleTypeDef *UTILS_delayTimerHandle;

void UTILS_init(TIM_HandleTypeDef *p_delayTimerHandle)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing utilities");
 80075c4:	4905      	ldr	r1, [pc, #20]	; (80075dc <UTILS_init+0x20>)
 80075c6:	2001      	movs	r0, #1
 80075c8:	f7ff fecc 	bl	8007364 <LOG_log>

  UTILS_delayTimerHandle = p_delayTimerHandle;
 80075cc:	4a04      	ldr	r2, [pc, #16]	; (80075e0 <UTILS_init+0x24>)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6013      	str	r3, [r2, #0]

  return;
 80075d2:	bf00      	nop
}
 80075d4:	3708      	adds	r7, #8
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	08008d3c 	.word	0x08008d3c
 80075e0:	200001a4 	.word	0x200001a4

080075e4 <UTILS_delayUs>:

void UTILS_delayUs(uint16_t p_delay)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	4603      	mov	r3, r0
 80075ec:	80fb      	strh	r3, [r7, #6]
  /* Reset the micro-seconds counter */
  __HAL_TIM_SET_COUNTER(UTILS_delayTimerHandle,0);
 80075ee:	4b09      	ldr	r3, [pc, #36]	; (8007614 <UTILS_delayUs+0x30>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2200      	movs	r2, #0
 80075f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Wait for the counter to reach the input micro-seconds number */
  while (__HAL_TIM_GET_COUNTER(UTILS_delayTimerHandle) < p_delay)
 80075f8:	bf00      	nop
 80075fa:	4b06      	ldr	r3, [pc, #24]	; (8007614 <UTILS_delayUs+0x30>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007602:	88fb      	ldrh	r3, [r7, #6]
 8007604:	429a      	cmp	r2, r3
 8007606:	d3f8      	bcc.n	80075fa <UTILS_delayUs+0x16>
  {
    ; /* Nothing to do */
  }

  return;
 8007608:	bf00      	nop
}
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	bc80      	pop	{r7}
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	200001a4 	.word	0x200001a4

08007618 <__errno>:
 8007618:	4b01      	ldr	r3, [pc, #4]	; (8007620 <__errno+0x8>)
 800761a:	6818      	ldr	r0, [r3, #0]
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	20000034 	.word	0x20000034

08007624 <__libc_init_array>:
 8007624:	b570      	push	{r4, r5, r6, lr}
 8007626:	2600      	movs	r6, #0
 8007628:	4d0c      	ldr	r5, [pc, #48]	; (800765c <__libc_init_array+0x38>)
 800762a:	4c0d      	ldr	r4, [pc, #52]	; (8007660 <__libc_init_array+0x3c>)
 800762c:	1b64      	subs	r4, r4, r5
 800762e:	10a4      	asrs	r4, r4, #2
 8007630:	42a6      	cmp	r6, r4
 8007632:	d109      	bne.n	8007648 <__libc_init_array+0x24>
 8007634:	f001 f822 	bl	800867c <_init>
 8007638:	2600      	movs	r6, #0
 800763a:	4d0a      	ldr	r5, [pc, #40]	; (8007664 <__libc_init_array+0x40>)
 800763c:	4c0a      	ldr	r4, [pc, #40]	; (8007668 <__libc_init_array+0x44>)
 800763e:	1b64      	subs	r4, r4, r5
 8007640:	10a4      	asrs	r4, r4, #2
 8007642:	42a6      	cmp	r6, r4
 8007644:	d105      	bne.n	8007652 <__libc_init_array+0x2e>
 8007646:	bd70      	pop	{r4, r5, r6, pc}
 8007648:	f855 3b04 	ldr.w	r3, [r5], #4
 800764c:	4798      	blx	r3
 800764e:	3601      	adds	r6, #1
 8007650:	e7ee      	b.n	8007630 <__libc_init_array+0xc>
 8007652:	f855 3b04 	ldr.w	r3, [r5], #4
 8007656:	4798      	blx	r3
 8007658:	3601      	adds	r6, #1
 800765a:	e7f2      	b.n	8007642 <__libc_init_array+0x1e>
 800765c:	08008e04 	.word	0x08008e04
 8007660:	08008e04 	.word	0x08008e04
 8007664:	08008e04 	.word	0x08008e04
 8007668:	08008e08 	.word	0x08008e08

0800766c <memset>:
 800766c:	4603      	mov	r3, r0
 800766e:	4402      	add	r2, r0
 8007670:	4293      	cmp	r3, r2
 8007672:	d100      	bne.n	8007676 <memset+0xa>
 8007674:	4770      	bx	lr
 8007676:	f803 1b01 	strb.w	r1, [r3], #1
 800767a:	e7f9      	b.n	8007670 <memset+0x4>

0800767c <iprintf>:
 800767c:	b40f      	push	{r0, r1, r2, r3}
 800767e:	4b0a      	ldr	r3, [pc, #40]	; (80076a8 <iprintf+0x2c>)
 8007680:	b513      	push	{r0, r1, r4, lr}
 8007682:	681c      	ldr	r4, [r3, #0]
 8007684:	b124      	cbz	r4, 8007690 <iprintf+0x14>
 8007686:	69a3      	ldr	r3, [r4, #24]
 8007688:	b913      	cbnz	r3, 8007690 <iprintf+0x14>
 800768a:	4620      	mov	r0, r4
 800768c:	f000 fa88 	bl	8007ba0 <__sinit>
 8007690:	ab05      	add	r3, sp, #20
 8007692:	4620      	mov	r0, r4
 8007694:	9a04      	ldr	r2, [sp, #16]
 8007696:	68a1      	ldr	r1, [r4, #8]
 8007698:	9301      	str	r3, [sp, #4]
 800769a:	f000 fc53 	bl	8007f44 <_vfiprintf_r>
 800769e:	b002      	add	sp, #8
 80076a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076a4:	b004      	add	sp, #16
 80076a6:	4770      	bx	lr
 80076a8:	20000034 	.word	0x20000034

080076ac <_puts_r>:
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	460e      	mov	r6, r1
 80076b0:	4605      	mov	r5, r0
 80076b2:	b118      	cbz	r0, 80076bc <_puts_r+0x10>
 80076b4:	6983      	ldr	r3, [r0, #24]
 80076b6:	b90b      	cbnz	r3, 80076bc <_puts_r+0x10>
 80076b8:	f000 fa72 	bl	8007ba0 <__sinit>
 80076bc:	69ab      	ldr	r3, [r5, #24]
 80076be:	68ac      	ldr	r4, [r5, #8]
 80076c0:	b913      	cbnz	r3, 80076c8 <_puts_r+0x1c>
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 fa6c 	bl	8007ba0 <__sinit>
 80076c8:	4b2c      	ldr	r3, [pc, #176]	; (800777c <_puts_r+0xd0>)
 80076ca:	429c      	cmp	r4, r3
 80076cc:	d120      	bne.n	8007710 <_puts_r+0x64>
 80076ce:	686c      	ldr	r4, [r5, #4]
 80076d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076d2:	07db      	lsls	r3, r3, #31
 80076d4:	d405      	bmi.n	80076e2 <_puts_r+0x36>
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	0598      	lsls	r0, r3, #22
 80076da:	d402      	bmi.n	80076e2 <_puts_r+0x36>
 80076dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076de:	f000 fafd 	bl	8007cdc <__retarget_lock_acquire_recursive>
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	0719      	lsls	r1, r3, #28
 80076e6:	d51d      	bpl.n	8007724 <_puts_r+0x78>
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	b1db      	cbz	r3, 8007724 <_puts_r+0x78>
 80076ec:	3e01      	subs	r6, #1
 80076ee:	68a3      	ldr	r3, [r4, #8]
 80076f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80076f4:	3b01      	subs	r3, #1
 80076f6:	60a3      	str	r3, [r4, #8]
 80076f8:	bb39      	cbnz	r1, 800774a <_puts_r+0x9e>
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	da38      	bge.n	8007770 <_puts_r+0xc4>
 80076fe:	4622      	mov	r2, r4
 8007700:	210a      	movs	r1, #10
 8007702:	4628      	mov	r0, r5
 8007704:	f000 f872 	bl	80077ec <__swbuf_r>
 8007708:	3001      	adds	r0, #1
 800770a:	d011      	beq.n	8007730 <_puts_r+0x84>
 800770c:	250a      	movs	r5, #10
 800770e:	e011      	b.n	8007734 <_puts_r+0x88>
 8007710:	4b1b      	ldr	r3, [pc, #108]	; (8007780 <_puts_r+0xd4>)
 8007712:	429c      	cmp	r4, r3
 8007714:	d101      	bne.n	800771a <_puts_r+0x6e>
 8007716:	68ac      	ldr	r4, [r5, #8]
 8007718:	e7da      	b.n	80076d0 <_puts_r+0x24>
 800771a:	4b1a      	ldr	r3, [pc, #104]	; (8007784 <_puts_r+0xd8>)
 800771c:	429c      	cmp	r4, r3
 800771e:	bf08      	it	eq
 8007720:	68ec      	ldreq	r4, [r5, #12]
 8007722:	e7d5      	b.n	80076d0 <_puts_r+0x24>
 8007724:	4621      	mov	r1, r4
 8007726:	4628      	mov	r0, r5
 8007728:	f000 f8b2 	bl	8007890 <__swsetup_r>
 800772c:	2800      	cmp	r0, #0
 800772e:	d0dd      	beq.n	80076ec <_puts_r+0x40>
 8007730:	f04f 35ff 	mov.w	r5, #4294967295
 8007734:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007736:	07da      	lsls	r2, r3, #31
 8007738:	d405      	bmi.n	8007746 <_puts_r+0x9a>
 800773a:	89a3      	ldrh	r3, [r4, #12]
 800773c:	059b      	lsls	r3, r3, #22
 800773e:	d402      	bmi.n	8007746 <_puts_r+0x9a>
 8007740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007742:	f000 facc 	bl	8007cde <__retarget_lock_release_recursive>
 8007746:	4628      	mov	r0, r5
 8007748:	bd70      	pop	{r4, r5, r6, pc}
 800774a:	2b00      	cmp	r3, #0
 800774c:	da04      	bge.n	8007758 <_puts_r+0xac>
 800774e:	69a2      	ldr	r2, [r4, #24]
 8007750:	429a      	cmp	r2, r3
 8007752:	dc06      	bgt.n	8007762 <_puts_r+0xb6>
 8007754:	290a      	cmp	r1, #10
 8007756:	d004      	beq.n	8007762 <_puts_r+0xb6>
 8007758:	6823      	ldr	r3, [r4, #0]
 800775a:	1c5a      	adds	r2, r3, #1
 800775c:	6022      	str	r2, [r4, #0]
 800775e:	7019      	strb	r1, [r3, #0]
 8007760:	e7c5      	b.n	80076ee <_puts_r+0x42>
 8007762:	4622      	mov	r2, r4
 8007764:	4628      	mov	r0, r5
 8007766:	f000 f841 	bl	80077ec <__swbuf_r>
 800776a:	3001      	adds	r0, #1
 800776c:	d1bf      	bne.n	80076ee <_puts_r+0x42>
 800776e:	e7df      	b.n	8007730 <_puts_r+0x84>
 8007770:	250a      	movs	r5, #10
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	1c5a      	adds	r2, r3, #1
 8007776:	6022      	str	r2, [r4, #0]
 8007778:	701d      	strb	r5, [r3, #0]
 800777a:	e7db      	b.n	8007734 <_puts_r+0x88>
 800777c:	08008d90 	.word	0x08008d90
 8007780:	08008db0 	.word	0x08008db0
 8007784:	08008d70 	.word	0x08008d70

08007788 <puts>:
 8007788:	4b02      	ldr	r3, [pc, #8]	; (8007794 <puts+0xc>)
 800778a:	4601      	mov	r1, r0
 800778c:	6818      	ldr	r0, [r3, #0]
 800778e:	f7ff bf8d 	b.w	80076ac <_puts_r>
 8007792:	bf00      	nop
 8007794:	20000034 	.word	0x20000034

08007798 <strncpy>:
 8007798:	4603      	mov	r3, r0
 800779a:	b510      	push	{r4, lr}
 800779c:	3901      	subs	r1, #1
 800779e:	b132      	cbz	r2, 80077ae <strncpy+0x16>
 80077a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80077a4:	3a01      	subs	r2, #1
 80077a6:	f803 4b01 	strb.w	r4, [r3], #1
 80077aa:	2c00      	cmp	r4, #0
 80077ac:	d1f7      	bne.n	800779e <strncpy+0x6>
 80077ae:	2100      	movs	r1, #0
 80077b0:	441a      	add	r2, r3
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d100      	bne.n	80077b8 <strncpy+0x20>
 80077b6:	bd10      	pop	{r4, pc}
 80077b8:	f803 1b01 	strb.w	r1, [r3], #1
 80077bc:	e7f9      	b.n	80077b2 <strncpy+0x1a>
	...

080077c0 <viprintf>:
 80077c0:	4b09      	ldr	r3, [pc, #36]	; (80077e8 <viprintf+0x28>)
 80077c2:	b570      	push	{r4, r5, r6, lr}
 80077c4:	681c      	ldr	r4, [r3, #0]
 80077c6:	4605      	mov	r5, r0
 80077c8:	460e      	mov	r6, r1
 80077ca:	b124      	cbz	r4, 80077d6 <viprintf+0x16>
 80077cc:	69a3      	ldr	r3, [r4, #24]
 80077ce:	b913      	cbnz	r3, 80077d6 <viprintf+0x16>
 80077d0:	4620      	mov	r0, r4
 80077d2:	f000 f9e5 	bl	8007ba0 <__sinit>
 80077d6:	4633      	mov	r3, r6
 80077d8:	462a      	mov	r2, r5
 80077da:	4620      	mov	r0, r4
 80077dc:	68a1      	ldr	r1, [r4, #8]
 80077de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80077e2:	f000 bbaf 	b.w	8007f44 <_vfiprintf_r>
 80077e6:	bf00      	nop
 80077e8:	20000034 	.word	0x20000034

080077ec <__swbuf_r>:
 80077ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ee:	460e      	mov	r6, r1
 80077f0:	4614      	mov	r4, r2
 80077f2:	4605      	mov	r5, r0
 80077f4:	b118      	cbz	r0, 80077fe <__swbuf_r+0x12>
 80077f6:	6983      	ldr	r3, [r0, #24]
 80077f8:	b90b      	cbnz	r3, 80077fe <__swbuf_r+0x12>
 80077fa:	f000 f9d1 	bl	8007ba0 <__sinit>
 80077fe:	4b21      	ldr	r3, [pc, #132]	; (8007884 <__swbuf_r+0x98>)
 8007800:	429c      	cmp	r4, r3
 8007802:	d12b      	bne.n	800785c <__swbuf_r+0x70>
 8007804:	686c      	ldr	r4, [r5, #4]
 8007806:	69a3      	ldr	r3, [r4, #24]
 8007808:	60a3      	str	r3, [r4, #8]
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	071a      	lsls	r2, r3, #28
 800780e:	d52f      	bpl.n	8007870 <__swbuf_r+0x84>
 8007810:	6923      	ldr	r3, [r4, #16]
 8007812:	b36b      	cbz	r3, 8007870 <__swbuf_r+0x84>
 8007814:	6923      	ldr	r3, [r4, #16]
 8007816:	6820      	ldr	r0, [r4, #0]
 8007818:	b2f6      	uxtb	r6, r6
 800781a:	1ac0      	subs	r0, r0, r3
 800781c:	6963      	ldr	r3, [r4, #20]
 800781e:	4637      	mov	r7, r6
 8007820:	4283      	cmp	r3, r0
 8007822:	dc04      	bgt.n	800782e <__swbuf_r+0x42>
 8007824:	4621      	mov	r1, r4
 8007826:	4628      	mov	r0, r5
 8007828:	f000 f926 	bl	8007a78 <_fflush_r>
 800782c:	bb30      	cbnz	r0, 800787c <__swbuf_r+0x90>
 800782e:	68a3      	ldr	r3, [r4, #8]
 8007830:	3001      	adds	r0, #1
 8007832:	3b01      	subs	r3, #1
 8007834:	60a3      	str	r3, [r4, #8]
 8007836:	6823      	ldr	r3, [r4, #0]
 8007838:	1c5a      	adds	r2, r3, #1
 800783a:	6022      	str	r2, [r4, #0]
 800783c:	701e      	strb	r6, [r3, #0]
 800783e:	6963      	ldr	r3, [r4, #20]
 8007840:	4283      	cmp	r3, r0
 8007842:	d004      	beq.n	800784e <__swbuf_r+0x62>
 8007844:	89a3      	ldrh	r3, [r4, #12]
 8007846:	07db      	lsls	r3, r3, #31
 8007848:	d506      	bpl.n	8007858 <__swbuf_r+0x6c>
 800784a:	2e0a      	cmp	r6, #10
 800784c:	d104      	bne.n	8007858 <__swbuf_r+0x6c>
 800784e:	4621      	mov	r1, r4
 8007850:	4628      	mov	r0, r5
 8007852:	f000 f911 	bl	8007a78 <_fflush_r>
 8007856:	b988      	cbnz	r0, 800787c <__swbuf_r+0x90>
 8007858:	4638      	mov	r0, r7
 800785a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800785c:	4b0a      	ldr	r3, [pc, #40]	; (8007888 <__swbuf_r+0x9c>)
 800785e:	429c      	cmp	r4, r3
 8007860:	d101      	bne.n	8007866 <__swbuf_r+0x7a>
 8007862:	68ac      	ldr	r4, [r5, #8]
 8007864:	e7cf      	b.n	8007806 <__swbuf_r+0x1a>
 8007866:	4b09      	ldr	r3, [pc, #36]	; (800788c <__swbuf_r+0xa0>)
 8007868:	429c      	cmp	r4, r3
 800786a:	bf08      	it	eq
 800786c:	68ec      	ldreq	r4, [r5, #12]
 800786e:	e7ca      	b.n	8007806 <__swbuf_r+0x1a>
 8007870:	4621      	mov	r1, r4
 8007872:	4628      	mov	r0, r5
 8007874:	f000 f80c 	bl	8007890 <__swsetup_r>
 8007878:	2800      	cmp	r0, #0
 800787a:	d0cb      	beq.n	8007814 <__swbuf_r+0x28>
 800787c:	f04f 37ff 	mov.w	r7, #4294967295
 8007880:	e7ea      	b.n	8007858 <__swbuf_r+0x6c>
 8007882:	bf00      	nop
 8007884:	08008d90 	.word	0x08008d90
 8007888:	08008db0 	.word	0x08008db0
 800788c:	08008d70 	.word	0x08008d70

08007890 <__swsetup_r>:
 8007890:	4b32      	ldr	r3, [pc, #200]	; (800795c <__swsetup_r+0xcc>)
 8007892:	b570      	push	{r4, r5, r6, lr}
 8007894:	681d      	ldr	r5, [r3, #0]
 8007896:	4606      	mov	r6, r0
 8007898:	460c      	mov	r4, r1
 800789a:	b125      	cbz	r5, 80078a6 <__swsetup_r+0x16>
 800789c:	69ab      	ldr	r3, [r5, #24]
 800789e:	b913      	cbnz	r3, 80078a6 <__swsetup_r+0x16>
 80078a0:	4628      	mov	r0, r5
 80078a2:	f000 f97d 	bl	8007ba0 <__sinit>
 80078a6:	4b2e      	ldr	r3, [pc, #184]	; (8007960 <__swsetup_r+0xd0>)
 80078a8:	429c      	cmp	r4, r3
 80078aa:	d10f      	bne.n	80078cc <__swsetup_r+0x3c>
 80078ac:	686c      	ldr	r4, [r5, #4]
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078b4:	0719      	lsls	r1, r3, #28
 80078b6:	d42c      	bmi.n	8007912 <__swsetup_r+0x82>
 80078b8:	06dd      	lsls	r5, r3, #27
 80078ba:	d411      	bmi.n	80078e0 <__swsetup_r+0x50>
 80078bc:	2309      	movs	r3, #9
 80078be:	6033      	str	r3, [r6, #0]
 80078c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078c4:	f04f 30ff 	mov.w	r0, #4294967295
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	e03e      	b.n	800794a <__swsetup_r+0xba>
 80078cc:	4b25      	ldr	r3, [pc, #148]	; (8007964 <__swsetup_r+0xd4>)
 80078ce:	429c      	cmp	r4, r3
 80078d0:	d101      	bne.n	80078d6 <__swsetup_r+0x46>
 80078d2:	68ac      	ldr	r4, [r5, #8]
 80078d4:	e7eb      	b.n	80078ae <__swsetup_r+0x1e>
 80078d6:	4b24      	ldr	r3, [pc, #144]	; (8007968 <__swsetup_r+0xd8>)
 80078d8:	429c      	cmp	r4, r3
 80078da:	bf08      	it	eq
 80078dc:	68ec      	ldreq	r4, [r5, #12]
 80078de:	e7e6      	b.n	80078ae <__swsetup_r+0x1e>
 80078e0:	0758      	lsls	r0, r3, #29
 80078e2:	d512      	bpl.n	800790a <__swsetup_r+0x7a>
 80078e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078e6:	b141      	cbz	r1, 80078fa <__swsetup_r+0x6a>
 80078e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078ec:	4299      	cmp	r1, r3
 80078ee:	d002      	beq.n	80078f6 <__swsetup_r+0x66>
 80078f0:	4630      	mov	r0, r6
 80078f2:	f000 fa59 	bl	8007da8 <_free_r>
 80078f6:	2300      	movs	r3, #0
 80078f8:	6363      	str	r3, [r4, #52]	; 0x34
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007900:	81a3      	strh	r3, [r4, #12]
 8007902:	2300      	movs	r3, #0
 8007904:	6063      	str	r3, [r4, #4]
 8007906:	6923      	ldr	r3, [r4, #16]
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	f043 0308 	orr.w	r3, r3, #8
 8007910:	81a3      	strh	r3, [r4, #12]
 8007912:	6923      	ldr	r3, [r4, #16]
 8007914:	b94b      	cbnz	r3, 800792a <__swsetup_r+0x9a>
 8007916:	89a3      	ldrh	r3, [r4, #12]
 8007918:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800791c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007920:	d003      	beq.n	800792a <__swsetup_r+0x9a>
 8007922:	4621      	mov	r1, r4
 8007924:	4630      	mov	r0, r6
 8007926:	f000 f9ff 	bl	8007d28 <__smakebuf_r>
 800792a:	89a0      	ldrh	r0, [r4, #12]
 800792c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007930:	f010 0301 	ands.w	r3, r0, #1
 8007934:	d00a      	beq.n	800794c <__swsetup_r+0xbc>
 8007936:	2300      	movs	r3, #0
 8007938:	60a3      	str	r3, [r4, #8]
 800793a:	6963      	ldr	r3, [r4, #20]
 800793c:	425b      	negs	r3, r3
 800793e:	61a3      	str	r3, [r4, #24]
 8007940:	6923      	ldr	r3, [r4, #16]
 8007942:	b943      	cbnz	r3, 8007956 <__swsetup_r+0xc6>
 8007944:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007948:	d1ba      	bne.n	80078c0 <__swsetup_r+0x30>
 800794a:	bd70      	pop	{r4, r5, r6, pc}
 800794c:	0781      	lsls	r1, r0, #30
 800794e:	bf58      	it	pl
 8007950:	6963      	ldrpl	r3, [r4, #20]
 8007952:	60a3      	str	r3, [r4, #8]
 8007954:	e7f4      	b.n	8007940 <__swsetup_r+0xb0>
 8007956:	2000      	movs	r0, #0
 8007958:	e7f7      	b.n	800794a <__swsetup_r+0xba>
 800795a:	bf00      	nop
 800795c:	20000034 	.word	0x20000034
 8007960:	08008d90 	.word	0x08008d90
 8007964:	08008db0 	.word	0x08008db0
 8007968:	08008d70 	.word	0x08008d70

0800796c <__sflush_r>:
 800796c:	898a      	ldrh	r2, [r1, #12]
 800796e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007972:	4605      	mov	r5, r0
 8007974:	0710      	lsls	r0, r2, #28
 8007976:	460c      	mov	r4, r1
 8007978:	d458      	bmi.n	8007a2c <__sflush_r+0xc0>
 800797a:	684b      	ldr	r3, [r1, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	dc05      	bgt.n	800798c <__sflush_r+0x20>
 8007980:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007982:	2b00      	cmp	r3, #0
 8007984:	dc02      	bgt.n	800798c <__sflush_r+0x20>
 8007986:	2000      	movs	r0, #0
 8007988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800798c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800798e:	2e00      	cmp	r6, #0
 8007990:	d0f9      	beq.n	8007986 <__sflush_r+0x1a>
 8007992:	2300      	movs	r3, #0
 8007994:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007998:	682f      	ldr	r7, [r5, #0]
 800799a:	602b      	str	r3, [r5, #0]
 800799c:	d032      	beq.n	8007a04 <__sflush_r+0x98>
 800799e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079a0:	89a3      	ldrh	r3, [r4, #12]
 80079a2:	075a      	lsls	r2, r3, #29
 80079a4:	d505      	bpl.n	80079b2 <__sflush_r+0x46>
 80079a6:	6863      	ldr	r3, [r4, #4]
 80079a8:	1ac0      	subs	r0, r0, r3
 80079aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079ac:	b10b      	cbz	r3, 80079b2 <__sflush_r+0x46>
 80079ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079b0:	1ac0      	subs	r0, r0, r3
 80079b2:	2300      	movs	r3, #0
 80079b4:	4602      	mov	r2, r0
 80079b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079b8:	4628      	mov	r0, r5
 80079ba:	6a21      	ldr	r1, [r4, #32]
 80079bc:	47b0      	blx	r6
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	89a3      	ldrh	r3, [r4, #12]
 80079c2:	d106      	bne.n	80079d2 <__sflush_r+0x66>
 80079c4:	6829      	ldr	r1, [r5, #0]
 80079c6:	291d      	cmp	r1, #29
 80079c8:	d82c      	bhi.n	8007a24 <__sflush_r+0xb8>
 80079ca:	4a2a      	ldr	r2, [pc, #168]	; (8007a74 <__sflush_r+0x108>)
 80079cc:	40ca      	lsrs	r2, r1
 80079ce:	07d6      	lsls	r6, r2, #31
 80079d0:	d528      	bpl.n	8007a24 <__sflush_r+0xb8>
 80079d2:	2200      	movs	r2, #0
 80079d4:	6062      	str	r2, [r4, #4]
 80079d6:	6922      	ldr	r2, [r4, #16]
 80079d8:	04d9      	lsls	r1, r3, #19
 80079da:	6022      	str	r2, [r4, #0]
 80079dc:	d504      	bpl.n	80079e8 <__sflush_r+0x7c>
 80079de:	1c42      	adds	r2, r0, #1
 80079e0:	d101      	bne.n	80079e6 <__sflush_r+0x7a>
 80079e2:	682b      	ldr	r3, [r5, #0]
 80079e4:	b903      	cbnz	r3, 80079e8 <__sflush_r+0x7c>
 80079e6:	6560      	str	r0, [r4, #84]	; 0x54
 80079e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079ea:	602f      	str	r7, [r5, #0]
 80079ec:	2900      	cmp	r1, #0
 80079ee:	d0ca      	beq.n	8007986 <__sflush_r+0x1a>
 80079f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079f4:	4299      	cmp	r1, r3
 80079f6:	d002      	beq.n	80079fe <__sflush_r+0x92>
 80079f8:	4628      	mov	r0, r5
 80079fa:	f000 f9d5 	bl	8007da8 <_free_r>
 80079fe:	2000      	movs	r0, #0
 8007a00:	6360      	str	r0, [r4, #52]	; 0x34
 8007a02:	e7c1      	b.n	8007988 <__sflush_r+0x1c>
 8007a04:	6a21      	ldr	r1, [r4, #32]
 8007a06:	2301      	movs	r3, #1
 8007a08:	4628      	mov	r0, r5
 8007a0a:	47b0      	blx	r6
 8007a0c:	1c41      	adds	r1, r0, #1
 8007a0e:	d1c7      	bne.n	80079a0 <__sflush_r+0x34>
 8007a10:	682b      	ldr	r3, [r5, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d0c4      	beq.n	80079a0 <__sflush_r+0x34>
 8007a16:	2b1d      	cmp	r3, #29
 8007a18:	d001      	beq.n	8007a1e <__sflush_r+0xb2>
 8007a1a:	2b16      	cmp	r3, #22
 8007a1c:	d101      	bne.n	8007a22 <__sflush_r+0xb6>
 8007a1e:	602f      	str	r7, [r5, #0]
 8007a20:	e7b1      	b.n	8007986 <__sflush_r+0x1a>
 8007a22:	89a3      	ldrh	r3, [r4, #12]
 8007a24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a28:	81a3      	strh	r3, [r4, #12]
 8007a2a:	e7ad      	b.n	8007988 <__sflush_r+0x1c>
 8007a2c:	690f      	ldr	r7, [r1, #16]
 8007a2e:	2f00      	cmp	r7, #0
 8007a30:	d0a9      	beq.n	8007986 <__sflush_r+0x1a>
 8007a32:	0793      	lsls	r3, r2, #30
 8007a34:	bf18      	it	ne
 8007a36:	2300      	movne	r3, #0
 8007a38:	680e      	ldr	r6, [r1, #0]
 8007a3a:	bf08      	it	eq
 8007a3c:	694b      	ldreq	r3, [r1, #20]
 8007a3e:	eba6 0807 	sub.w	r8, r6, r7
 8007a42:	600f      	str	r7, [r1, #0]
 8007a44:	608b      	str	r3, [r1, #8]
 8007a46:	f1b8 0f00 	cmp.w	r8, #0
 8007a4a:	dd9c      	ble.n	8007986 <__sflush_r+0x1a>
 8007a4c:	4643      	mov	r3, r8
 8007a4e:	463a      	mov	r2, r7
 8007a50:	4628      	mov	r0, r5
 8007a52:	6a21      	ldr	r1, [r4, #32]
 8007a54:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a56:	47b0      	blx	r6
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	dc06      	bgt.n	8007a6a <__sflush_r+0xfe>
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	e78e      	b.n	8007988 <__sflush_r+0x1c>
 8007a6a:	4407      	add	r7, r0
 8007a6c:	eba8 0800 	sub.w	r8, r8, r0
 8007a70:	e7e9      	b.n	8007a46 <__sflush_r+0xda>
 8007a72:	bf00      	nop
 8007a74:	20400001 	.word	0x20400001

08007a78 <_fflush_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	690b      	ldr	r3, [r1, #16]
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	460c      	mov	r4, r1
 8007a80:	b913      	cbnz	r3, 8007a88 <_fflush_r+0x10>
 8007a82:	2500      	movs	r5, #0
 8007a84:	4628      	mov	r0, r5
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	b118      	cbz	r0, 8007a92 <_fflush_r+0x1a>
 8007a8a:	6983      	ldr	r3, [r0, #24]
 8007a8c:	b90b      	cbnz	r3, 8007a92 <_fflush_r+0x1a>
 8007a8e:	f000 f887 	bl	8007ba0 <__sinit>
 8007a92:	4b14      	ldr	r3, [pc, #80]	; (8007ae4 <_fflush_r+0x6c>)
 8007a94:	429c      	cmp	r4, r3
 8007a96:	d11b      	bne.n	8007ad0 <_fflush_r+0x58>
 8007a98:	686c      	ldr	r4, [r5, #4]
 8007a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0ef      	beq.n	8007a82 <_fflush_r+0xa>
 8007aa2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007aa4:	07d0      	lsls	r0, r2, #31
 8007aa6:	d404      	bmi.n	8007ab2 <_fflush_r+0x3a>
 8007aa8:	0599      	lsls	r1, r3, #22
 8007aaa:	d402      	bmi.n	8007ab2 <_fflush_r+0x3a>
 8007aac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aae:	f000 f915 	bl	8007cdc <__retarget_lock_acquire_recursive>
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	f7ff ff59 	bl	800796c <__sflush_r>
 8007aba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007abc:	4605      	mov	r5, r0
 8007abe:	07da      	lsls	r2, r3, #31
 8007ac0:	d4e0      	bmi.n	8007a84 <_fflush_r+0xc>
 8007ac2:	89a3      	ldrh	r3, [r4, #12]
 8007ac4:	059b      	lsls	r3, r3, #22
 8007ac6:	d4dd      	bmi.n	8007a84 <_fflush_r+0xc>
 8007ac8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aca:	f000 f908 	bl	8007cde <__retarget_lock_release_recursive>
 8007ace:	e7d9      	b.n	8007a84 <_fflush_r+0xc>
 8007ad0:	4b05      	ldr	r3, [pc, #20]	; (8007ae8 <_fflush_r+0x70>)
 8007ad2:	429c      	cmp	r4, r3
 8007ad4:	d101      	bne.n	8007ada <_fflush_r+0x62>
 8007ad6:	68ac      	ldr	r4, [r5, #8]
 8007ad8:	e7df      	b.n	8007a9a <_fflush_r+0x22>
 8007ada:	4b04      	ldr	r3, [pc, #16]	; (8007aec <_fflush_r+0x74>)
 8007adc:	429c      	cmp	r4, r3
 8007ade:	bf08      	it	eq
 8007ae0:	68ec      	ldreq	r4, [r5, #12]
 8007ae2:	e7da      	b.n	8007a9a <_fflush_r+0x22>
 8007ae4:	08008d90 	.word	0x08008d90
 8007ae8:	08008db0 	.word	0x08008db0
 8007aec:	08008d70 	.word	0x08008d70

08007af0 <std>:
 8007af0:	2300      	movs	r3, #0
 8007af2:	b510      	push	{r4, lr}
 8007af4:	4604      	mov	r4, r0
 8007af6:	e9c0 3300 	strd	r3, r3, [r0]
 8007afa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007afe:	6083      	str	r3, [r0, #8]
 8007b00:	8181      	strh	r1, [r0, #12]
 8007b02:	6643      	str	r3, [r0, #100]	; 0x64
 8007b04:	81c2      	strh	r2, [r0, #14]
 8007b06:	6183      	str	r3, [r0, #24]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	2208      	movs	r2, #8
 8007b0c:	305c      	adds	r0, #92	; 0x5c
 8007b0e:	f7ff fdad 	bl	800766c <memset>
 8007b12:	4b05      	ldr	r3, [pc, #20]	; (8007b28 <std+0x38>)
 8007b14:	6224      	str	r4, [r4, #32]
 8007b16:	6263      	str	r3, [r4, #36]	; 0x24
 8007b18:	4b04      	ldr	r3, [pc, #16]	; (8007b2c <std+0x3c>)
 8007b1a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b1c:	4b04      	ldr	r3, [pc, #16]	; (8007b30 <std+0x40>)
 8007b1e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b20:	4b04      	ldr	r3, [pc, #16]	; (8007b34 <std+0x44>)
 8007b22:	6323      	str	r3, [r4, #48]	; 0x30
 8007b24:	bd10      	pop	{r4, pc}
 8007b26:	bf00      	nop
 8007b28:	080084f1 	.word	0x080084f1
 8007b2c:	08008513 	.word	0x08008513
 8007b30:	0800854b 	.word	0x0800854b
 8007b34:	0800856f 	.word	0x0800856f

08007b38 <_cleanup_r>:
 8007b38:	4901      	ldr	r1, [pc, #4]	; (8007b40 <_cleanup_r+0x8>)
 8007b3a:	f000 b8af 	b.w	8007c9c <_fwalk_reent>
 8007b3e:	bf00      	nop
 8007b40:	08007a79 	.word	0x08007a79

08007b44 <__sfmoreglue>:
 8007b44:	b570      	push	{r4, r5, r6, lr}
 8007b46:	2568      	movs	r5, #104	; 0x68
 8007b48:	1e4a      	subs	r2, r1, #1
 8007b4a:	4355      	muls	r5, r2
 8007b4c:	460e      	mov	r6, r1
 8007b4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b52:	f000 f975 	bl	8007e40 <_malloc_r>
 8007b56:	4604      	mov	r4, r0
 8007b58:	b140      	cbz	r0, 8007b6c <__sfmoreglue+0x28>
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	e9c0 1600 	strd	r1, r6, [r0]
 8007b60:	300c      	adds	r0, #12
 8007b62:	60a0      	str	r0, [r4, #8]
 8007b64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b68:	f7ff fd80 	bl	800766c <memset>
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	bd70      	pop	{r4, r5, r6, pc}

08007b70 <__sfp_lock_acquire>:
 8007b70:	4801      	ldr	r0, [pc, #4]	; (8007b78 <__sfp_lock_acquire+0x8>)
 8007b72:	f000 b8b3 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 8007b76:	bf00      	nop
 8007b78:	200007d4 	.word	0x200007d4

08007b7c <__sfp_lock_release>:
 8007b7c:	4801      	ldr	r0, [pc, #4]	; (8007b84 <__sfp_lock_release+0x8>)
 8007b7e:	f000 b8ae 	b.w	8007cde <__retarget_lock_release_recursive>
 8007b82:	bf00      	nop
 8007b84:	200007d4 	.word	0x200007d4

08007b88 <__sinit_lock_acquire>:
 8007b88:	4801      	ldr	r0, [pc, #4]	; (8007b90 <__sinit_lock_acquire+0x8>)
 8007b8a:	f000 b8a7 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 8007b8e:	bf00      	nop
 8007b90:	200007cf 	.word	0x200007cf

08007b94 <__sinit_lock_release>:
 8007b94:	4801      	ldr	r0, [pc, #4]	; (8007b9c <__sinit_lock_release+0x8>)
 8007b96:	f000 b8a2 	b.w	8007cde <__retarget_lock_release_recursive>
 8007b9a:	bf00      	nop
 8007b9c:	200007cf 	.word	0x200007cf

08007ba0 <__sinit>:
 8007ba0:	b510      	push	{r4, lr}
 8007ba2:	4604      	mov	r4, r0
 8007ba4:	f7ff fff0 	bl	8007b88 <__sinit_lock_acquire>
 8007ba8:	69a3      	ldr	r3, [r4, #24]
 8007baa:	b11b      	cbz	r3, 8007bb4 <__sinit+0x14>
 8007bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bb0:	f7ff bff0 	b.w	8007b94 <__sinit_lock_release>
 8007bb4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007bb8:	6523      	str	r3, [r4, #80]	; 0x50
 8007bba:	4b13      	ldr	r3, [pc, #76]	; (8007c08 <__sinit+0x68>)
 8007bbc:	4a13      	ldr	r2, [pc, #76]	; (8007c0c <__sinit+0x6c>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007bc2:	42a3      	cmp	r3, r4
 8007bc4:	bf08      	it	eq
 8007bc6:	2301      	moveq	r3, #1
 8007bc8:	4620      	mov	r0, r4
 8007bca:	bf08      	it	eq
 8007bcc:	61a3      	streq	r3, [r4, #24]
 8007bce:	f000 f81f 	bl	8007c10 <__sfp>
 8007bd2:	6060      	str	r0, [r4, #4]
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	f000 f81b 	bl	8007c10 <__sfp>
 8007bda:	60a0      	str	r0, [r4, #8]
 8007bdc:	4620      	mov	r0, r4
 8007bde:	f000 f817 	bl	8007c10 <__sfp>
 8007be2:	2200      	movs	r2, #0
 8007be4:	2104      	movs	r1, #4
 8007be6:	60e0      	str	r0, [r4, #12]
 8007be8:	6860      	ldr	r0, [r4, #4]
 8007bea:	f7ff ff81 	bl	8007af0 <std>
 8007bee:	2201      	movs	r2, #1
 8007bf0:	2109      	movs	r1, #9
 8007bf2:	68a0      	ldr	r0, [r4, #8]
 8007bf4:	f7ff ff7c 	bl	8007af0 <std>
 8007bf8:	2202      	movs	r2, #2
 8007bfa:	2112      	movs	r1, #18
 8007bfc:	68e0      	ldr	r0, [r4, #12]
 8007bfe:	f7ff ff77 	bl	8007af0 <std>
 8007c02:	2301      	movs	r3, #1
 8007c04:	61a3      	str	r3, [r4, #24]
 8007c06:	e7d1      	b.n	8007bac <__sinit+0xc>
 8007c08:	08008d6c 	.word	0x08008d6c
 8007c0c:	08007b39 	.word	0x08007b39

08007c10 <__sfp>:
 8007c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c12:	4607      	mov	r7, r0
 8007c14:	f7ff ffac 	bl	8007b70 <__sfp_lock_acquire>
 8007c18:	4b1e      	ldr	r3, [pc, #120]	; (8007c94 <__sfp+0x84>)
 8007c1a:	681e      	ldr	r6, [r3, #0]
 8007c1c:	69b3      	ldr	r3, [r6, #24]
 8007c1e:	b913      	cbnz	r3, 8007c26 <__sfp+0x16>
 8007c20:	4630      	mov	r0, r6
 8007c22:	f7ff ffbd 	bl	8007ba0 <__sinit>
 8007c26:	3648      	adds	r6, #72	; 0x48
 8007c28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	d503      	bpl.n	8007c38 <__sfp+0x28>
 8007c30:	6833      	ldr	r3, [r6, #0]
 8007c32:	b30b      	cbz	r3, 8007c78 <__sfp+0x68>
 8007c34:	6836      	ldr	r6, [r6, #0]
 8007c36:	e7f7      	b.n	8007c28 <__sfp+0x18>
 8007c38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c3c:	b9d5      	cbnz	r5, 8007c74 <__sfp+0x64>
 8007c3e:	4b16      	ldr	r3, [pc, #88]	; (8007c98 <__sfp+0x88>)
 8007c40:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c44:	60e3      	str	r3, [r4, #12]
 8007c46:	6665      	str	r5, [r4, #100]	; 0x64
 8007c48:	f000 f847 	bl	8007cda <__retarget_lock_init_recursive>
 8007c4c:	f7ff ff96 	bl	8007b7c <__sfp_lock_release>
 8007c50:	2208      	movs	r2, #8
 8007c52:	4629      	mov	r1, r5
 8007c54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c5c:	6025      	str	r5, [r4, #0]
 8007c5e:	61a5      	str	r5, [r4, #24]
 8007c60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c64:	f7ff fd02 	bl	800766c <memset>
 8007c68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c70:	4620      	mov	r0, r4
 8007c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c74:	3468      	adds	r4, #104	; 0x68
 8007c76:	e7d9      	b.n	8007c2c <__sfp+0x1c>
 8007c78:	2104      	movs	r1, #4
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	f7ff ff62 	bl	8007b44 <__sfmoreglue>
 8007c80:	4604      	mov	r4, r0
 8007c82:	6030      	str	r0, [r6, #0]
 8007c84:	2800      	cmp	r0, #0
 8007c86:	d1d5      	bne.n	8007c34 <__sfp+0x24>
 8007c88:	f7ff ff78 	bl	8007b7c <__sfp_lock_release>
 8007c8c:	230c      	movs	r3, #12
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	e7ee      	b.n	8007c70 <__sfp+0x60>
 8007c92:	bf00      	nop
 8007c94:	08008d6c 	.word	0x08008d6c
 8007c98:	ffff0001 	.word	0xffff0001

08007c9c <_fwalk_reent>:
 8007c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ca0:	4606      	mov	r6, r0
 8007ca2:	4688      	mov	r8, r1
 8007ca4:	2700      	movs	r7, #0
 8007ca6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007caa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cae:	f1b9 0901 	subs.w	r9, r9, #1
 8007cb2:	d505      	bpl.n	8007cc0 <_fwalk_reent+0x24>
 8007cb4:	6824      	ldr	r4, [r4, #0]
 8007cb6:	2c00      	cmp	r4, #0
 8007cb8:	d1f7      	bne.n	8007caa <_fwalk_reent+0xe>
 8007cba:	4638      	mov	r0, r7
 8007cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cc0:	89ab      	ldrh	r3, [r5, #12]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d907      	bls.n	8007cd6 <_fwalk_reent+0x3a>
 8007cc6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	d003      	beq.n	8007cd6 <_fwalk_reent+0x3a>
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	47c0      	blx	r8
 8007cd4:	4307      	orrs	r7, r0
 8007cd6:	3568      	adds	r5, #104	; 0x68
 8007cd8:	e7e9      	b.n	8007cae <_fwalk_reent+0x12>

08007cda <__retarget_lock_init_recursive>:
 8007cda:	4770      	bx	lr

08007cdc <__retarget_lock_acquire_recursive>:
 8007cdc:	4770      	bx	lr

08007cde <__retarget_lock_release_recursive>:
 8007cde:	4770      	bx	lr

08007ce0 <__swhatbuf_r>:
 8007ce0:	b570      	push	{r4, r5, r6, lr}
 8007ce2:	460e      	mov	r6, r1
 8007ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ce8:	4614      	mov	r4, r2
 8007cea:	2900      	cmp	r1, #0
 8007cec:	461d      	mov	r5, r3
 8007cee:	b096      	sub	sp, #88	; 0x58
 8007cf0:	da07      	bge.n	8007d02 <__swhatbuf_r+0x22>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	89b3      	ldrh	r3, [r6, #12]
 8007cf8:	061a      	lsls	r2, r3, #24
 8007cfa:	d410      	bmi.n	8007d1e <__swhatbuf_r+0x3e>
 8007cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d00:	e00e      	b.n	8007d20 <__swhatbuf_r+0x40>
 8007d02:	466a      	mov	r2, sp
 8007d04:	f000 fc5a 	bl	80085bc <_fstat_r>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	dbf2      	blt.n	8007cf2 <__swhatbuf_r+0x12>
 8007d0c:	9a01      	ldr	r2, [sp, #4]
 8007d0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d16:	425a      	negs	r2, r3
 8007d18:	415a      	adcs	r2, r3
 8007d1a:	602a      	str	r2, [r5, #0]
 8007d1c:	e7ee      	b.n	8007cfc <__swhatbuf_r+0x1c>
 8007d1e:	2340      	movs	r3, #64	; 0x40
 8007d20:	2000      	movs	r0, #0
 8007d22:	6023      	str	r3, [r4, #0]
 8007d24:	b016      	add	sp, #88	; 0x58
 8007d26:	bd70      	pop	{r4, r5, r6, pc}

08007d28 <__smakebuf_r>:
 8007d28:	898b      	ldrh	r3, [r1, #12]
 8007d2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d2c:	079d      	lsls	r5, r3, #30
 8007d2e:	4606      	mov	r6, r0
 8007d30:	460c      	mov	r4, r1
 8007d32:	d507      	bpl.n	8007d44 <__smakebuf_r+0x1c>
 8007d34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	6123      	str	r3, [r4, #16]
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	6163      	str	r3, [r4, #20]
 8007d40:	b002      	add	sp, #8
 8007d42:	bd70      	pop	{r4, r5, r6, pc}
 8007d44:	466a      	mov	r2, sp
 8007d46:	ab01      	add	r3, sp, #4
 8007d48:	f7ff ffca 	bl	8007ce0 <__swhatbuf_r>
 8007d4c:	9900      	ldr	r1, [sp, #0]
 8007d4e:	4605      	mov	r5, r0
 8007d50:	4630      	mov	r0, r6
 8007d52:	f000 f875 	bl	8007e40 <_malloc_r>
 8007d56:	b948      	cbnz	r0, 8007d6c <__smakebuf_r+0x44>
 8007d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5c:	059a      	lsls	r2, r3, #22
 8007d5e:	d4ef      	bmi.n	8007d40 <__smakebuf_r+0x18>
 8007d60:	f023 0303 	bic.w	r3, r3, #3
 8007d64:	f043 0302 	orr.w	r3, r3, #2
 8007d68:	81a3      	strh	r3, [r4, #12]
 8007d6a:	e7e3      	b.n	8007d34 <__smakebuf_r+0xc>
 8007d6c:	4b0d      	ldr	r3, [pc, #52]	; (8007da4 <__smakebuf_r+0x7c>)
 8007d6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	6020      	str	r0, [r4, #0]
 8007d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d78:	81a3      	strh	r3, [r4, #12]
 8007d7a:	9b00      	ldr	r3, [sp, #0]
 8007d7c:	6120      	str	r0, [r4, #16]
 8007d7e:	6163      	str	r3, [r4, #20]
 8007d80:	9b01      	ldr	r3, [sp, #4]
 8007d82:	b15b      	cbz	r3, 8007d9c <__smakebuf_r+0x74>
 8007d84:	4630      	mov	r0, r6
 8007d86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d8a:	f000 fc29 	bl	80085e0 <_isatty_r>
 8007d8e:	b128      	cbz	r0, 8007d9c <__smakebuf_r+0x74>
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	f023 0303 	bic.w	r3, r3, #3
 8007d96:	f043 0301 	orr.w	r3, r3, #1
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	89a0      	ldrh	r0, [r4, #12]
 8007d9e:	4305      	orrs	r5, r0
 8007da0:	81a5      	strh	r5, [r4, #12]
 8007da2:	e7cd      	b.n	8007d40 <__smakebuf_r+0x18>
 8007da4:	08007b39 	.word	0x08007b39

08007da8 <_free_r>:
 8007da8:	b538      	push	{r3, r4, r5, lr}
 8007daa:	4605      	mov	r5, r0
 8007dac:	2900      	cmp	r1, #0
 8007dae:	d043      	beq.n	8007e38 <_free_r+0x90>
 8007db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007db4:	1f0c      	subs	r4, r1, #4
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	bfb8      	it	lt
 8007dba:	18e4      	addlt	r4, r4, r3
 8007dbc:	f000 fc40 	bl	8008640 <__malloc_lock>
 8007dc0:	4a1e      	ldr	r2, [pc, #120]	; (8007e3c <_free_r+0x94>)
 8007dc2:	6813      	ldr	r3, [r2, #0]
 8007dc4:	4610      	mov	r0, r2
 8007dc6:	b933      	cbnz	r3, 8007dd6 <_free_r+0x2e>
 8007dc8:	6063      	str	r3, [r4, #4]
 8007dca:	6014      	str	r4, [r2, #0]
 8007dcc:	4628      	mov	r0, r5
 8007dce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dd2:	f000 bc3b 	b.w	800864c <__malloc_unlock>
 8007dd6:	42a3      	cmp	r3, r4
 8007dd8:	d90a      	bls.n	8007df0 <_free_r+0x48>
 8007dda:	6821      	ldr	r1, [r4, #0]
 8007ddc:	1862      	adds	r2, r4, r1
 8007dde:	4293      	cmp	r3, r2
 8007de0:	bf01      	itttt	eq
 8007de2:	681a      	ldreq	r2, [r3, #0]
 8007de4:	685b      	ldreq	r3, [r3, #4]
 8007de6:	1852      	addeq	r2, r2, r1
 8007de8:	6022      	streq	r2, [r4, #0]
 8007dea:	6063      	str	r3, [r4, #4]
 8007dec:	6004      	str	r4, [r0, #0]
 8007dee:	e7ed      	b.n	8007dcc <_free_r+0x24>
 8007df0:	461a      	mov	r2, r3
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	b10b      	cbz	r3, 8007dfa <_free_r+0x52>
 8007df6:	42a3      	cmp	r3, r4
 8007df8:	d9fa      	bls.n	8007df0 <_free_r+0x48>
 8007dfa:	6811      	ldr	r1, [r2, #0]
 8007dfc:	1850      	adds	r0, r2, r1
 8007dfe:	42a0      	cmp	r0, r4
 8007e00:	d10b      	bne.n	8007e1a <_free_r+0x72>
 8007e02:	6820      	ldr	r0, [r4, #0]
 8007e04:	4401      	add	r1, r0
 8007e06:	1850      	adds	r0, r2, r1
 8007e08:	4283      	cmp	r3, r0
 8007e0a:	6011      	str	r1, [r2, #0]
 8007e0c:	d1de      	bne.n	8007dcc <_free_r+0x24>
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	4401      	add	r1, r0
 8007e14:	6011      	str	r1, [r2, #0]
 8007e16:	6053      	str	r3, [r2, #4]
 8007e18:	e7d8      	b.n	8007dcc <_free_r+0x24>
 8007e1a:	d902      	bls.n	8007e22 <_free_r+0x7a>
 8007e1c:	230c      	movs	r3, #12
 8007e1e:	602b      	str	r3, [r5, #0]
 8007e20:	e7d4      	b.n	8007dcc <_free_r+0x24>
 8007e22:	6820      	ldr	r0, [r4, #0]
 8007e24:	1821      	adds	r1, r4, r0
 8007e26:	428b      	cmp	r3, r1
 8007e28:	bf01      	itttt	eq
 8007e2a:	6819      	ldreq	r1, [r3, #0]
 8007e2c:	685b      	ldreq	r3, [r3, #4]
 8007e2e:	1809      	addeq	r1, r1, r0
 8007e30:	6021      	streq	r1, [r4, #0]
 8007e32:	6063      	str	r3, [r4, #4]
 8007e34:	6054      	str	r4, [r2, #4]
 8007e36:	e7c9      	b.n	8007dcc <_free_r+0x24>
 8007e38:	bd38      	pop	{r3, r4, r5, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200001a8 	.word	0x200001a8

08007e40 <_malloc_r>:
 8007e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e42:	1ccd      	adds	r5, r1, #3
 8007e44:	f025 0503 	bic.w	r5, r5, #3
 8007e48:	3508      	adds	r5, #8
 8007e4a:	2d0c      	cmp	r5, #12
 8007e4c:	bf38      	it	cc
 8007e4e:	250c      	movcc	r5, #12
 8007e50:	2d00      	cmp	r5, #0
 8007e52:	4606      	mov	r6, r0
 8007e54:	db01      	blt.n	8007e5a <_malloc_r+0x1a>
 8007e56:	42a9      	cmp	r1, r5
 8007e58:	d903      	bls.n	8007e62 <_malloc_r+0x22>
 8007e5a:	230c      	movs	r3, #12
 8007e5c:	6033      	str	r3, [r6, #0]
 8007e5e:	2000      	movs	r0, #0
 8007e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e62:	f000 fbed 	bl	8008640 <__malloc_lock>
 8007e66:	4921      	ldr	r1, [pc, #132]	; (8007eec <_malloc_r+0xac>)
 8007e68:	680a      	ldr	r2, [r1, #0]
 8007e6a:	4614      	mov	r4, r2
 8007e6c:	b99c      	cbnz	r4, 8007e96 <_malloc_r+0x56>
 8007e6e:	4f20      	ldr	r7, [pc, #128]	; (8007ef0 <_malloc_r+0xb0>)
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	b923      	cbnz	r3, 8007e7e <_malloc_r+0x3e>
 8007e74:	4621      	mov	r1, r4
 8007e76:	4630      	mov	r0, r6
 8007e78:	f000 fb2a 	bl	80084d0 <_sbrk_r>
 8007e7c:	6038      	str	r0, [r7, #0]
 8007e7e:	4629      	mov	r1, r5
 8007e80:	4630      	mov	r0, r6
 8007e82:	f000 fb25 	bl	80084d0 <_sbrk_r>
 8007e86:	1c43      	adds	r3, r0, #1
 8007e88:	d123      	bne.n	8007ed2 <_malloc_r+0x92>
 8007e8a:	230c      	movs	r3, #12
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	6033      	str	r3, [r6, #0]
 8007e90:	f000 fbdc 	bl	800864c <__malloc_unlock>
 8007e94:	e7e3      	b.n	8007e5e <_malloc_r+0x1e>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	1b5b      	subs	r3, r3, r5
 8007e9a:	d417      	bmi.n	8007ecc <_malloc_r+0x8c>
 8007e9c:	2b0b      	cmp	r3, #11
 8007e9e:	d903      	bls.n	8007ea8 <_malloc_r+0x68>
 8007ea0:	6023      	str	r3, [r4, #0]
 8007ea2:	441c      	add	r4, r3
 8007ea4:	6025      	str	r5, [r4, #0]
 8007ea6:	e004      	b.n	8007eb2 <_malloc_r+0x72>
 8007ea8:	6863      	ldr	r3, [r4, #4]
 8007eaa:	42a2      	cmp	r2, r4
 8007eac:	bf0c      	ite	eq
 8007eae:	600b      	streq	r3, [r1, #0]
 8007eb0:	6053      	strne	r3, [r2, #4]
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f000 fbca 	bl	800864c <__malloc_unlock>
 8007eb8:	f104 000b 	add.w	r0, r4, #11
 8007ebc:	1d23      	adds	r3, r4, #4
 8007ebe:	f020 0007 	bic.w	r0, r0, #7
 8007ec2:	1ac2      	subs	r2, r0, r3
 8007ec4:	d0cc      	beq.n	8007e60 <_malloc_r+0x20>
 8007ec6:	1a1b      	subs	r3, r3, r0
 8007ec8:	50a3      	str	r3, [r4, r2]
 8007eca:	e7c9      	b.n	8007e60 <_malloc_r+0x20>
 8007ecc:	4622      	mov	r2, r4
 8007ece:	6864      	ldr	r4, [r4, #4]
 8007ed0:	e7cc      	b.n	8007e6c <_malloc_r+0x2c>
 8007ed2:	1cc4      	adds	r4, r0, #3
 8007ed4:	f024 0403 	bic.w	r4, r4, #3
 8007ed8:	42a0      	cmp	r0, r4
 8007eda:	d0e3      	beq.n	8007ea4 <_malloc_r+0x64>
 8007edc:	1a21      	subs	r1, r4, r0
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f000 faf6 	bl	80084d0 <_sbrk_r>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	d1dd      	bne.n	8007ea4 <_malloc_r+0x64>
 8007ee8:	e7cf      	b.n	8007e8a <_malloc_r+0x4a>
 8007eea:	bf00      	nop
 8007eec:	200001a8 	.word	0x200001a8
 8007ef0:	200001ac 	.word	0x200001ac

08007ef4 <__sfputc_r>:
 8007ef4:	6893      	ldr	r3, [r2, #8]
 8007ef6:	b410      	push	{r4}
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	6093      	str	r3, [r2, #8]
 8007efe:	da07      	bge.n	8007f10 <__sfputc_r+0x1c>
 8007f00:	6994      	ldr	r4, [r2, #24]
 8007f02:	42a3      	cmp	r3, r4
 8007f04:	db01      	blt.n	8007f0a <__sfputc_r+0x16>
 8007f06:	290a      	cmp	r1, #10
 8007f08:	d102      	bne.n	8007f10 <__sfputc_r+0x1c>
 8007f0a:	bc10      	pop	{r4}
 8007f0c:	f7ff bc6e 	b.w	80077ec <__swbuf_r>
 8007f10:	6813      	ldr	r3, [r2, #0]
 8007f12:	1c58      	adds	r0, r3, #1
 8007f14:	6010      	str	r0, [r2, #0]
 8007f16:	7019      	strb	r1, [r3, #0]
 8007f18:	4608      	mov	r0, r1
 8007f1a:	bc10      	pop	{r4}
 8007f1c:	4770      	bx	lr

08007f1e <__sfputs_r>:
 8007f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f20:	4606      	mov	r6, r0
 8007f22:	460f      	mov	r7, r1
 8007f24:	4614      	mov	r4, r2
 8007f26:	18d5      	adds	r5, r2, r3
 8007f28:	42ac      	cmp	r4, r5
 8007f2a:	d101      	bne.n	8007f30 <__sfputs_r+0x12>
 8007f2c:	2000      	movs	r0, #0
 8007f2e:	e007      	b.n	8007f40 <__sfputs_r+0x22>
 8007f30:	463a      	mov	r2, r7
 8007f32:	4630      	mov	r0, r6
 8007f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f38:	f7ff ffdc 	bl	8007ef4 <__sfputc_r>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d1f3      	bne.n	8007f28 <__sfputs_r+0xa>
 8007f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007f44 <_vfiprintf_r>:
 8007f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f48:	460d      	mov	r5, r1
 8007f4a:	4614      	mov	r4, r2
 8007f4c:	4698      	mov	r8, r3
 8007f4e:	4606      	mov	r6, r0
 8007f50:	b09d      	sub	sp, #116	; 0x74
 8007f52:	b118      	cbz	r0, 8007f5c <_vfiprintf_r+0x18>
 8007f54:	6983      	ldr	r3, [r0, #24]
 8007f56:	b90b      	cbnz	r3, 8007f5c <_vfiprintf_r+0x18>
 8007f58:	f7ff fe22 	bl	8007ba0 <__sinit>
 8007f5c:	4b89      	ldr	r3, [pc, #548]	; (8008184 <_vfiprintf_r+0x240>)
 8007f5e:	429d      	cmp	r5, r3
 8007f60:	d11b      	bne.n	8007f9a <_vfiprintf_r+0x56>
 8007f62:	6875      	ldr	r5, [r6, #4]
 8007f64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f66:	07d9      	lsls	r1, r3, #31
 8007f68:	d405      	bmi.n	8007f76 <_vfiprintf_r+0x32>
 8007f6a:	89ab      	ldrh	r3, [r5, #12]
 8007f6c:	059a      	lsls	r2, r3, #22
 8007f6e:	d402      	bmi.n	8007f76 <_vfiprintf_r+0x32>
 8007f70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f72:	f7ff feb3 	bl	8007cdc <__retarget_lock_acquire_recursive>
 8007f76:	89ab      	ldrh	r3, [r5, #12]
 8007f78:	071b      	lsls	r3, r3, #28
 8007f7a:	d501      	bpl.n	8007f80 <_vfiprintf_r+0x3c>
 8007f7c:	692b      	ldr	r3, [r5, #16]
 8007f7e:	b9eb      	cbnz	r3, 8007fbc <_vfiprintf_r+0x78>
 8007f80:	4629      	mov	r1, r5
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7ff fc84 	bl	8007890 <__swsetup_r>
 8007f88:	b1c0      	cbz	r0, 8007fbc <_vfiprintf_r+0x78>
 8007f8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f8c:	07dc      	lsls	r4, r3, #31
 8007f8e:	d50e      	bpl.n	8007fae <_vfiprintf_r+0x6a>
 8007f90:	f04f 30ff 	mov.w	r0, #4294967295
 8007f94:	b01d      	add	sp, #116	; 0x74
 8007f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9a:	4b7b      	ldr	r3, [pc, #492]	; (8008188 <_vfiprintf_r+0x244>)
 8007f9c:	429d      	cmp	r5, r3
 8007f9e:	d101      	bne.n	8007fa4 <_vfiprintf_r+0x60>
 8007fa0:	68b5      	ldr	r5, [r6, #8]
 8007fa2:	e7df      	b.n	8007f64 <_vfiprintf_r+0x20>
 8007fa4:	4b79      	ldr	r3, [pc, #484]	; (800818c <_vfiprintf_r+0x248>)
 8007fa6:	429d      	cmp	r5, r3
 8007fa8:	bf08      	it	eq
 8007faa:	68f5      	ldreq	r5, [r6, #12]
 8007fac:	e7da      	b.n	8007f64 <_vfiprintf_r+0x20>
 8007fae:	89ab      	ldrh	r3, [r5, #12]
 8007fb0:	0598      	lsls	r0, r3, #22
 8007fb2:	d4ed      	bmi.n	8007f90 <_vfiprintf_r+0x4c>
 8007fb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fb6:	f7ff fe92 	bl	8007cde <__retarget_lock_release_recursive>
 8007fba:	e7e9      	b.n	8007f90 <_vfiprintf_r+0x4c>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc0:	2320      	movs	r3, #32
 8007fc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fc6:	2330      	movs	r3, #48	; 0x30
 8007fc8:	f04f 0901 	mov.w	r9, #1
 8007fcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fd0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008190 <_vfiprintf_r+0x24c>
 8007fd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fd8:	4623      	mov	r3, r4
 8007fda:	469a      	mov	sl, r3
 8007fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fe0:	b10a      	cbz	r2, 8007fe6 <_vfiprintf_r+0xa2>
 8007fe2:	2a25      	cmp	r2, #37	; 0x25
 8007fe4:	d1f9      	bne.n	8007fda <_vfiprintf_r+0x96>
 8007fe6:	ebba 0b04 	subs.w	fp, sl, r4
 8007fea:	d00b      	beq.n	8008004 <_vfiprintf_r+0xc0>
 8007fec:	465b      	mov	r3, fp
 8007fee:	4622      	mov	r2, r4
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	f7ff ff93 	bl	8007f1e <__sfputs_r>
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	f000 80aa 	beq.w	8008152 <_vfiprintf_r+0x20e>
 8007ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008000:	445a      	add	r2, fp
 8008002:	9209      	str	r2, [sp, #36]	; 0x24
 8008004:	f89a 3000 	ldrb.w	r3, [sl]
 8008008:	2b00      	cmp	r3, #0
 800800a:	f000 80a2 	beq.w	8008152 <_vfiprintf_r+0x20e>
 800800e:	2300      	movs	r3, #0
 8008010:	f04f 32ff 	mov.w	r2, #4294967295
 8008014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008018:	f10a 0a01 	add.w	sl, sl, #1
 800801c:	9304      	str	r3, [sp, #16]
 800801e:	9307      	str	r3, [sp, #28]
 8008020:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008024:	931a      	str	r3, [sp, #104]	; 0x68
 8008026:	4654      	mov	r4, sl
 8008028:	2205      	movs	r2, #5
 800802a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800802e:	4858      	ldr	r0, [pc, #352]	; (8008190 <_vfiprintf_r+0x24c>)
 8008030:	f000 faf8 	bl	8008624 <memchr>
 8008034:	9a04      	ldr	r2, [sp, #16]
 8008036:	b9d8      	cbnz	r0, 8008070 <_vfiprintf_r+0x12c>
 8008038:	06d1      	lsls	r1, r2, #27
 800803a:	bf44      	itt	mi
 800803c:	2320      	movmi	r3, #32
 800803e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008042:	0713      	lsls	r3, r2, #28
 8008044:	bf44      	itt	mi
 8008046:	232b      	movmi	r3, #43	; 0x2b
 8008048:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800804c:	f89a 3000 	ldrb.w	r3, [sl]
 8008050:	2b2a      	cmp	r3, #42	; 0x2a
 8008052:	d015      	beq.n	8008080 <_vfiprintf_r+0x13c>
 8008054:	4654      	mov	r4, sl
 8008056:	2000      	movs	r0, #0
 8008058:	f04f 0c0a 	mov.w	ip, #10
 800805c:	9a07      	ldr	r2, [sp, #28]
 800805e:	4621      	mov	r1, r4
 8008060:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008064:	3b30      	subs	r3, #48	; 0x30
 8008066:	2b09      	cmp	r3, #9
 8008068:	d94e      	bls.n	8008108 <_vfiprintf_r+0x1c4>
 800806a:	b1b0      	cbz	r0, 800809a <_vfiprintf_r+0x156>
 800806c:	9207      	str	r2, [sp, #28]
 800806e:	e014      	b.n	800809a <_vfiprintf_r+0x156>
 8008070:	eba0 0308 	sub.w	r3, r0, r8
 8008074:	fa09 f303 	lsl.w	r3, r9, r3
 8008078:	4313      	orrs	r3, r2
 800807a:	46a2      	mov	sl, r4
 800807c:	9304      	str	r3, [sp, #16]
 800807e:	e7d2      	b.n	8008026 <_vfiprintf_r+0xe2>
 8008080:	9b03      	ldr	r3, [sp, #12]
 8008082:	1d19      	adds	r1, r3, #4
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	9103      	str	r1, [sp, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	bfbb      	ittet	lt
 800808c:	425b      	neglt	r3, r3
 800808e:	f042 0202 	orrlt.w	r2, r2, #2
 8008092:	9307      	strge	r3, [sp, #28]
 8008094:	9307      	strlt	r3, [sp, #28]
 8008096:	bfb8      	it	lt
 8008098:	9204      	strlt	r2, [sp, #16]
 800809a:	7823      	ldrb	r3, [r4, #0]
 800809c:	2b2e      	cmp	r3, #46	; 0x2e
 800809e:	d10c      	bne.n	80080ba <_vfiprintf_r+0x176>
 80080a0:	7863      	ldrb	r3, [r4, #1]
 80080a2:	2b2a      	cmp	r3, #42	; 0x2a
 80080a4:	d135      	bne.n	8008112 <_vfiprintf_r+0x1ce>
 80080a6:	9b03      	ldr	r3, [sp, #12]
 80080a8:	3402      	adds	r4, #2
 80080aa:	1d1a      	adds	r2, r3, #4
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	9203      	str	r2, [sp, #12]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	bfb8      	it	lt
 80080b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80080b8:	9305      	str	r3, [sp, #20]
 80080ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80081a0 <_vfiprintf_r+0x25c>
 80080be:	2203      	movs	r2, #3
 80080c0:	4650      	mov	r0, sl
 80080c2:	7821      	ldrb	r1, [r4, #0]
 80080c4:	f000 faae 	bl	8008624 <memchr>
 80080c8:	b140      	cbz	r0, 80080dc <_vfiprintf_r+0x198>
 80080ca:	2340      	movs	r3, #64	; 0x40
 80080cc:	eba0 000a 	sub.w	r0, r0, sl
 80080d0:	fa03 f000 	lsl.w	r0, r3, r0
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	3401      	adds	r4, #1
 80080d8:	4303      	orrs	r3, r0
 80080da:	9304      	str	r3, [sp, #16]
 80080dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080e0:	2206      	movs	r2, #6
 80080e2:	482c      	ldr	r0, [pc, #176]	; (8008194 <_vfiprintf_r+0x250>)
 80080e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080e8:	f000 fa9c 	bl	8008624 <memchr>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	d03f      	beq.n	8008170 <_vfiprintf_r+0x22c>
 80080f0:	4b29      	ldr	r3, [pc, #164]	; (8008198 <_vfiprintf_r+0x254>)
 80080f2:	bb1b      	cbnz	r3, 800813c <_vfiprintf_r+0x1f8>
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	3307      	adds	r3, #7
 80080f8:	f023 0307 	bic.w	r3, r3, #7
 80080fc:	3308      	adds	r3, #8
 80080fe:	9303      	str	r3, [sp, #12]
 8008100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008102:	443b      	add	r3, r7
 8008104:	9309      	str	r3, [sp, #36]	; 0x24
 8008106:	e767      	b.n	8007fd8 <_vfiprintf_r+0x94>
 8008108:	460c      	mov	r4, r1
 800810a:	2001      	movs	r0, #1
 800810c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008110:	e7a5      	b.n	800805e <_vfiprintf_r+0x11a>
 8008112:	2300      	movs	r3, #0
 8008114:	f04f 0c0a 	mov.w	ip, #10
 8008118:	4619      	mov	r1, r3
 800811a:	3401      	adds	r4, #1
 800811c:	9305      	str	r3, [sp, #20]
 800811e:	4620      	mov	r0, r4
 8008120:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008124:	3a30      	subs	r2, #48	; 0x30
 8008126:	2a09      	cmp	r2, #9
 8008128:	d903      	bls.n	8008132 <_vfiprintf_r+0x1ee>
 800812a:	2b00      	cmp	r3, #0
 800812c:	d0c5      	beq.n	80080ba <_vfiprintf_r+0x176>
 800812e:	9105      	str	r1, [sp, #20]
 8008130:	e7c3      	b.n	80080ba <_vfiprintf_r+0x176>
 8008132:	4604      	mov	r4, r0
 8008134:	2301      	movs	r3, #1
 8008136:	fb0c 2101 	mla	r1, ip, r1, r2
 800813a:	e7f0      	b.n	800811e <_vfiprintf_r+0x1da>
 800813c:	ab03      	add	r3, sp, #12
 800813e:	9300      	str	r3, [sp, #0]
 8008140:	462a      	mov	r2, r5
 8008142:	4630      	mov	r0, r6
 8008144:	4b15      	ldr	r3, [pc, #84]	; (800819c <_vfiprintf_r+0x258>)
 8008146:	a904      	add	r1, sp, #16
 8008148:	f3af 8000 	nop.w
 800814c:	4607      	mov	r7, r0
 800814e:	1c78      	adds	r0, r7, #1
 8008150:	d1d6      	bne.n	8008100 <_vfiprintf_r+0x1bc>
 8008152:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008154:	07d9      	lsls	r1, r3, #31
 8008156:	d405      	bmi.n	8008164 <_vfiprintf_r+0x220>
 8008158:	89ab      	ldrh	r3, [r5, #12]
 800815a:	059a      	lsls	r2, r3, #22
 800815c:	d402      	bmi.n	8008164 <_vfiprintf_r+0x220>
 800815e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008160:	f7ff fdbd 	bl	8007cde <__retarget_lock_release_recursive>
 8008164:	89ab      	ldrh	r3, [r5, #12]
 8008166:	065b      	lsls	r3, r3, #25
 8008168:	f53f af12 	bmi.w	8007f90 <_vfiprintf_r+0x4c>
 800816c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800816e:	e711      	b.n	8007f94 <_vfiprintf_r+0x50>
 8008170:	ab03      	add	r3, sp, #12
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	462a      	mov	r2, r5
 8008176:	4630      	mov	r0, r6
 8008178:	4b08      	ldr	r3, [pc, #32]	; (800819c <_vfiprintf_r+0x258>)
 800817a:	a904      	add	r1, sp, #16
 800817c:	f000 f882 	bl	8008284 <_printf_i>
 8008180:	e7e4      	b.n	800814c <_vfiprintf_r+0x208>
 8008182:	bf00      	nop
 8008184:	08008d90 	.word	0x08008d90
 8008188:	08008db0 	.word	0x08008db0
 800818c:	08008d70 	.word	0x08008d70
 8008190:	08008dd0 	.word	0x08008dd0
 8008194:	08008dda 	.word	0x08008dda
 8008198:	00000000 	.word	0x00000000
 800819c:	08007f1f 	.word	0x08007f1f
 80081a0:	08008dd6 	.word	0x08008dd6

080081a4 <_printf_common>:
 80081a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081a8:	4616      	mov	r6, r2
 80081aa:	4699      	mov	r9, r3
 80081ac:	688a      	ldr	r2, [r1, #8]
 80081ae:	690b      	ldr	r3, [r1, #16]
 80081b0:	4607      	mov	r7, r0
 80081b2:	4293      	cmp	r3, r2
 80081b4:	bfb8      	it	lt
 80081b6:	4613      	movlt	r3, r2
 80081b8:	6033      	str	r3, [r6, #0]
 80081ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80081be:	460c      	mov	r4, r1
 80081c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80081c4:	b10a      	cbz	r2, 80081ca <_printf_common+0x26>
 80081c6:	3301      	adds	r3, #1
 80081c8:	6033      	str	r3, [r6, #0]
 80081ca:	6823      	ldr	r3, [r4, #0]
 80081cc:	0699      	lsls	r1, r3, #26
 80081ce:	bf42      	ittt	mi
 80081d0:	6833      	ldrmi	r3, [r6, #0]
 80081d2:	3302      	addmi	r3, #2
 80081d4:	6033      	strmi	r3, [r6, #0]
 80081d6:	6825      	ldr	r5, [r4, #0]
 80081d8:	f015 0506 	ands.w	r5, r5, #6
 80081dc:	d106      	bne.n	80081ec <_printf_common+0x48>
 80081de:	f104 0a19 	add.w	sl, r4, #25
 80081e2:	68e3      	ldr	r3, [r4, #12]
 80081e4:	6832      	ldr	r2, [r6, #0]
 80081e6:	1a9b      	subs	r3, r3, r2
 80081e8:	42ab      	cmp	r3, r5
 80081ea:	dc28      	bgt.n	800823e <_printf_common+0x9a>
 80081ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80081f0:	1e13      	subs	r3, r2, #0
 80081f2:	6822      	ldr	r2, [r4, #0]
 80081f4:	bf18      	it	ne
 80081f6:	2301      	movne	r3, #1
 80081f8:	0692      	lsls	r2, r2, #26
 80081fa:	d42d      	bmi.n	8008258 <_printf_common+0xb4>
 80081fc:	4649      	mov	r1, r9
 80081fe:	4638      	mov	r0, r7
 8008200:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008204:	47c0      	blx	r8
 8008206:	3001      	adds	r0, #1
 8008208:	d020      	beq.n	800824c <_printf_common+0xa8>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	68e5      	ldr	r5, [r4, #12]
 800820e:	f003 0306 	and.w	r3, r3, #6
 8008212:	2b04      	cmp	r3, #4
 8008214:	bf18      	it	ne
 8008216:	2500      	movne	r5, #0
 8008218:	6832      	ldr	r2, [r6, #0]
 800821a:	f04f 0600 	mov.w	r6, #0
 800821e:	68a3      	ldr	r3, [r4, #8]
 8008220:	bf08      	it	eq
 8008222:	1aad      	subeq	r5, r5, r2
 8008224:	6922      	ldr	r2, [r4, #16]
 8008226:	bf08      	it	eq
 8008228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800822c:	4293      	cmp	r3, r2
 800822e:	bfc4      	itt	gt
 8008230:	1a9b      	subgt	r3, r3, r2
 8008232:	18ed      	addgt	r5, r5, r3
 8008234:	341a      	adds	r4, #26
 8008236:	42b5      	cmp	r5, r6
 8008238:	d11a      	bne.n	8008270 <_printf_common+0xcc>
 800823a:	2000      	movs	r0, #0
 800823c:	e008      	b.n	8008250 <_printf_common+0xac>
 800823e:	2301      	movs	r3, #1
 8008240:	4652      	mov	r2, sl
 8008242:	4649      	mov	r1, r9
 8008244:	4638      	mov	r0, r7
 8008246:	47c0      	blx	r8
 8008248:	3001      	adds	r0, #1
 800824a:	d103      	bne.n	8008254 <_printf_common+0xb0>
 800824c:	f04f 30ff 	mov.w	r0, #4294967295
 8008250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008254:	3501      	adds	r5, #1
 8008256:	e7c4      	b.n	80081e2 <_printf_common+0x3e>
 8008258:	2030      	movs	r0, #48	; 0x30
 800825a:	18e1      	adds	r1, r4, r3
 800825c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008260:	1c5a      	adds	r2, r3, #1
 8008262:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008266:	4422      	add	r2, r4
 8008268:	3302      	adds	r3, #2
 800826a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800826e:	e7c5      	b.n	80081fc <_printf_common+0x58>
 8008270:	2301      	movs	r3, #1
 8008272:	4622      	mov	r2, r4
 8008274:	4649      	mov	r1, r9
 8008276:	4638      	mov	r0, r7
 8008278:	47c0      	blx	r8
 800827a:	3001      	adds	r0, #1
 800827c:	d0e6      	beq.n	800824c <_printf_common+0xa8>
 800827e:	3601      	adds	r6, #1
 8008280:	e7d9      	b.n	8008236 <_printf_common+0x92>
	...

08008284 <_printf_i>:
 8008284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	460c      	mov	r4, r1
 800828a:	7e27      	ldrb	r7, [r4, #24]
 800828c:	4691      	mov	r9, r2
 800828e:	2f78      	cmp	r7, #120	; 0x78
 8008290:	4680      	mov	r8, r0
 8008292:	469a      	mov	sl, r3
 8008294:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008296:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800829a:	d807      	bhi.n	80082ac <_printf_i+0x28>
 800829c:	2f62      	cmp	r7, #98	; 0x62
 800829e:	d80a      	bhi.n	80082b6 <_printf_i+0x32>
 80082a0:	2f00      	cmp	r7, #0
 80082a2:	f000 80d9 	beq.w	8008458 <_printf_i+0x1d4>
 80082a6:	2f58      	cmp	r7, #88	; 0x58
 80082a8:	f000 80a4 	beq.w	80083f4 <_printf_i+0x170>
 80082ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80082b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80082b4:	e03a      	b.n	800832c <_printf_i+0xa8>
 80082b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80082ba:	2b15      	cmp	r3, #21
 80082bc:	d8f6      	bhi.n	80082ac <_printf_i+0x28>
 80082be:	a001      	add	r0, pc, #4	; (adr r0, 80082c4 <_printf_i+0x40>)
 80082c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80082c4:	0800831d 	.word	0x0800831d
 80082c8:	08008331 	.word	0x08008331
 80082cc:	080082ad 	.word	0x080082ad
 80082d0:	080082ad 	.word	0x080082ad
 80082d4:	080082ad 	.word	0x080082ad
 80082d8:	080082ad 	.word	0x080082ad
 80082dc:	08008331 	.word	0x08008331
 80082e0:	080082ad 	.word	0x080082ad
 80082e4:	080082ad 	.word	0x080082ad
 80082e8:	080082ad 	.word	0x080082ad
 80082ec:	080082ad 	.word	0x080082ad
 80082f0:	0800843f 	.word	0x0800843f
 80082f4:	08008361 	.word	0x08008361
 80082f8:	08008421 	.word	0x08008421
 80082fc:	080082ad 	.word	0x080082ad
 8008300:	080082ad 	.word	0x080082ad
 8008304:	08008461 	.word	0x08008461
 8008308:	080082ad 	.word	0x080082ad
 800830c:	08008361 	.word	0x08008361
 8008310:	080082ad 	.word	0x080082ad
 8008314:	080082ad 	.word	0x080082ad
 8008318:	08008429 	.word	0x08008429
 800831c:	680b      	ldr	r3, [r1, #0]
 800831e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008322:	1d1a      	adds	r2, r3, #4
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	600a      	str	r2, [r1, #0]
 8008328:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800832c:	2301      	movs	r3, #1
 800832e:	e0a4      	b.n	800847a <_printf_i+0x1f6>
 8008330:	6825      	ldr	r5, [r4, #0]
 8008332:	6808      	ldr	r0, [r1, #0]
 8008334:	062e      	lsls	r6, r5, #24
 8008336:	f100 0304 	add.w	r3, r0, #4
 800833a:	d50a      	bpl.n	8008352 <_printf_i+0xce>
 800833c:	6805      	ldr	r5, [r0, #0]
 800833e:	600b      	str	r3, [r1, #0]
 8008340:	2d00      	cmp	r5, #0
 8008342:	da03      	bge.n	800834c <_printf_i+0xc8>
 8008344:	232d      	movs	r3, #45	; 0x2d
 8008346:	426d      	negs	r5, r5
 8008348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800834c:	230a      	movs	r3, #10
 800834e:	485e      	ldr	r0, [pc, #376]	; (80084c8 <_printf_i+0x244>)
 8008350:	e019      	b.n	8008386 <_printf_i+0x102>
 8008352:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008356:	6805      	ldr	r5, [r0, #0]
 8008358:	600b      	str	r3, [r1, #0]
 800835a:	bf18      	it	ne
 800835c:	b22d      	sxthne	r5, r5
 800835e:	e7ef      	b.n	8008340 <_printf_i+0xbc>
 8008360:	680b      	ldr	r3, [r1, #0]
 8008362:	6825      	ldr	r5, [r4, #0]
 8008364:	1d18      	adds	r0, r3, #4
 8008366:	6008      	str	r0, [r1, #0]
 8008368:	0628      	lsls	r0, r5, #24
 800836a:	d501      	bpl.n	8008370 <_printf_i+0xec>
 800836c:	681d      	ldr	r5, [r3, #0]
 800836e:	e002      	b.n	8008376 <_printf_i+0xf2>
 8008370:	0669      	lsls	r1, r5, #25
 8008372:	d5fb      	bpl.n	800836c <_printf_i+0xe8>
 8008374:	881d      	ldrh	r5, [r3, #0]
 8008376:	2f6f      	cmp	r7, #111	; 0x6f
 8008378:	bf0c      	ite	eq
 800837a:	2308      	moveq	r3, #8
 800837c:	230a      	movne	r3, #10
 800837e:	4852      	ldr	r0, [pc, #328]	; (80084c8 <_printf_i+0x244>)
 8008380:	2100      	movs	r1, #0
 8008382:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008386:	6866      	ldr	r6, [r4, #4]
 8008388:	2e00      	cmp	r6, #0
 800838a:	bfa8      	it	ge
 800838c:	6821      	ldrge	r1, [r4, #0]
 800838e:	60a6      	str	r6, [r4, #8]
 8008390:	bfa4      	itt	ge
 8008392:	f021 0104 	bicge.w	r1, r1, #4
 8008396:	6021      	strge	r1, [r4, #0]
 8008398:	b90d      	cbnz	r5, 800839e <_printf_i+0x11a>
 800839a:	2e00      	cmp	r6, #0
 800839c:	d04d      	beq.n	800843a <_printf_i+0x1b6>
 800839e:	4616      	mov	r6, r2
 80083a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80083a4:	fb03 5711 	mls	r7, r3, r1, r5
 80083a8:	5dc7      	ldrb	r7, [r0, r7]
 80083aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083ae:	462f      	mov	r7, r5
 80083b0:	42bb      	cmp	r3, r7
 80083b2:	460d      	mov	r5, r1
 80083b4:	d9f4      	bls.n	80083a0 <_printf_i+0x11c>
 80083b6:	2b08      	cmp	r3, #8
 80083b8:	d10b      	bne.n	80083d2 <_printf_i+0x14e>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	07df      	lsls	r7, r3, #31
 80083be:	d508      	bpl.n	80083d2 <_printf_i+0x14e>
 80083c0:	6923      	ldr	r3, [r4, #16]
 80083c2:	6861      	ldr	r1, [r4, #4]
 80083c4:	4299      	cmp	r1, r3
 80083c6:	bfde      	ittt	le
 80083c8:	2330      	movle	r3, #48	; 0x30
 80083ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80083d2:	1b92      	subs	r2, r2, r6
 80083d4:	6122      	str	r2, [r4, #16]
 80083d6:	464b      	mov	r3, r9
 80083d8:	4621      	mov	r1, r4
 80083da:	4640      	mov	r0, r8
 80083dc:	f8cd a000 	str.w	sl, [sp]
 80083e0:	aa03      	add	r2, sp, #12
 80083e2:	f7ff fedf 	bl	80081a4 <_printf_common>
 80083e6:	3001      	adds	r0, #1
 80083e8:	d14c      	bne.n	8008484 <_printf_i+0x200>
 80083ea:	f04f 30ff 	mov.w	r0, #4294967295
 80083ee:	b004      	add	sp, #16
 80083f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083f4:	4834      	ldr	r0, [pc, #208]	; (80084c8 <_printf_i+0x244>)
 80083f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80083fa:	680e      	ldr	r6, [r1, #0]
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8008402:	061f      	lsls	r7, r3, #24
 8008404:	600e      	str	r6, [r1, #0]
 8008406:	d514      	bpl.n	8008432 <_printf_i+0x1ae>
 8008408:	07d9      	lsls	r1, r3, #31
 800840a:	bf44      	itt	mi
 800840c:	f043 0320 	orrmi.w	r3, r3, #32
 8008410:	6023      	strmi	r3, [r4, #0]
 8008412:	b91d      	cbnz	r5, 800841c <_printf_i+0x198>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	f023 0320 	bic.w	r3, r3, #32
 800841a:	6023      	str	r3, [r4, #0]
 800841c:	2310      	movs	r3, #16
 800841e:	e7af      	b.n	8008380 <_printf_i+0xfc>
 8008420:	6823      	ldr	r3, [r4, #0]
 8008422:	f043 0320 	orr.w	r3, r3, #32
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	2378      	movs	r3, #120	; 0x78
 800842a:	4828      	ldr	r0, [pc, #160]	; (80084cc <_printf_i+0x248>)
 800842c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008430:	e7e3      	b.n	80083fa <_printf_i+0x176>
 8008432:	065e      	lsls	r6, r3, #25
 8008434:	bf48      	it	mi
 8008436:	b2ad      	uxthmi	r5, r5
 8008438:	e7e6      	b.n	8008408 <_printf_i+0x184>
 800843a:	4616      	mov	r6, r2
 800843c:	e7bb      	b.n	80083b6 <_printf_i+0x132>
 800843e:	680b      	ldr	r3, [r1, #0]
 8008440:	6826      	ldr	r6, [r4, #0]
 8008442:	1d1d      	adds	r5, r3, #4
 8008444:	6960      	ldr	r0, [r4, #20]
 8008446:	600d      	str	r5, [r1, #0]
 8008448:	0635      	lsls	r5, r6, #24
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	d501      	bpl.n	8008452 <_printf_i+0x1ce>
 800844e:	6018      	str	r0, [r3, #0]
 8008450:	e002      	b.n	8008458 <_printf_i+0x1d4>
 8008452:	0671      	lsls	r1, r6, #25
 8008454:	d5fb      	bpl.n	800844e <_printf_i+0x1ca>
 8008456:	8018      	strh	r0, [r3, #0]
 8008458:	2300      	movs	r3, #0
 800845a:	4616      	mov	r6, r2
 800845c:	6123      	str	r3, [r4, #16]
 800845e:	e7ba      	b.n	80083d6 <_printf_i+0x152>
 8008460:	680b      	ldr	r3, [r1, #0]
 8008462:	1d1a      	adds	r2, r3, #4
 8008464:	600a      	str	r2, [r1, #0]
 8008466:	681e      	ldr	r6, [r3, #0]
 8008468:	2100      	movs	r1, #0
 800846a:	4630      	mov	r0, r6
 800846c:	6862      	ldr	r2, [r4, #4]
 800846e:	f000 f8d9 	bl	8008624 <memchr>
 8008472:	b108      	cbz	r0, 8008478 <_printf_i+0x1f4>
 8008474:	1b80      	subs	r0, r0, r6
 8008476:	6060      	str	r0, [r4, #4]
 8008478:	6863      	ldr	r3, [r4, #4]
 800847a:	6123      	str	r3, [r4, #16]
 800847c:	2300      	movs	r3, #0
 800847e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008482:	e7a8      	b.n	80083d6 <_printf_i+0x152>
 8008484:	4632      	mov	r2, r6
 8008486:	4649      	mov	r1, r9
 8008488:	4640      	mov	r0, r8
 800848a:	6923      	ldr	r3, [r4, #16]
 800848c:	47d0      	blx	sl
 800848e:	3001      	adds	r0, #1
 8008490:	d0ab      	beq.n	80083ea <_printf_i+0x166>
 8008492:	6823      	ldr	r3, [r4, #0]
 8008494:	079b      	lsls	r3, r3, #30
 8008496:	d413      	bmi.n	80084c0 <_printf_i+0x23c>
 8008498:	68e0      	ldr	r0, [r4, #12]
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	4298      	cmp	r0, r3
 800849e:	bfb8      	it	lt
 80084a0:	4618      	movlt	r0, r3
 80084a2:	e7a4      	b.n	80083ee <_printf_i+0x16a>
 80084a4:	2301      	movs	r3, #1
 80084a6:	4632      	mov	r2, r6
 80084a8:	4649      	mov	r1, r9
 80084aa:	4640      	mov	r0, r8
 80084ac:	47d0      	blx	sl
 80084ae:	3001      	adds	r0, #1
 80084b0:	d09b      	beq.n	80083ea <_printf_i+0x166>
 80084b2:	3501      	adds	r5, #1
 80084b4:	68e3      	ldr	r3, [r4, #12]
 80084b6:	9903      	ldr	r1, [sp, #12]
 80084b8:	1a5b      	subs	r3, r3, r1
 80084ba:	42ab      	cmp	r3, r5
 80084bc:	dcf2      	bgt.n	80084a4 <_printf_i+0x220>
 80084be:	e7eb      	b.n	8008498 <_printf_i+0x214>
 80084c0:	2500      	movs	r5, #0
 80084c2:	f104 0619 	add.w	r6, r4, #25
 80084c6:	e7f5      	b.n	80084b4 <_printf_i+0x230>
 80084c8:	08008de1 	.word	0x08008de1
 80084cc:	08008df2 	.word	0x08008df2

080084d0 <_sbrk_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	2300      	movs	r3, #0
 80084d4:	4d05      	ldr	r5, [pc, #20]	; (80084ec <_sbrk_r+0x1c>)
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	602b      	str	r3, [r5, #0]
 80084dc:	f7f9 faba 	bl	8001a54 <_sbrk>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_sbrk_r+0x1a>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_sbrk_r+0x1a>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	200007d8 	.word	0x200007d8

080084f0 <__sread>:
 80084f0:	b510      	push	{r4, lr}
 80084f2:	460c      	mov	r4, r1
 80084f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f8:	f000 f8ae 	bl	8008658 <_read_r>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	bfab      	itete	ge
 8008500:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008502:	89a3      	ldrhlt	r3, [r4, #12]
 8008504:	181b      	addge	r3, r3, r0
 8008506:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800850a:	bfac      	ite	ge
 800850c:	6563      	strge	r3, [r4, #84]	; 0x54
 800850e:	81a3      	strhlt	r3, [r4, #12]
 8008510:	bd10      	pop	{r4, pc}

08008512 <__swrite>:
 8008512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008516:	461f      	mov	r7, r3
 8008518:	898b      	ldrh	r3, [r1, #12]
 800851a:	4605      	mov	r5, r0
 800851c:	05db      	lsls	r3, r3, #23
 800851e:	460c      	mov	r4, r1
 8008520:	4616      	mov	r6, r2
 8008522:	d505      	bpl.n	8008530 <__swrite+0x1e>
 8008524:	2302      	movs	r3, #2
 8008526:	2200      	movs	r2, #0
 8008528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800852c:	f000 f868 	bl	8008600 <_lseek_r>
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	4632      	mov	r2, r6
 8008534:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008538:	81a3      	strh	r3, [r4, #12]
 800853a:	4628      	mov	r0, r5
 800853c:	463b      	mov	r3, r7
 800853e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008546:	f000 b817 	b.w	8008578 <_write_r>

0800854a <__sseek>:
 800854a:	b510      	push	{r4, lr}
 800854c:	460c      	mov	r4, r1
 800854e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008552:	f000 f855 	bl	8008600 <_lseek_r>
 8008556:	1c43      	adds	r3, r0, #1
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	bf15      	itete	ne
 800855c:	6560      	strne	r0, [r4, #84]	; 0x54
 800855e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008562:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008566:	81a3      	strheq	r3, [r4, #12]
 8008568:	bf18      	it	ne
 800856a:	81a3      	strhne	r3, [r4, #12]
 800856c:	bd10      	pop	{r4, pc}

0800856e <__sclose>:
 800856e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008572:	f000 b813 	b.w	800859c <_close_r>
	...

08008578 <_write_r>:
 8008578:	b538      	push	{r3, r4, r5, lr}
 800857a:	4604      	mov	r4, r0
 800857c:	4608      	mov	r0, r1
 800857e:	4611      	mov	r1, r2
 8008580:	2200      	movs	r2, #0
 8008582:	4d05      	ldr	r5, [pc, #20]	; (8008598 <_write_r+0x20>)
 8008584:	602a      	str	r2, [r5, #0]
 8008586:	461a      	mov	r2, r3
 8008588:	f7f9 fa0a 	bl	80019a0 <_write>
 800858c:	1c43      	adds	r3, r0, #1
 800858e:	d102      	bne.n	8008596 <_write_r+0x1e>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	b103      	cbz	r3, 8008596 <_write_r+0x1e>
 8008594:	6023      	str	r3, [r4, #0]
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	200007d8 	.word	0x200007d8

0800859c <_close_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	2300      	movs	r3, #0
 80085a0:	4d05      	ldr	r5, [pc, #20]	; (80085b8 <_close_r+0x1c>)
 80085a2:	4604      	mov	r4, r0
 80085a4:	4608      	mov	r0, r1
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	f7f9 fa24 	bl	80019f4 <_close>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d102      	bne.n	80085b6 <_close_r+0x1a>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	b103      	cbz	r3, 80085b6 <_close_r+0x1a>
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	200007d8 	.word	0x200007d8

080085bc <_fstat_r>:
 80085bc:	b538      	push	{r3, r4, r5, lr}
 80085be:	2300      	movs	r3, #0
 80085c0:	4d06      	ldr	r5, [pc, #24]	; (80085dc <_fstat_r+0x20>)
 80085c2:	4604      	mov	r4, r0
 80085c4:	4608      	mov	r0, r1
 80085c6:	4611      	mov	r1, r2
 80085c8:	602b      	str	r3, [r5, #0]
 80085ca:	f7f9 fa1e 	bl	8001a0a <_fstat>
 80085ce:	1c43      	adds	r3, r0, #1
 80085d0:	d102      	bne.n	80085d8 <_fstat_r+0x1c>
 80085d2:	682b      	ldr	r3, [r5, #0]
 80085d4:	b103      	cbz	r3, 80085d8 <_fstat_r+0x1c>
 80085d6:	6023      	str	r3, [r4, #0]
 80085d8:	bd38      	pop	{r3, r4, r5, pc}
 80085da:	bf00      	nop
 80085dc:	200007d8 	.word	0x200007d8

080085e0 <_isatty_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	2300      	movs	r3, #0
 80085e4:	4d05      	ldr	r5, [pc, #20]	; (80085fc <_isatty_r+0x1c>)
 80085e6:	4604      	mov	r4, r0
 80085e8:	4608      	mov	r0, r1
 80085ea:	602b      	str	r3, [r5, #0]
 80085ec:	f7f9 fa1c 	bl	8001a28 <_isatty>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_isatty_r+0x1a>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_isatty_r+0x1a>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	200007d8 	.word	0x200007d8

08008600 <_lseek_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4604      	mov	r4, r0
 8008604:	4608      	mov	r0, r1
 8008606:	4611      	mov	r1, r2
 8008608:	2200      	movs	r2, #0
 800860a:	4d05      	ldr	r5, [pc, #20]	; (8008620 <_lseek_r+0x20>)
 800860c:	602a      	str	r2, [r5, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	f7f9 fa14 	bl	8001a3c <_lseek>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	d102      	bne.n	800861e <_lseek_r+0x1e>
 8008618:	682b      	ldr	r3, [r5, #0]
 800861a:	b103      	cbz	r3, 800861e <_lseek_r+0x1e>
 800861c:	6023      	str	r3, [r4, #0]
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	200007d8 	.word	0x200007d8

08008624 <memchr>:
 8008624:	4603      	mov	r3, r0
 8008626:	b510      	push	{r4, lr}
 8008628:	b2c9      	uxtb	r1, r1
 800862a:	4402      	add	r2, r0
 800862c:	4293      	cmp	r3, r2
 800862e:	4618      	mov	r0, r3
 8008630:	d101      	bne.n	8008636 <memchr+0x12>
 8008632:	2000      	movs	r0, #0
 8008634:	e003      	b.n	800863e <memchr+0x1a>
 8008636:	7804      	ldrb	r4, [r0, #0]
 8008638:	3301      	adds	r3, #1
 800863a:	428c      	cmp	r4, r1
 800863c:	d1f6      	bne.n	800862c <memchr+0x8>
 800863e:	bd10      	pop	{r4, pc}

08008640 <__malloc_lock>:
 8008640:	4801      	ldr	r0, [pc, #4]	; (8008648 <__malloc_lock+0x8>)
 8008642:	f7ff bb4b 	b.w	8007cdc <__retarget_lock_acquire_recursive>
 8008646:	bf00      	nop
 8008648:	200007d0 	.word	0x200007d0

0800864c <__malloc_unlock>:
 800864c:	4801      	ldr	r0, [pc, #4]	; (8008654 <__malloc_unlock+0x8>)
 800864e:	f7ff bb46 	b.w	8007cde <__retarget_lock_release_recursive>
 8008652:	bf00      	nop
 8008654:	200007d0 	.word	0x200007d0

08008658 <_read_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4604      	mov	r4, r0
 800865c:	4608      	mov	r0, r1
 800865e:	4611      	mov	r1, r2
 8008660:	2200      	movs	r2, #0
 8008662:	4d05      	ldr	r5, [pc, #20]	; (8008678 <_read_r+0x20>)
 8008664:	602a      	str	r2, [r5, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	f7f9 f97c 	bl	8001964 <_read>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_read_r+0x1e>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_read_r+0x1e>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	200007d8 	.word	0x200007d8

0800867c <_init>:
 800867c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867e:	bf00      	nop
 8008680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008682:	bc08      	pop	{r3}
 8008684:	469e      	mov	lr, r3
 8008686:	4770      	bx	lr

08008688 <_fini>:
 8008688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800868a:	bf00      	nop
 800868c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800868e:	bc08      	pop	{r3}
 8008690:	469e      	mov	lr, r3
 8008692:	4770      	bx	lr
