// Seed: 1793869409
module module_0 ();
  tri0 id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1'd0] = -1;
  logic id_9;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
