#---------------------------------------------------------
# SERVER Tango2Epics/t-lmbf-l, Tango2Epics device declaration
#---------------------------------------------------------

Tango2Epics/t-lmbf-l/DEVICE/Tango2Epics: "t-lmbf/processor/l"


# --- t-lmbf/processor/l properties

t-lmbf/processor/l->Variables: \ 
T-LMBF:ADC:EVENTS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*ADC_EVENTS_FAN,\ 
T-LMBF:ADC:EVENTS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*ADC_EVENTS_FAN1,\ 
T-LMBF:ADC:EVENTS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*ADC_EVENTS_S,\ 
T-LMBF:DAC:EVENTS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*DAC_EVENTS_FAN,\ 
T-LMBF:DAC:EVENTS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*DAC_EVENTS_FAN1,\ 
T-LMBF:DAC:EVENTS:FAN2*Scalar*Int*READ_WRITE*ATTRIBUTE*DAC_EVENTS_FAN2,\ 
T-LMBF:DAC:EVENTS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DAC_EVENTS_S,\ 
T-LMBF:DLY:DAC:COARSE_DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_DAC_COARSE_DELAY_S,\ 
T-LMBF:DLY:DAC:DELAY_PS*Scalar*Double*READ_ONLY*ATTRIBUTE*DLY_DAC_DELAY_PS,\ 
T-LMBF:DLY:DAC:FIFO*Scalar*Int*READ_ONLY*ATTRIBUTE*DLY_DAC_FIFO,\ 
T-LMBF:DLY:DAC:FINE_DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_DAC_FINE_DELAY_S,\ 
T-LMBF:DLY:DAC:RESET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_DAC_RESET_S,\ 
T-LMBF:DLY:DAC:STEP_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_DAC_STEP_S,\ 
T-LMBF:DLY:STEP_SIZE*Scalar*Double*READ_ONLY*ATTRIBUTE*DLY_STEP_SIZE,\ 
T-LMBF:DLY:TURN:DELAY_PS*Scalar*Double*READ_ONLY*ATTRIBUTE*DLY_TURN_DELAY_PS,\ 
T-LMBF:DLY:TURN:DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_TURN_DELAY_S,\ 
T-LMBF:DLY:TURN:ERRORS*Scalar*Int*READ_ONLY*ATTRIBUTE*DLY_TURN_ERRORS,\ 
T-LMBF:DLY:TURN:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_TURN_FAN,\ 
T-LMBF:DLY:TURN:OFFSET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_TURN_OFFSET_S,\ 
T-LMBF:DLY:TURN:POLL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_TURN_POLL_S,\ 
T-LMBF:DLY:TURN:RATE*Scalar*Double*READ_ONLY*ATTRIBUTE*DLY_TURN_RATE,\ 
T-LMBF:DLY:TURN:STATUS*Scalar*Enum*READ_ONLY*ATTRIBUTE*DLY_TURN_STATUS,\ 
T-LMBF:DLY:TURN:SYNC_S*Scalar*Int*READ_WRITE*ATTRIBUTE*DLY_TURN_SYNC_S,\ 
T-LMBF:DLY:TURN:TURNS*Scalar*Int*READ_ONLY*ATTRIBUTE*DLY_TURN_TURNS,\ 
T-LMBF:FIR:EVENTS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*FIR_EVENTS_FAN,\ 
T-LMBF:FIR:EVENTS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*FIR_EVENTS_S,\ 
T-LMBF:I:ADC:DRAM_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_ADC_DRAM_SOURCE_S,\ 
T-LMBF:I:ADC:EVENT*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_ADC_EVENT,\ 
T-LMBF:I:ADC:EVENT_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*I_ADC_EVENT_LIMIT_S,\ 
T-LMBF:I:ADC:FILTER_S*Array:20*Double*READ_WRITE*ATTRIBUTE*I_ADC_FILTER_S,\ 
T-LMBF:I:ADC:FIR_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_ADC_FIR_OVF,\ 
T-LMBF:I:ADC:INP_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_ADC_INP_OVF,\ 
T-LMBF:I:ADC:LOOPBACK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_ADC_LOOPBACK_S,\ 
T-LMBF:I:ADC:MMS:ARCHIVE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*I_ADC_MMS_ARCHIVE_DONE_S,\ 
T-LMBF:I:ADC:MMS:ARCHIVE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*I_ADC_MMS_ARCHIVE_TRIG,\ 
T-LMBF:I:ADC:MMS:ARCHIVE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*I_ADC_MMS_ARCHIVE_TRIG_FAN,\ 
T-LMBF:I:ADC:MMS:DELTA*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_DELTA,\ 
T-LMBF:I:ADC:MMS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*I_ADC_MMS_FAN,\ 
T-LMBF:I:ADC:MMS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*I_ADC_MMS_FAN1,\ 
T-LMBF:I:ADC:MMS:MAX*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_MAX,\ 
T-LMBF:I:ADC:MMS:MEAN*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_MEAN,\ 
T-LMBF:I:ADC:MMS:MEAN_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_MEAN_MEAN,\ 
T-LMBF:I:ADC:MMS:MIN*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_MIN,\ 
T-LMBF:I:ADC:MMS:SCAN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*I_ADC_MMS_SCAN_S,\ 
T-LMBF:I:ADC:MMS:STD*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD,\ 
T-LMBF:I:ADC:MMS:STD_MAX_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD_MAX_WF,\ 
T-LMBF:I:ADC:MMS:STD_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD_MEAN,\ 
T-LMBF:I:ADC:MMS:STD_MEAN_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD_MEAN_DB,\ 
T-LMBF:I:ADC:MMS:STD_MEAN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD_MEAN_WF,\ 
T-LMBF:I:ADC:MMS:STD_MIN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_ADC_MMS_STD_MIN_WF,\ 
T-LMBF:I:ADC:MMS:TURNS*Scalar*Int*READ_ONLY*ATTRIBUTE*I_ADC_MMS_TURNS,\ 
T-LMBF:I:ADC:MMS_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_ADC_MMS_SOURCE_S,\ 
T-LMBF:I:ADC:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_ADC_OVF,\ 
T-LMBF:I:ADC:OVF_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*I_ADC_OVF_LIMIT_S,\ 
T-LMBF:I:ADC:REJECT_COUNT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_ADC_REJECT_COUNT_S,\ 
T-LMBF:I:DAC:BUN_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_BUN_OVF,\ 
T-LMBF:I:DAC:DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_DELAY_S,\ 
T-LMBF:I:DAC:DRAM_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_DAC_DRAM_SOURCE_S,\ 
T-LMBF:I:DAC:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_DAC_ENABLE_S,\ 
T-LMBF:I:DAC:EVENT*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_EVENT,\ 
T-LMBF:I:DAC:EVENT_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*I_DAC_EVENT_LIMIT_S,\ 
T-LMBF:I:DAC:FILTER_S*Array:20*Double*READ_WRITE*ATTRIBUTE*I_DAC_FILTER_S,\ 
T-LMBF:I:DAC:FIR_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_FIR_OVF,\ 
T-LMBF:I:DAC:MMS:ARCHIVE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_MMS_ARCHIVE_DONE_S,\ 
T-LMBF:I:DAC:MMS:ARCHIVE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*I_DAC_MMS_ARCHIVE_TRIG,\ 
T-LMBF:I:DAC:MMS:ARCHIVE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_MMS_ARCHIVE_TRIG_FAN,\ 
T-LMBF:I:DAC:MMS:DELTA*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_DELTA,\ 
T-LMBF:I:DAC:MMS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_MMS_FAN,\ 
T-LMBF:I:DAC:MMS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_MMS_FAN1,\ 
T-LMBF:I:DAC:MMS:MAX*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_MAX,\ 
T-LMBF:I:DAC:MMS:MEAN*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_MEAN,\ 
T-LMBF:I:DAC:MMS:MEAN_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_MEAN_MEAN,\ 
T-LMBF:I:DAC:MMS:MIN*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_MIN,\ 
T-LMBF:I:DAC:MMS:SCAN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*I_DAC_MMS_SCAN_S,\ 
T-LMBF:I:DAC:MMS:STD*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD,\ 
T-LMBF:I:DAC:MMS:STD_MAX_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD_MAX_WF,\ 
T-LMBF:I:DAC:MMS:STD_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD_MEAN,\ 
T-LMBF:I:DAC:MMS:STD_MEAN_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD_MEAN_DB,\ 
T-LMBF:I:DAC:MMS:STD_MEAN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD_MEAN_WF,\ 
T-LMBF:I:DAC:MMS:STD_MIN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*I_DAC_MMS_STD_MIN_WF,\ 
T-LMBF:I:DAC:MMS:TURNS*Scalar*Int*READ_ONLY*ATTRIBUTE*I_DAC_MMS_TURNS,\ 
T-LMBF:I:DAC:MMS_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_MMS_OVF,\ 
T-LMBF:I:DAC:MMS_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*I_DAC_MMS_SOURCE_S,\ 
T-LMBF:I:DAC:MUX_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_MUX_OVF,\ 
T-LMBF:I:DAC:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_DAC_OVF,\ 
T-LMBF:I:FIR:0:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*I_FIR_0_TAPS,\ 
T-LMBF:I:FIR:0:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*I_FIR_0_TAPS_S,\ 
T-LMBF:I:FIR:1:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*I_FIR_1_TAPS,\ 
T-LMBF:I:FIR:1:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*I_FIR_1_TAPS_S,\ 
T-LMBF:I:FIR:2:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*I_FIR_2_TAPS,\ 
T-LMBF:I:FIR:2:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*I_FIR_2_TAPS_S,\ 
T-LMBF:I:FIR:3:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*I_FIR_3_TAPS,\ 
T-LMBF:I:FIR:3:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*I_FIR_3_TAPS_S,\ 
T-LMBF:I:FIR:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*I_FIR_OVF,\ 
T-LMBF:INFO:ADC_TAPS*Scalar*Int*READ_ONLY*ATTRIBUTE*INFO_ADC_TAPS,\ 
T-LMBF:INFO:AXIS0*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_AXIS0,\ 
T-LMBF:INFO:AXIS1*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_AXIS1,\ 
T-LMBF:INFO:BUNCHES*Scalar*Int*READ_ONLY*ATTRIBUTE*INFO_BUNCHES,\ 
T-LMBF:INFO:BUNCH_TAPS*Scalar*Int*READ_ONLY*ATTRIBUTE*INFO_BUNCH_TAPS,\ 
T-LMBF:INFO:DAC_TAPS*Scalar*Int*READ_ONLY*ATTRIBUTE*INFO_DAC_TAPS,\ 
T-LMBF:INFO:DEVICE*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_DEVICE,\ 
T-LMBF:INFO:DRIVER_VERSION*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_DRIVER_VERSION,\ 
T-LMBF:INFO:FPGA_GIT_VERSION*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_FPGA_GIT_VERSION,\ 
T-LMBF:INFO:FPGA_VERSION*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_FPGA_VERSION,\ 
T-LMBF:INFO:GIT_VERSION*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_GIT_VERSION,\ 
T-LMBF:INFO:HOSTNAME*Array:256*Int*READ_ONLY*ATTRIBUTE*INFO_HOSTNAME,\ 
T-LMBF:INFO:MODE*Scalar*Enum*READ_ONLY*ATTRIBUTE*INFO_MODE,\ 
T-LMBF:INFO:SOCKET*Scalar*Int*READ_ONLY*ATTRIBUTE*INFO_SOCKET,\ 
T-LMBF:INFO:VERSION*Scalar*String*READ_ONLY*ATTRIBUTE*INFO_VERSION,\ 
T-LMBF:IQ:ADC:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_ADC_FAN,\ 
T-LMBF:IQ:ADC:MAGNITUDE*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_ADC_MAGNITUDE,\ 
T-LMBF:IQ:ADC:MAGNITUDE_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_ADC_MAGNITUDE_MEAN,\ 
T-LMBF:IQ:ADC:PHASE*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_ADC_PHASE,\ 
T-LMBF:IQ:ADC:PHASE_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_ADC_PHASE_MEAN,\ 
T-LMBF:IQ:ADC:THRESHOLD_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_ADC_THRESHOLD_S,\ 
T-LMBF:IQ:ADC:TRIGGER_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_ADC_TRIGGER_S,\ 
T-LMBF:IQ:BUN:0:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_BUN_0_BUNCH_SELECT_S,\ 
T-LMBF:IQ:BUN:0:FIR:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:FIR:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_0_FIR_GAIN_DB,\ 
T-LMBF:IQ:BUN:0:FIR:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_GAIN_S,\ 
T-LMBF:IQ:BUN:0:FIR:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:0:FIR:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:0:FIR:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:FIR:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:0:FIR:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_FIR_STATUS,\ 
T-LMBF:IQ:BUN:0:FIRWF:SET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIRWF_SET_S,\ 
T-LMBF:IQ:BUN:0:FIRWF:STA*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_FIRWF_STA,\ 
T-LMBF:IQ:BUN:0:FIRWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIRWF_S,\ 
T-LMBF:IQ:BUN:0:FIR_SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_0_FIR_SELECT_S,\ 
T-LMBF:IQ:BUN:0:NCO1:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO1:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_0_NCO1_GAIN_DB,\ 
T-LMBF:IQ:BUN:0:NCO1:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_GAIN_S,\ 
T-LMBF:IQ:BUN:0:NCO1:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:0:NCO1:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO1:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO1:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO1_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:0:NCO1:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_NCO1_STATUS,\ 
T-LMBF:IQ:BUN:0:NCO2:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO2:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_0_NCO2_GAIN_DB,\ 
T-LMBF:IQ:BUN:0:NCO2:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_GAIN_S,\ 
T-LMBF:IQ:BUN:0:NCO2:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:0:NCO2:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO2:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:NCO2:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_NCO2_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:0:NCO2:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_NCO2_STATUS,\ 
T-LMBF:IQ:BUN:0:OUTWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_OUTWF_S,\ 
T-LMBF:IQ:BUN:0:PLL:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:PLL:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_0_PLL_GAIN_DB,\ 
T-LMBF:IQ:BUN:0:PLL:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_GAIN_S,\ 
T-LMBF:IQ:BUN:0:PLL:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:0:PLL:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:0:PLL:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:PLL:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_PLL_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:0:PLL:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_PLL_STATUS,\ 
T-LMBF:IQ:BUN:0:RESET_GAINS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_RESET_GAINS_S,\ 
T-LMBF:IQ:BUN:0:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_SELECT_STATUS,\ 
T-LMBF:IQ:BUN:0:SEQ:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:SEQ:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_0_SEQ_GAIN_DB,\ 
T-LMBF:IQ:BUN:0:SEQ:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_GAIN_S,\ 
T-LMBF:IQ:BUN:0:SEQ:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:0:SEQ:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:0:SEQ:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:0:SEQ:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_0_SEQ_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:0:SEQ:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_SEQ_STATUS,\ 
T-LMBF:IQ:BUN:0:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_0_STATUS,\ 
T-LMBF:IQ:BUN:1:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_BUN_1_BUNCH_SELECT_S,\ 
T-LMBF:IQ:BUN:1:FIR:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:FIR:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_1_FIR_GAIN_DB,\ 
T-LMBF:IQ:BUN:1:FIR:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_GAIN_S,\ 
T-LMBF:IQ:BUN:1:FIR:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:1:FIR:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:1:FIR:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:FIR:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:1:FIR:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_FIR_STATUS,\ 
T-LMBF:IQ:BUN:1:FIRWF:SET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIRWF_SET_S,\ 
T-LMBF:IQ:BUN:1:FIRWF:STA*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_FIRWF_STA,\ 
T-LMBF:IQ:BUN:1:FIRWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIRWF_S,\ 
T-LMBF:IQ:BUN:1:FIR_SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_1_FIR_SELECT_S,\ 
T-LMBF:IQ:BUN:1:NCO1:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO1:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_1_NCO1_GAIN_DB,\ 
T-LMBF:IQ:BUN:1:NCO1:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_GAIN_S,\ 
T-LMBF:IQ:BUN:1:NCO1:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:1:NCO1:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO1:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO1:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO1_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:1:NCO1:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_NCO1_STATUS,\ 
T-LMBF:IQ:BUN:1:NCO2:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO2:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_1_NCO2_GAIN_DB,\ 
T-LMBF:IQ:BUN:1:NCO2:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_GAIN_S,\ 
T-LMBF:IQ:BUN:1:NCO2:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:1:NCO2:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO2:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:NCO2:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_NCO2_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:1:NCO2:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_NCO2_STATUS,\ 
T-LMBF:IQ:BUN:1:OUTWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_OUTWF_S,\ 
T-LMBF:IQ:BUN:1:PLL:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:PLL:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_1_PLL_GAIN_DB,\ 
T-LMBF:IQ:BUN:1:PLL:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_GAIN_S,\ 
T-LMBF:IQ:BUN:1:PLL:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:1:PLL:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:1:PLL:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:PLL:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_PLL_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:1:PLL:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_PLL_STATUS,\ 
T-LMBF:IQ:BUN:1:RESET_GAINS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_RESET_GAINS_S,\ 
T-LMBF:IQ:BUN:1:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_SELECT_STATUS,\ 
T-LMBF:IQ:BUN:1:SEQ:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:SEQ:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_1_SEQ_GAIN_DB,\ 
T-LMBF:IQ:BUN:1:SEQ:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_GAIN_S,\ 
T-LMBF:IQ:BUN:1:SEQ:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:1:SEQ:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:1:SEQ:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:1:SEQ:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_1_SEQ_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:1:SEQ:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_SEQ_STATUS,\ 
T-LMBF:IQ:BUN:1:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_1_STATUS,\ 
T-LMBF:IQ:BUN:2:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_BUN_2_BUNCH_SELECT_S,\ 
T-LMBF:IQ:BUN:2:FIR:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:FIR:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_2_FIR_GAIN_DB,\ 
T-LMBF:IQ:BUN:2:FIR:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_GAIN_S,\ 
T-LMBF:IQ:BUN:2:FIR:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:2:FIR:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:2:FIR:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:FIR:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:2:FIR:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_FIR_STATUS,\ 
T-LMBF:IQ:BUN:2:FIRWF:SET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIRWF_SET_S,\ 
T-LMBF:IQ:BUN:2:FIRWF:STA*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_FIRWF_STA,\ 
T-LMBF:IQ:BUN:2:FIRWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIRWF_S,\ 
T-LMBF:IQ:BUN:2:FIR_SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_2_FIR_SELECT_S,\ 
T-LMBF:IQ:BUN:2:NCO1:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO1:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_2_NCO1_GAIN_DB,\ 
T-LMBF:IQ:BUN:2:NCO1:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_GAIN_S,\ 
T-LMBF:IQ:BUN:2:NCO1:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:2:NCO1:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO1:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO1:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO1_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:2:NCO1:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_NCO1_STATUS,\ 
T-LMBF:IQ:BUN:2:NCO2:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO2:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_2_NCO2_GAIN_DB,\ 
T-LMBF:IQ:BUN:2:NCO2:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_GAIN_S,\ 
T-LMBF:IQ:BUN:2:NCO2:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:2:NCO2:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO2:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:NCO2:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_NCO2_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:2:NCO2:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_NCO2_STATUS,\ 
T-LMBF:IQ:BUN:2:OUTWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_OUTWF_S,\ 
T-LMBF:IQ:BUN:2:PLL:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:PLL:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_2_PLL_GAIN_DB,\ 
T-LMBF:IQ:BUN:2:PLL:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_GAIN_S,\ 
T-LMBF:IQ:BUN:2:PLL:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:2:PLL:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:2:PLL:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:PLL:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_PLL_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:2:PLL:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_PLL_STATUS,\ 
T-LMBF:IQ:BUN:2:RESET_GAINS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_RESET_GAINS_S,\ 
T-LMBF:IQ:BUN:2:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_SELECT_STATUS,\ 
T-LMBF:IQ:BUN:2:SEQ:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:SEQ:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_2_SEQ_GAIN_DB,\ 
T-LMBF:IQ:BUN:2:SEQ:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_GAIN_S,\ 
T-LMBF:IQ:BUN:2:SEQ:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:2:SEQ:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:2:SEQ:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:2:SEQ:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_2_SEQ_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:2:SEQ:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_SEQ_STATUS,\ 
T-LMBF:IQ:BUN:2:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_2_STATUS,\ 
T-LMBF:IQ:BUN:3:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_BUN_3_BUNCH_SELECT_S,\ 
T-LMBF:IQ:BUN:3:FIR:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:FIR:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_3_FIR_GAIN_DB,\ 
T-LMBF:IQ:BUN:3:FIR:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_GAIN_S,\ 
T-LMBF:IQ:BUN:3:FIR:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:3:FIR:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:3:FIR:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:FIR:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:3:FIR:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_FIR_STATUS,\ 
T-LMBF:IQ:BUN:3:FIRWF:SET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIRWF_SET_S,\ 
T-LMBF:IQ:BUN:3:FIRWF:STA*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_FIRWF_STA,\ 
T-LMBF:IQ:BUN:3:FIRWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIRWF_S,\ 
T-LMBF:IQ:BUN:3:FIR_SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_3_FIR_SELECT_S,\ 
T-LMBF:IQ:BUN:3:NCO1:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO1:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_3_NCO1_GAIN_DB,\ 
T-LMBF:IQ:BUN:3:NCO1:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_GAIN_S,\ 
T-LMBF:IQ:BUN:3:NCO1:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:3:NCO1:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO1:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO1:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO1_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:3:NCO1:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_NCO1_STATUS,\ 
T-LMBF:IQ:BUN:3:NCO2:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO2:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_3_NCO2_GAIN_DB,\ 
T-LMBF:IQ:BUN:3:NCO2:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_GAIN_S,\ 
T-LMBF:IQ:BUN:3:NCO2:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:3:NCO2:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO2:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:NCO2:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_NCO2_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:3:NCO2:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_NCO2_STATUS,\ 
T-LMBF:IQ:BUN:3:OUTWF_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_OUTWF_S,\ 
T-LMBF:IQ:BUN:3:PLL:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:PLL:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_3_PLL_GAIN_DB,\ 
T-LMBF:IQ:BUN:3:PLL:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_GAIN_S,\ 
T-LMBF:IQ:BUN:3:PLL:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:3:PLL:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:3:PLL:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:PLL:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_PLL_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:3:PLL:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_PLL_STATUS,\ 
T-LMBF:IQ:BUN:3:RESET_GAINS_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_RESET_GAINS_S,\ 
T-LMBF:IQ:BUN:3:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_SELECT_STATUS,\ 
T-LMBF:IQ:BUN:3:SEQ:ENABLE_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:SEQ:GAIN_DB*Array:432*Double*READ_ONLY*ATTRIBUTE*IQ_BUN_3_SEQ_GAIN_DB,\ 
T-LMBF:IQ:BUN:3:SEQ:GAIN_S*Array:432*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_GAIN_S,\ 
T-LMBF:IQ:BUN:3:SEQ:GAIN_SELECT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_GAIN_SELECT_S,\ 
T-LMBF:IQ:BUN:3:SEQ:SET_DISABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_SET_DISABLE_S,\ 
T-LMBF:IQ:BUN:3:SEQ:SET_ENABLE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_SET_ENABLE_S,\ 
T-LMBF:IQ:BUN:3:SEQ:SET_GAIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_3_SEQ_SET_GAIN_S,\ 
T-LMBF:IQ:BUN:3:SEQ:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_SEQ_STATUS,\ 
T-LMBF:IQ:BUN:3:STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_3_STATUS,\ 
T-LMBF:IQ:BUN:COPY_BANK_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_BUN_COPY_BANK_S,\ 
T-LMBF:IQ:BUN:COPY_FROM_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_COPY_FROM_S,\ 
T-LMBF:IQ:BUN:COPY_TO_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_BUN_COPY_TO_S,\ 
T-LMBF:IQ:BUN:MODE*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_BUN_MODE,\ 
T-LMBF:IQ:DET:0:BUNCHES_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_DET_0_BUNCHES_S,\ 
T-LMBF:IQ:DET:0:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_DET_0_BUNCH_SELECT_S,\ 
T-LMBF:IQ:DET:0:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_0_COUNT,\ 
T-LMBF:IQ:DET:0:ENABLE*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_0_ENABLE,\ 
T-LMBF:IQ:DET:0:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_0_ENABLE_S,\ 
T-LMBF:IQ:DET:0:I*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_0_I,\ 
T-LMBF:IQ:DET:0:MAX_POWER*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_DET_0_MAX_POWER,\ 
T-LMBF:IQ:DET:0:OUT_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_0_OUT_OVF,\ 
T-LMBF:IQ:DET:0:PHASE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_0_PHASE,\ 
T-LMBF:IQ:DET:0:POWER*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_0_POWER,\ 
T-LMBF:IQ:DET:0:Q*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_0_Q,\ 
T-LMBF:IQ:DET:0:RESET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_0_RESET_SELECT_S,\ 
T-LMBF:IQ:DET:0:SCALING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_0_SCALING_S,\ 
T-LMBF:IQ:DET:0:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_DET_0_SELECT_STATUS,\ 
T-LMBF:IQ:DET:0:SET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_0_SET_SELECT_S,\ 
T-LMBF:IQ:DET:1:BUNCHES_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_DET_1_BUNCHES_S,\ 
T-LMBF:IQ:DET:1:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_DET_1_BUNCH_SELECT_S,\ 
T-LMBF:IQ:DET:1:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_1_COUNT,\ 
T-LMBF:IQ:DET:1:ENABLE*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_1_ENABLE,\ 
T-LMBF:IQ:DET:1:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_1_ENABLE_S,\ 
T-LMBF:IQ:DET:1:I*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_1_I,\ 
T-LMBF:IQ:DET:1:MAX_POWER*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_DET_1_MAX_POWER,\ 
T-LMBF:IQ:DET:1:OUT_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_1_OUT_OVF,\ 
T-LMBF:IQ:DET:1:PHASE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_1_PHASE,\ 
T-LMBF:IQ:DET:1:POWER*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_1_POWER,\ 
T-LMBF:IQ:DET:1:Q*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_1_Q,\ 
T-LMBF:IQ:DET:1:RESET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_1_RESET_SELECT_S,\ 
T-LMBF:IQ:DET:1:SCALING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_1_SCALING_S,\ 
T-LMBF:IQ:DET:1:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_DET_1_SELECT_STATUS,\ 
T-LMBF:IQ:DET:1:SET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_1_SET_SELECT_S,\ 
T-LMBF:IQ:DET:2:BUNCHES_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_DET_2_BUNCHES_S,\ 
T-LMBF:IQ:DET:2:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_DET_2_BUNCH_SELECT_S,\ 
T-LMBF:IQ:DET:2:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_2_COUNT,\ 
T-LMBF:IQ:DET:2:ENABLE*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_2_ENABLE,\ 
T-LMBF:IQ:DET:2:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_2_ENABLE_S,\ 
T-LMBF:IQ:DET:2:I*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_2_I,\ 
T-LMBF:IQ:DET:2:MAX_POWER*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_DET_2_MAX_POWER,\ 
T-LMBF:IQ:DET:2:OUT_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_2_OUT_OVF,\ 
T-LMBF:IQ:DET:2:PHASE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_2_PHASE,\ 
T-LMBF:IQ:DET:2:POWER*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_2_POWER,\ 
T-LMBF:IQ:DET:2:Q*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_2_Q,\ 
T-LMBF:IQ:DET:2:RESET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_2_RESET_SELECT_S,\ 
T-LMBF:IQ:DET:2:SCALING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_2_SCALING_S,\ 
T-LMBF:IQ:DET:2:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_DET_2_SELECT_STATUS,\ 
T-LMBF:IQ:DET:2:SET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_2_SET_SELECT_S,\ 
T-LMBF:IQ:DET:3:BUNCHES_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_DET_3_BUNCHES_S,\ 
T-LMBF:IQ:DET:3:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_DET_3_BUNCH_SELECT_S,\ 
T-LMBF:IQ:DET:3:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_3_COUNT,\ 
T-LMBF:IQ:DET:3:ENABLE*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_3_ENABLE,\ 
T-LMBF:IQ:DET:3:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_3_ENABLE_S,\ 
T-LMBF:IQ:DET:3:I*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_3_I,\ 
T-LMBF:IQ:DET:3:MAX_POWER*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_DET_3_MAX_POWER,\ 
T-LMBF:IQ:DET:3:OUT_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_3_OUT_OVF,\ 
T-LMBF:IQ:DET:3:PHASE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_3_PHASE,\ 
T-LMBF:IQ:DET:3:POWER*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_3_POWER,\ 
T-LMBF:IQ:DET:3:Q*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_3_Q,\ 
T-LMBF:IQ:DET:3:RESET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_3_RESET_SELECT_S,\ 
T-LMBF:IQ:DET:3:SCALING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_3_SCALING_S,\ 
T-LMBF:IQ:DET:3:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_DET_3_SELECT_STATUS,\ 
T-LMBF:IQ:DET:3:SET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_3_SET_SELECT_S,\ 
T-LMBF:IQ:DET:FILL_WAVEFORM_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_FILL_WAVEFORM_S,\ 
T-LMBF:IQ:DET:FIR_DELAY_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_DET_FIR_DELAY_S,\ 
T-LMBF:IQ:DET:SAMPLES*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_SAMPLES,\ 
T-LMBF:IQ:DET:SCALE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_DET_SCALE,\ 
T-LMBF:IQ:DET:SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_DET_SELECT_S,\ 
T-LMBF:IQ:DET:TIMEBASE*Array:4096*Int*READ_ONLY*ATTRIBUTE*IQ_DET_TIMEBASE,\ 
T-LMBF:IQ:DET:UNDERRUN*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_DET_UNDERRUN,\ 
T-LMBF:IQ:DET:UPDATE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_DONE_S,\ 
T-LMBF:IQ:DET:UPDATE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_UPDATE_TRIG,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN1,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN2*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN2,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN3*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN3,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN4*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN4,\ 
T-LMBF:IQ:DET:UPDATE:TRIG:FAN5*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_TRIG_FAN5,\ 
T-LMBF:IQ:DET:UPDATE_SCALE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_SCALE_DONE_S,\ 
T-LMBF:IQ:DET:UPDATE_SCALE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_DET_UPDATE_SCALE_TRIG,\ 
T-LMBF:IQ:DET:UPDATE_SCALE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_DET_UPDATE_SCALE_TRIG_FAN,\ 
T-LMBF:IQ:FIR:0:CYCLES_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_0_CYCLES_S,\ 
T-LMBF:IQ:FIR:0:LENGTH_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_0_LENGTH_S,\ 
T-LMBF:IQ:FIR:0:PHASE_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_FIR_0_PHASE_S,\ 
T-LMBF:IQ:FIR:0:RELOAD_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_0_RELOAD_S,\ 
T-LMBF:IQ:FIR:0:USEWF_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_FIR_0_USEWF_S,\ 
T-LMBF:IQ:FIR:1:CYCLES_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_1_CYCLES_S,\ 
T-LMBF:IQ:FIR:1:LENGTH_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_1_LENGTH_S,\ 
T-LMBF:IQ:FIR:1:PHASE_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_FIR_1_PHASE_S,\ 
T-LMBF:IQ:FIR:1:RELOAD_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_1_RELOAD_S,\ 
T-LMBF:IQ:FIR:1:USEWF_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_FIR_1_USEWF_S,\ 
T-LMBF:IQ:FIR:2:CYCLES_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_2_CYCLES_S,\ 
T-LMBF:IQ:FIR:2:LENGTH_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_2_LENGTH_S,\ 
T-LMBF:IQ:FIR:2:PHASE_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_FIR_2_PHASE_S,\ 
T-LMBF:IQ:FIR:2:RELOAD_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_2_RELOAD_S,\ 
T-LMBF:IQ:FIR:2:USEWF_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_FIR_2_USEWF_S,\ 
T-LMBF:IQ:FIR:3:CYCLES_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_3_CYCLES_S,\ 
T-LMBF:IQ:FIR:3:LENGTH_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_3_LENGTH_S,\ 
T-LMBF:IQ:FIR:3:PHASE_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_FIR_3_PHASE_S,\ 
T-LMBF:IQ:FIR:3:RELOAD_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_3_RELOAD_S,\ 
T-LMBF:IQ:FIR:3:USEWF_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_FIR_3_USEWF_S,\ 
T-LMBF:IQ:FIR:DECIMATION_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_DECIMATION_S,\ 
T-LMBF:IQ:FIR:GAIN:DN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_GAIN_DN_S,\ 
T-LMBF:IQ:FIR:GAIN:UP_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_FIR_GAIN_UP_S,\ 
T-LMBF:IQ:FIR:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_FIR_GAIN_S,\ 
T-LMBF:IQ:NCO1:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO1_ENABLE_S,\ 
T-LMBF:IQ:NCO1:FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO1_FREQ_S,\ 
T-LMBF:IQ:NCO1:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO1_GAIN_DB_S,\ 
T-LMBF:IQ:NCO1:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO1_GAIN_S,\ 
T-LMBF:IQ:NCO1:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO1_GAIN_SCALAR_S,\ 
T-LMBF:IQ:NCO1:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO1_TUNE_PLL_S,\ 
T-LMBF:IQ:NCO2:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO2_ENABLE_S,\ 
T-LMBF:IQ:NCO2:FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO2_FREQ_S,\ 
T-LMBF:IQ:NCO2:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO2_GAIN_DB_S,\ 
T-LMBF:IQ:NCO2:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO2_GAIN_S,\ 
T-LMBF:IQ:NCO2:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_NCO2_GAIN_SCALAR_S,\ 
T-LMBF:IQ:NCO2:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_NCO2_TUNE_PLL_S,\ 
T-LMBF:IQ:PLL:CTRL:KI_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_KI_S,\ 
T-LMBF:IQ:PLL:CTRL:KP_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_KP_S,\ 
T-LMBF:IQ:PLL:CTRL:MAX_OFFSET_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_MAX_OFFSET_S,\ 
T-LMBF:IQ:PLL:CTRL:MIN_MAG_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_MIN_MAG_S,\ 
T-LMBF:IQ:PLL:CTRL:START_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_START_S,\ 
T-LMBF:IQ:PLL:CTRL:STATUS*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_STATUS,\ 
T-LMBF:IQ:PLL:CTRL:STOP:DET_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_STOP_DET_OVF,\ 
T-LMBF:IQ:PLL:CTRL:STOP:MAG_ERROR*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_STOP_MAG_ERROR,\ 
T-LMBF:IQ:PLL:CTRL:STOP:OFFSET_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_STOP_OFFSET_OVF,\ 
T-LMBF:IQ:PLL:CTRL:STOP:STOP*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_STOP_STOP,\ 
T-LMBF:IQ:PLL:CTRL:STOP_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_STOP_S,\ 
T-LMBF:IQ:PLL:CTRL:TARGET_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_TARGET_S,\ 
T-LMBF:IQ:PLL:CTRL:UPDATE_STATUS:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_UPDATE_STATUS_DONE_S,\ 
T-LMBF:IQ:PLL:CTRL:UPDATE_STATUS:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_PLL_CTRL_UPDATE_STATUS_TRIG,\ 
T-LMBF:IQ:PLL:CTRL:UPDATE_STATUS:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_CTRL_UPDATE_STATUS_TRIG_FAN,\ 
T-LMBF:IQ:PLL:DEBUG:ANGLE*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_ANGLE,\ 
T-LMBF:IQ:PLL:DEBUG:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_DEBUG_ENABLE_S,\ 
T-LMBF:IQ:PLL:DEBUG:FIFO_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_FIFO_OVF,\ 
T-LMBF:IQ:PLL:DEBUG:MAG*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_MAG,\ 
T-LMBF:IQ:PLL:DEBUG:READ:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DEBUG_READ_DONE_S,\ 
T-LMBF:IQ:PLL:DEBUG:READ:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_READ_TRIG,\ 
T-LMBF:IQ:PLL:DEBUG:READ:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DEBUG_READ_TRIG_FAN,\ 
T-LMBF:IQ:PLL:DEBUG:READ:TRIG:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DEBUG_READ_TRIG_FAN1,\ 
T-LMBF:IQ:PLL:DEBUG:RSTD*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_RSTD,\ 
T-LMBF:IQ:PLL:DEBUG:RSTD_ABS*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_RSTD_ABS,\ 
T-LMBF:IQ:PLL:DEBUG:RSTD_ABS_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_RSTD_ABS_DB,\ 
T-LMBF:IQ:PLL:DEBUG:RSTD_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_RSTD_DB,\ 
T-LMBF:IQ:PLL:DEBUG:SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_DEBUG_SELECT_S,\ 
T-LMBF:IQ:PLL:DEBUG:WFI*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_WFI,\ 
T-LMBF:IQ:PLL:DEBUG:WFQ*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_DEBUG_WFQ,\ 
T-LMBF:IQ:PLL:DET:BLANKING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_BLANKING_S,\ 
T-LMBF:IQ:PLL:DET:BUNCHES_S*Array:432*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_BUNCHES_S,\ 
T-LMBF:IQ:PLL:DET:BUNCH_SELECT_S*Scalar*String*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_BUNCH_SELECT_S,\ 
T-LMBF:IQ:PLL:DET:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_PLL_DET_COUNT,\ 
T-LMBF:IQ:PLL:DET:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_DWELL_S,\ 
T-LMBF:IQ:PLL:DET:RESET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_RESET_SELECT_S,\ 
T-LMBF:IQ:PLL:DET:SCALING_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_SCALING_S,\ 
T-LMBF:IQ:PLL:DET:SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_SELECT_S,\ 
T-LMBF:IQ:PLL:DET:SELECT_STATUS*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_PLL_DET_SELECT_STATUS,\ 
T-LMBF:IQ:PLL:DET:SET_SELECT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_DET_SET_SELECT_S,\ 
T-LMBF:IQ:PLL:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_FAN,\ 
T-LMBF:IQ:PLL:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_FAN1,\ 
T-LMBF:IQ:PLL:FILT:I*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_FILT_I,\ 
T-LMBF:IQ:PLL:FILT:MAG*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_FILT_MAG,\ 
T-LMBF:IQ:PLL:FILT:MAG_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_FILT_MAG_DB,\ 
T-LMBF:IQ:PLL:FILT:PHASE*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_FILT_PHASE,\ 
T-LMBF:IQ:PLL:FILT:Q*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_FILT_Q,\ 
T-LMBF:IQ:PLL:NCO:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_ENABLE_S,\ 
T-LMBF:IQ:PLL:NCO:FIFO_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_FIFO_OVF,\ 
T-LMBF:IQ:PLL:NCO:FREQ*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_FREQ,\ 
T-LMBF:IQ:PLL:NCO:FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_FREQ_S,\ 
T-LMBF:IQ:PLL:NCO:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_GAIN_DB_S,\ 
T-LMBF:IQ:PLL:NCO:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_GAIN_S,\ 
T-LMBF:IQ:PLL:NCO:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_GAIN_SCALAR_S,\ 
T-LMBF:IQ:PLL:NCO:MEAN_OFFSET*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_MEAN_OFFSET,\ 
T-LMBF:IQ:PLL:NCO:OFFSET*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_OFFSET,\ 
T-LMBF:IQ:PLL:NCO:OFFSETWF*Array:4096*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_OFFSETWF,\ 
T-LMBF:IQ:PLL:NCO:READ:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_READ_DONE_S,\ 
T-LMBF:IQ:PLL:NCO:READ:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_READ_TRIG,\ 
T-LMBF:IQ:PLL:NCO:READ:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_READ_TRIG_FAN,\ 
T-LMBF:IQ:PLL:NCO:RESET_FIFO_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_NCO_RESET_FIFO_S,\ 
T-LMBF:IQ:PLL:NCO:STD_OFFSET*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_STD_OFFSET,\ 
T-LMBF:IQ:PLL:NCO:TUNE*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_PLL_NCO_TUNE,\ 
T-LMBF:IQ:PLL:POLL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_PLL_POLL_S,\ 
T-LMBF:IQ:PLL:STA:DET_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_STA_DET_OVF,\ 
T-LMBF:IQ:PLL:STA:MAG_ERROR*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_STA_MAG_ERROR,\ 
T-LMBF:IQ:PLL:STA:OFFSET_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_PLL_STA_OFFSET_OVF,\ 
T-LMBF:IQ:SEQ:0:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_0_BANK_S,\ 
T-LMBF:IQ:SEQ:1:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_BANK_S,\ 
T-LMBF:IQ:SEQ:1:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_BLANK_S,\ 
T-LMBF:IQ:SEQ:1:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:1:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_COUNT_S,\ 
T-LMBF:IQ:SEQ:1:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_DWELL_S,\ 
T-LMBF:IQ:SEQ:1:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_ENABLE_S,\ 
T-LMBF:IQ:SEQ:1:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:1:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_ENWIN_S,\ 
T-LMBF:IQ:SEQ:1:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:1:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_GAIN_S,\ 
T-LMBF:IQ:SEQ:1:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:1:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:1:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:1:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:1:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:1:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_1_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:2:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_BANK_S,\ 
T-LMBF:IQ:SEQ:2:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_BLANK_S,\ 
T-LMBF:IQ:SEQ:2:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:2:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_COUNT_S,\ 
T-LMBF:IQ:SEQ:2:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_DWELL_S,\ 
T-LMBF:IQ:SEQ:2:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_ENABLE_S,\ 
T-LMBF:IQ:SEQ:2:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:2:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_ENWIN_S,\ 
T-LMBF:IQ:SEQ:2:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:2:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_GAIN_S,\ 
T-LMBF:IQ:SEQ:2:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:2:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:2:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:2:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:2:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:2:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_2_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:3:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_BANK_S,\ 
T-LMBF:IQ:SEQ:3:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_BLANK_S,\ 
T-LMBF:IQ:SEQ:3:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:3:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_COUNT_S,\ 
T-LMBF:IQ:SEQ:3:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_DWELL_S,\ 
T-LMBF:IQ:SEQ:3:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_ENABLE_S,\ 
T-LMBF:IQ:SEQ:3:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:3:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_ENWIN_S,\ 
T-LMBF:IQ:SEQ:3:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:3:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_GAIN_S,\ 
T-LMBF:IQ:SEQ:3:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:3:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:3:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:3:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:3:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:3:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_3_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:4:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_BANK_S,\ 
T-LMBF:IQ:SEQ:4:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_BLANK_S,\ 
T-LMBF:IQ:SEQ:4:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:4:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_COUNT_S,\ 
T-LMBF:IQ:SEQ:4:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_DWELL_S,\ 
T-LMBF:IQ:SEQ:4:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_ENABLE_S,\ 
T-LMBF:IQ:SEQ:4:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:4:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_ENWIN_S,\ 
T-LMBF:IQ:SEQ:4:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:4:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_GAIN_S,\ 
T-LMBF:IQ:SEQ:4:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:4:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:4:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:4:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:4:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:4:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_4_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:5:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_BANK_S,\ 
T-LMBF:IQ:SEQ:5:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_BLANK_S,\ 
T-LMBF:IQ:SEQ:5:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:5:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_COUNT_S,\ 
T-LMBF:IQ:SEQ:5:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_DWELL_S,\ 
T-LMBF:IQ:SEQ:5:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_ENABLE_S,\ 
T-LMBF:IQ:SEQ:5:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:5:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_ENWIN_S,\ 
T-LMBF:IQ:SEQ:5:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:5:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_GAIN_S,\ 
T-LMBF:IQ:SEQ:5:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:5:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:5:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:5:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:5:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:5:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_5_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:6:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_BANK_S,\ 
T-LMBF:IQ:SEQ:6:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_BLANK_S,\ 
T-LMBF:IQ:SEQ:6:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:6:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_COUNT_S,\ 
T-LMBF:IQ:SEQ:6:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_DWELL_S,\ 
T-LMBF:IQ:SEQ:6:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_ENABLE_S,\ 
T-LMBF:IQ:SEQ:6:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:6:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_ENWIN_S,\ 
T-LMBF:IQ:SEQ:6:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:6:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_GAIN_S,\ 
T-LMBF:IQ:SEQ:6:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:6:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:6:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:6:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:6:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:6:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_6_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:7:BANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_BANK_S,\ 
T-LMBF:IQ:SEQ:7:BLANK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_BLANK_S,\ 
T-LMBF:IQ:SEQ:7:CAPTURE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_CAPTURE_S,\ 
T-LMBF:IQ:SEQ:7:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_COUNT_S,\ 
T-LMBF:IQ:SEQ:7:DWELL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_DWELL_S,\ 
T-LMBF:IQ:SEQ:7:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_ENABLE_S,\ 
T-LMBF:IQ:SEQ:7:END_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_END_FREQ_S,\ 
T-LMBF:IQ:SEQ:7:ENWIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_ENWIN_S,\ 
T-LMBF:IQ:SEQ:7:GAIN_DB_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_GAIN_DB_S,\ 
T-LMBF:IQ:SEQ:7:GAIN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_GAIN_S,\ 
T-LMBF:IQ:SEQ:7:GAIN_SCALAR_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_GAIN_SCALAR_S,\ 
T-LMBF:IQ:SEQ:7:HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:7:START_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_START_FREQ_S,\ 
T-LMBF:IQ:SEQ:7:STATE_HOLDOFF_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_STATE_HOLDOFF_S,\ 
T-LMBF:IQ:SEQ:7:STEP_FREQ_S*Scalar*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_STEP_FREQ_S,\ 
T-LMBF:IQ:SEQ:7:TUNE_PLL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_SEQ_7_TUNE_PLL_S,\ 
T-LMBF:IQ:SEQ:BUSY*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_SEQ_BUSY,\ 
T-LMBF:IQ:SEQ:COUNT:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_COUNT_FAN,\ 
T-LMBF:IQ:SEQ:DURATION*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_SEQ_DURATION,\ 
T-LMBF:IQ:SEQ:DURATION:S*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_SEQ_DURATION_S,\ 
T-LMBF:IQ:SEQ:LENGTH*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_SEQ_LENGTH,\ 
T-LMBF:IQ:SEQ:MODE*Scalar*String*READ_ONLY*ATTRIBUTE*IQ_SEQ_MODE,\ 
T-LMBF:IQ:SEQ:PC*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_SEQ_PC,\ 
T-LMBF:IQ:SEQ:PC_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_PC_S,\ 
T-LMBF:IQ:SEQ:RESET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_RESET_S,\ 
T-LMBF:IQ:SEQ:RESET_WIN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_RESET_WIN_S,\ 
T-LMBF:IQ:SEQ:STATUS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_STATUS_FAN,\ 
T-LMBF:IQ:SEQ:STATUS:READ_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_STATUS_READ_S,\ 
T-LMBF:IQ:SEQ:SUPER:COUNT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_SEQ_SUPER_COUNT,\ 
T-LMBF:IQ:SEQ:SUPER:COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_SUPER_COUNT_S,\ 
T-LMBF:IQ:SEQ:SUPER:OFFSET_S*Array:1024*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_SUPER_OFFSET_S,\ 
T-LMBF:IQ:SEQ:SUPER:RESET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_SUPER_RESET_S,\ 
T-LMBF:IQ:SEQ:TOTAL:DURATION*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_SEQ_TOTAL_DURATION,\ 
T-LMBF:IQ:SEQ:TOTAL:DURATION:S*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_SEQ_TOTAL_DURATION_S,\ 
T-LMBF:IQ:SEQ:TOTAL:LENGTH*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_SEQ_TOTAL_LENGTH,\ 
T-LMBF:IQ:SEQ:TRIGGER_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_TRIGGER_S,\ 
T-LMBF:IQ:SEQ:UPDATE_COUNT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_SEQ_UPDATE_COUNT_S,\ 
T-LMBF:IQ:SEQ:WINDOW_S*Array:1024*Double*READ_WRITE*ATTRIBUTE*IQ_SEQ_WINDOW_S,\ 
T-LMBF:IQ:STA:STATUS*Scalar*Double*READ_ONLY*ATTRIBUTE*IQ_STA_STATUS,\ 
T-LMBF:IQ:TRG:SEQ:ADC0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_ADC0_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:ADC0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_ADC0_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:ADC0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_ADC0_HIT,\ 
T-LMBF:IQ:TRG:SEQ:ADC1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_ADC1_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:ADC1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_ADC1_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:ADC1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_ADC1_HIT,\ 
T-LMBF:IQ:TRG:SEQ:ARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_ARM_S,\ 
T-LMBF:IQ:TRG:SEQ:BL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:DAC0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DAC0_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:DAC0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DAC0_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:DAC0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_DAC0_HIT,\ 
T-LMBF:IQ:TRG:SEQ:DAC1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DAC1_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:DAC1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DAC1_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:DAC1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_DAC1_HIT,\ 
T-LMBF:IQ:TRG:SEQ:DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DELAY_S,\ 
T-LMBF:IQ:TRG:SEQ:DISARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_DISARM_S,\ 
T-LMBF:IQ:TRG:SEQ:EN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:EXT:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_EXT_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:EXT:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_EXT_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:EXT:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_EXT_HIT,\ 
T-LMBF:IQ:TRG:SEQ:HIT*Scalar*Int*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_HIT,\ 
T-LMBF:IQ:TRG:SEQ:HIT:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_HIT_FAN,\ 
T-LMBF:IQ:TRG:SEQ:HIT:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_HIT_FAN1,\ 
T-LMBF:IQ:TRG:SEQ:MODE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_MODE_S,\ 
T-LMBF:IQ:TRG:SEQ:PM:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_PM_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:PM:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_PM_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:PM:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_PM_HIT,\ 
T-LMBF:IQ:TRG:SEQ:SEQ0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SEQ0_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:SEQ0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SEQ0_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:SEQ0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_SEQ0_HIT,\ 
T-LMBF:IQ:TRG:SEQ:SEQ1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SEQ1_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:SEQ1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SEQ1_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:SEQ1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_SEQ1_HIT,\ 
T-LMBF:IQ:TRG:SEQ:SOFT:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SOFT_BL_S,\ 
T-LMBF:IQ:TRG:SEQ:SOFT:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*IQ_TRG_SEQ_SOFT_EN_S,\ 
T-LMBF:IQ:TRG:SEQ:SOFT:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_SOFT_HIT,\ 
T-LMBF:IQ:TRG:SEQ:STATUS*Scalar*Enum*READ_ONLY*ATTRIBUTE*IQ_TRG_SEQ_STATUS,\ 
T-LMBF:MEM:BUSY*Scalar*Enum*READ_ONLY*ATTRIBUTE*MEM_BUSY,\ 
T-LMBF:MEM:CAPTURE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*MEM_CAPTURE_S,\ 
T-LMBF:MEM:OFFSET_S*Scalar*Int*READ_WRITE*ATTRIBUTE*MEM_OFFSET_S,\ 
T-LMBF:MEM:READOUT:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*MEM_READOUT_DONE_S,\ 
T-LMBF:MEM:READOUT:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*MEM_READOUT_TRIG,\ 
T-LMBF:MEM:READOUT:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*MEM_READOUT_TRIG_FAN,\ 
T-LMBF:MEM:RUNOUT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*MEM_RUNOUT_S,\ 
T-LMBF:MEM:SEL0_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*MEM_SEL0_S,\ 
T-LMBF:MEM:SEL1_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*MEM_SEL1_S,\ 
T-LMBF:MEM:SELECT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*MEM_SELECT_S,\ 
T-LMBF:MEM:WF0*Array:16384*Int*READ_ONLY*ATTRIBUTE*MEM_WF0,\ 
T-LMBF:MEM:WF1*Array:16384*Int*READ_ONLY*ATTRIBUTE*MEM_WF1,\ 
T-LMBF:Q:ADC:DRAM_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_ADC_DRAM_SOURCE_S,\ 
T-LMBF:Q:ADC:EVENT*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_ADC_EVENT,\ 
T-LMBF:Q:ADC:EVENT_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*Q_ADC_EVENT_LIMIT_S,\ 
T-LMBF:Q:ADC:FILTER_S*Array:20*Double*READ_WRITE*ATTRIBUTE*Q_ADC_FILTER_S,\ 
T-LMBF:Q:ADC:FIR_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_ADC_FIR_OVF,\ 
T-LMBF:Q:ADC:INP_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_ADC_INP_OVF,\ 
T-LMBF:Q:ADC:LOOPBACK_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_ADC_LOOPBACK_S,\ 
T-LMBF:Q:ADC:MMS:ARCHIVE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_ARCHIVE_DONE_S,\ 
T-LMBF:Q:ADC:MMS:ARCHIVE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_ARCHIVE_TRIG,\ 
T-LMBF:Q:ADC:MMS:ARCHIVE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_ARCHIVE_TRIG_FAN,\ 
T-LMBF:Q:ADC:MMS:DELTA*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_DELTA,\ 
T-LMBF:Q:ADC:MMS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_FAN,\ 
T-LMBF:Q:ADC:MMS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_FAN1,\ 
T-LMBF:Q:ADC:MMS:MAX*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_MAX,\ 
T-LMBF:Q:ADC:MMS:MEAN*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_MEAN,\ 
T-LMBF:Q:ADC:MMS:MEAN_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_MEAN_MEAN,\ 
T-LMBF:Q:ADC:MMS:MIN*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_MIN,\ 
T-LMBF:Q:ADC:MMS:SCAN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_SCAN_S,\ 
T-LMBF:Q:ADC:MMS:STD*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD,\ 
T-LMBF:Q:ADC:MMS:STD_MAX_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD_MAX_WF,\ 
T-LMBF:Q:ADC:MMS:STD_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD_MEAN,\ 
T-LMBF:Q:ADC:MMS:STD_MEAN_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD_MEAN_DB,\ 
T-LMBF:Q:ADC:MMS:STD_MEAN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD_MEAN_WF,\ 
T-LMBF:Q:ADC:MMS:STD_MIN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_STD_MIN_WF,\ 
T-LMBF:Q:ADC:MMS:TURNS*Scalar*Int*READ_ONLY*ATTRIBUTE*Q_ADC_MMS_TURNS,\ 
T-LMBF:Q:ADC:MMS_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_ADC_MMS_SOURCE_S,\ 
T-LMBF:Q:ADC:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_ADC_OVF,\ 
T-LMBF:Q:ADC:OVF_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*Q_ADC_OVF_LIMIT_S,\ 
T-LMBF:Q:ADC:REJECT_COUNT_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_ADC_REJECT_COUNT_S,\ 
T-LMBF:Q:DAC:BUN_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_BUN_OVF,\ 
T-LMBF:Q:DAC:DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_DELAY_S,\ 
T-LMBF:Q:DAC:DRAM_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_DAC_DRAM_SOURCE_S,\ 
T-LMBF:Q:DAC:ENABLE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_DAC_ENABLE_S,\ 
T-LMBF:Q:DAC:EVENT*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_EVENT,\ 
T-LMBF:Q:DAC:EVENT_LIMIT_S*Scalar*Double*READ_WRITE*ATTRIBUTE*Q_DAC_EVENT_LIMIT_S,\ 
T-LMBF:Q:DAC:FILTER_S*Array:20*Double*READ_WRITE*ATTRIBUTE*Q_DAC_FILTER_S,\ 
T-LMBF:Q:DAC:FIR_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_FIR_OVF,\ 
T-LMBF:Q:DAC:MMS:ARCHIVE:DONE_S*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_ARCHIVE_DONE_S,\ 
T-LMBF:Q:DAC:MMS:ARCHIVE:TRIG*Scalar*Int*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_ARCHIVE_TRIG,\ 
T-LMBF:Q:DAC:MMS:ARCHIVE:TRIG:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_ARCHIVE_TRIG_FAN,\ 
T-LMBF:Q:DAC:MMS:DELTA*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_DELTA,\ 
T-LMBF:Q:DAC:MMS:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_FAN,\ 
T-LMBF:Q:DAC:MMS:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_FAN1,\ 
T-LMBF:Q:DAC:MMS:MAX*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_MAX,\ 
T-LMBF:Q:DAC:MMS:MEAN*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_MEAN,\ 
T-LMBF:Q:DAC:MMS:MEAN_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_MEAN_MEAN,\ 
T-LMBF:Q:DAC:MMS:MIN*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_MIN,\ 
T-LMBF:Q:DAC:MMS:SCAN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_SCAN_S,\ 
T-LMBF:Q:DAC:MMS:STD*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD,\ 
T-LMBF:Q:DAC:MMS:STD_MAX_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD_MAX_WF,\ 
T-LMBF:Q:DAC:MMS:STD_MEAN*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD_MEAN,\ 
T-LMBF:Q:DAC:MMS:STD_MEAN_DB*Scalar*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD_MEAN_DB,\ 
T-LMBF:Q:DAC:MMS:STD_MEAN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD_MEAN_WF,\ 
T-LMBF:Q:DAC:MMS:STD_MIN_WF*Array:432*Double*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_STD_MIN_WF,\ 
T-LMBF:Q:DAC:MMS:TURNS*Scalar*Int*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_TURNS,\ 
T-LMBF:Q:DAC:MMS_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_MMS_OVF,\ 
T-LMBF:Q:DAC:MMS_SOURCE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*Q_DAC_MMS_SOURCE_S,\ 
T-LMBF:Q:DAC:MUX_OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_MUX_OVF,\ 
T-LMBF:Q:DAC:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_DAC_OVF,\ 
T-LMBF:Q:FIR:0:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*Q_FIR_0_TAPS,\ 
T-LMBF:Q:FIR:0:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*Q_FIR_0_TAPS_S,\ 
T-LMBF:Q:FIR:1:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*Q_FIR_1_TAPS,\ 
T-LMBF:Q:FIR:1:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*Q_FIR_1_TAPS_S,\ 
T-LMBF:Q:FIR:2:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*Q_FIR_2_TAPS,\ 
T-LMBF:Q:FIR:2:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*Q_FIR_2_TAPS_S,\ 
T-LMBF:Q:FIR:3:TAPS*Array:16*Double*READ_ONLY*ATTRIBUTE*Q_FIR_3_TAPS,\ 
T-LMBF:Q:FIR:3:TAPS_S*Array:16*Double*READ_WRITE*ATTRIBUTE*Q_FIR_3_TAPS_S,\ 
T-LMBF:Q:FIR:OVF*Scalar*Enum*READ_ONLY*ATTRIBUTE*Q_FIR_OVF,\ 
T-LMBF:STA:CLOCK*Scalar*Enum*READ_ONLY*ATTRIBUTE*STA_CLOCK,\ 
T-LMBF:STA:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*STA_FAN,\ 
T-LMBF:STA:POLL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*STA_POLL_S,\ 
T-LMBF:STA:VCO*Scalar*Enum*READ_ONLY*ATTRIBUTE*STA_VCO,\ 
T-LMBF:STA:VCXO*Scalar*Enum*READ_ONLY*ATTRIBUTE*STA_VCXO,\ 
T-LMBF:TRG:ADC0:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_ADC0_IN,\ 
T-LMBF:TRG:ADC1:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_ADC1_IN,\ 
T-LMBF:TRG:ARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_ARM_S,\ 
T-LMBF:TRG:BLANKING_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_BLANKING_S,\ 
T-LMBF:TRG:BLNK:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_BLNK_IN,\ 
T-LMBF:TRG:DAC0:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_DAC0_IN,\ 
T-LMBF:TRG:DAC1:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_DAC1_IN,\ 
T-LMBF:TRG:DISARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_DISARM_S,\ 
T-LMBF:TRG:EXT:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_EXT_IN,\ 
T-LMBF:TRG:IN:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_IN_FAN,\ 
T-LMBF:TRG:IN:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_IN_FAN1,\ 
T-LMBF:TRG:IN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_IN_S,\ 
T-LMBF:TRG:MEM:ADC0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_ADC0_BL_S,\ 
T-LMBF:TRG:MEM:ADC0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_ADC0_EN_S,\ 
T-LMBF:TRG:MEM:ADC0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_ADC0_HIT,\ 
T-LMBF:TRG:MEM:ADC1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_ADC1_BL_S,\ 
T-LMBF:TRG:MEM:ADC1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_ADC1_EN_S,\ 
T-LMBF:TRG:MEM:ADC1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_ADC1_HIT,\ 
T-LMBF:TRG:MEM:ARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_ARM_S,\ 
T-LMBF:TRG:MEM:BL_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_BL_S,\ 
T-LMBF:TRG:MEM:DAC0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_DAC0_BL_S,\ 
T-LMBF:TRG:MEM:DAC0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_DAC0_EN_S,\ 
T-LMBF:TRG:MEM:DAC0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_DAC0_HIT,\ 
T-LMBF:TRG:MEM:DAC1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_DAC1_BL_S,\ 
T-LMBF:TRG:MEM:DAC1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_DAC1_EN_S,\ 
T-LMBF:TRG:MEM:DAC1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_DAC1_HIT,\ 
T-LMBF:TRG:MEM:DELAY_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_DELAY_S,\ 
T-LMBF:TRG:MEM:DISARM_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_DISARM_S,\ 
T-LMBF:TRG:MEM:EN_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_EN_S,\ 
T-LMBF:TRG:MEM:EXT:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_EXT_BL_S,\ 
T-LMBF:TRG:MEM:EXT:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_EXT_EN_S,\ 
T-LMBF:TRG:MEM:EXT:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_EXT_HIT,\ 
T-LMBF:TRG:MEM:HIT*Scalar*Int*READ_ONLY*ATTRIBUTE*TRG_MEM_HIT,\ 
T-LMBF:TRG:MEM:HIT:FAN*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_HIT_FAN,\ 
T-LMBF:TRG:MEM:HIT:FAN1*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_MEM_HIT_FAN1,\ 
T-LMBF:TRG:MEM:MODE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_MODE_S,\ 
T-LMBF:TRG:MEM:PM:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_PM_BL_S,\ 
T-LMBF:TRG:MEM:PM:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_PM_EN_S,\ 
T-LMBF:TRG:MEM:PM:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_PM_HIT,\ 
T-LMBF:TRG:MEM:SEQ0:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SEQ0_BL_S,\ 
T-LMBF:TRG:MEM:SEQ0:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SEQ0_EN_S,\ 
T-LMBF:TRG:MEM:SEQ0:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_SEQ0_HIT,\ 
T-LMBF:TRG:MEM:SEQ1:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SEQ1_BL_S,\ 
T-LMBF:TRG:MEM:SEQ1:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SEQ1_EN_S,\ 
T-LMBF:TRG:MEM:SEQ1:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_SEQ1_HIT,\ 
T-LMBF:TRG:MEM:SOFT:BL_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SOFT_BL_S,\ 
T-LMBF:TRG:MEM:SOFT:EN_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MEM_SOFT_EN_S,\ 
T-LMBF:TRG:MEM:SOFT:HIT*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_SOFT_HIT,\ 
T-LMBF:TRG:MEM:STATUS*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_MEM_STATUS,\ 
T-LMBF:TRG:MODE_S*Scalar*Enum*READ_WRITE*ATTRIBUTE*TRG_MODE_S,\ 
T-LMBF:TRG:PM:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_PM_IN,\ 
T-LMBF:TRG:SEQ0:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_SEQ0_IN,\ 
T-LMBF:TRG:SEQ1:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_SEQ1_IN,\ 
T-LMBF:TRG:SHARED*Scalar*String*READ_ONLY*ATTRIBUTE*TRG_SHARED,\ 
T-LMBF:TRG:SOFT:IN*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_SOFT_IN,\ 
T-LMBF:TRG:SOFT_S*Scalar*Int*READ_WRITE*ATTRIBUTE*TRG_SOFT_S,\ 
T-LMBF:TRG:STATUS*Scalar*Enum*READ_ONLY*ATTRIBUTE*TRG_STATUS

# --- t-lmbf/processor/l attribute properties

t-lmbf/processor/l/ADC_EVENTS_S->description: "ADC event detect scan"
t-lmbf/processor/l/DAC_EVENTS_S->description: "DAC event detect scan"
t-lmbf/processor/l/DLY_DAC_COARSE_DELAY_S->description: "DAC clock coarse delay"
t-lmbf/processor/l/DLY_DAC_DELAY_PS->unit: "ps"
t-lmbf/processor/l/DLY_DAC_FIFO->description: "DAC output FIFO depth"
t-lmbf/processor/l/DLY_DAC_FINE_DELAY_S->description: "DAC clock fine delay"
t-lmbf/processor/l/DLY_DAC_FINE_DELAY_S->min_value: "0.0"
t-lmbf/processor/l/DLY_DAC_FINE_DELAY_S->max_value: "23.0"
t-lmbf/processor/l/DLY_DAC_FINE_DELAY_S->format: "%2d"
t-lmbf/processor/l/DLY_DAC_RESET_S->description: "Reset coarse delay"
t-lmbf/processor/l/DLY_DAC_STEP_S->description: "Advance coarse delay"
t-lmbf/processor/l/DLY_STEP_SIZE->description: "Duration of coarse step"
t-lmbf/processor/l/DLY_STEP_SIZE->unit: "ps"
t-lmbf/processor/l/DLY_TURN_DELAY_PS->unit: "ps"
t-lmbf/processor/l/DLY_TURN_DELAY_S->description: "Turn clock input delay"
t-lmbf/processor/l/DLY_TURN_DELAY_S->min_value: "0.0"
t-lmbf/processor/l/DLY_TURN_DELAY_S->max_value: "31.0"
t-lmbf/processor/l/DLY_TURN_DELAY_S->format: "%2d"
t-lmbf/processor/l/DLY_TURN_ERRORS->description: "Turn clock errors"
t-lmbf/processor/l/DLY_TURN_OFFSET_S->description: "Turn clock offset"
t-lmbf/processor/l/DLY_TURN_POLL_S->description: "Update turn status"
t-lmbf/processor/l/DLY_TURN_RATE->description: "Clock error rate"
t-lmbf/processor/l/DLY_TURN_RATE->unit: "%"
t-lmbf/processor/l/DLY_TURN_STATUS->description: "Turn clock status"
t-lmbf/processor/l/DLY_TURN_STATUS->EnumLabels: "Armed", "Synced", "Sync Errors"
t-lmbf/processor/l/DLY_TURN_STATUS->values: "Armed", "Synced", "Sync Errors"
t-lmbf/processor/l/DLY_TURN_SYNC_S->description: "Synchronise turn clock"
t-lmbf/processor/l/DLY_TURN_TURNS->description: "Turns sampled"
t-lmbf/processor/l/FIR_EVENTS_S->description: "FIR event detect scan"
t-lmbf/processor/l/I_ADC_DRAM_SOURCE_S->description: "Source of memory data"
t-lmbf/processor/l/I_ADC_DRAM_SOURCE_S->EnumLabels: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/I_ADC_DRAM_SOURCE_S->values: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/I_ADC_EVENT->description: "ADC min/max event"
t-lmbf/processor/l/I_ADC_EVENT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/I_ADC_EVENT->values: "No", "Yes"
t-lmbf/processor/l/I_ADC_EVENT_LIMIT_S->description: "ADC min/max event threshold"
t-lmbf/processor/l/I_ADC_EVENT_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/I_ADC_EVENT_LIMIT_S->max_value: "2.0"
t-lmbf/processor/l/I_ADC_EVENT_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/I_ADC_FILTER_S->description: "Input compensation filter"
t-lmbf/processor/l/I_ADC_FIR_OVF->description: "ADC COMP overflow"
t-lmbf/processor/l/I_ADC_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_INP_OVF->description: "ADC input overflow"
t-lmbf/processor/l/I_ADC_INP_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_INP_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_LOOPBACK_S->description: "Enable DAC -> ADC loopback"
t-lmbf/processor/l/I_ADC_LOOPBACK_S->EnumLabels: "Normal", "Loopback"
t-lmbf/processor/l/I_ADC_LOOPBACK_S->values: "Normal", "Loopback"
t-lmbf/processor/l/I_ADC_MMS_ARCHIVE_DONE_S->description: "ARCHIVE processing done"
t-lmbf/processor/l/I_ADC_MMS_ARCHIVE_TRIG->description: "ARCHIVE processing trigger"
t-lmbf/processor/l/I_ADC_MMS_DELTA->description: "Max ADC values per bunch"
t-lmbf/processor/l/I_ADC_MMS_MAX->description: "Max ADC values per bunch"
t-lmbf/processor/l/I_ADC_MMS_MEAN->description: "Mean ADC values per bunch"
t-lmbf/processor/l/I_ADC_MMS_MEAN_MEAN->description: "Mean position"
t-lmbf/processor/l/I_ADC_MMS_MIN->description: "Min ADC values per bunch"
t-lmbf/processor/l/I_ADC_MMS_SCAN_S->description: "ADC min/max scanning"
t-lmbf/processor/l/I_ADC_MMS_STD->description: "ADC standard deviation per bunch"
t-lmbf/processor/l/I_ADC_MMS_STD_MAX_WF->description: "Maximum of standard deviation"
t-lmbf/processor/l/I_ADC_MMS_STD_MEAN->description: "Mean MMS standard deviation"
t-lmbf/processor/l/I_ADC_MMS_STD_MEAN_DB->description: "Mean MMS deviation in dB"
t-lmbf/processor/l/I_ADC_MMS_STD_MEAN_DB->unit: "dB"
t-lmbf/processor/l/I_ADC_MMS_STD_MEAN_WF->description: "Power average of standard deviation"
t-lmbf/processor/l/I_ADC_MMS_STD_MIN_WF->description: "Minimum of standard deviation"
t-lmbf/processor/l/I_ADC_MMS_TURNS->description: "Number of turns in this sample"
t-lmbf/processor/l/I_ADC_MMS_SOURCE_S->description: "Source of min/max/sum data"
t-lmbf/processor/l/I_ADC_MMS_SOURCE_S->EnumLabels: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/I_ADC_MMS_SOURCE_S->values: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/I_ADC_OVF->description: "ADC overflow"
t-lmbf/processor/l/I_ADC_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_ADC_OVF_LIMIT_S->description: "Overflow limit threshold"
t-lmbf/processor/l/I_ADC_OVF_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/I_ADC_OVF_LIMIT_S->max_value: "1.0"
t-lmbf/processor/l/I_ADC_OVF_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/I_ADC_REJECT_COUNT_S->description: "Samples in fill pattern reject filter"
t-lmbf/processor/l/I_ADC_REJECT_COUNT_S->EnumLabels: "1 turns", "2 turns", "4 turns", "8 turns", "16 turns", "32 turns", "64 turns", "128 turns", "256 turns", "512 turns", "1024 turns", "2048 turns", "4096 turns"
t-lmbf/processor/l/I_ADC_REJECT_COUNT_S->values: "1 turns", "2 turns", "4 turns", "8 turns", "16 turns", "32 turns", "64 turns", "128 turns", "256 turns", "512 turns", "1024 turns", "2048 turns", "4096 turns"
t-lmbf/processor/l/I_DAC_BUN_OVF->description: "DAC bunch FIR clipping"
t-lmbf/processor/l/I_DAC_BUN_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_BUN_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_DELAY_S->description: "DAC output delay"
t-lmbf/processor/l/I_DAC_DRAM_SOURCE_S->description: "Source of memory data"
t-lmbf/processor/l/I_DAC_DRAM_SOURCE_S->EnumLabels: "Before PEMPH", "After PEMPH"
t-lmbf/processor/l/I_DAC_DRAM_SOURCE_S->values: "Before PEMPH", "After PEMPH"
t-lmbf/processor/l/I_DAC_ENABLE_S->description: "DAC output enable"
t-lmbf/processor/l/I_DAC_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/I_DAC_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/I_DAC_EVENT->description: "DAC min/max event"
t-lmbf/processor/l/I_DAC_EVENT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/I_DAC_EVENT->values: "No", "Yes"
t-lmbf/processor/l/I_DAC_EVENT_LIMIT_S->description: "DAC min/max event threshold"
t-lmbf/processor/l/I_DAC_EVENT_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/I_DAC_EVENT_LIMIT_S->max_value: "2.0"
t-lmbf/processor/l/I_DAC_EVENT_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/I_DAC_FILTER_S->description: "Output preemphasis filter"
t-lmbf/processor/l/I_DAC_FIR_OVF->description: "DAC PEMPH overflow"
t-lmbf/processor/l/I_DAC_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_MMS_ARCHIVE_DONE_S->description: "ARCHIVE processing done"
t-lmbf/processor/l/I_DAC_MMS_ARCHIVE_TRIG->description: "ARCHIVE processing trigger"
t-lmbf/processor/l/I_DAC_MMS_DELTA->description: "Max DAC values per bunch"
t-lmbf/processor/l/I_DAC_MMS_MAX->description: "Max DAC values per bunch"
t-lmbf/processor/l/I_DAC_MMS_MEAN->description: "Mean DAC values per bunch"
t-lmbf/processor/l/I_DAC_MMS_MEAN_MEAN->description: "Mean position"
t-lmbf/processor/l/I_DAC_MMS_MIN->description: "Min DAC values per bunch"
t-lmbf/processor/l/I_DAC_MMS_SCAN_S->description: "DAC min/max scanning"
t-lmbf/processor/l/I_DAC_MMS_STD->description: "DAC standard deviation per bunch"
t-lmbf/processor/l/I_DAC_MMS_STD_MAX_WF->description: "Maximum of standard deviation"
t-lmbf/processor/l/I_DAC_MMS_STD_MEAN->description: "Mean MMS standard deviation"
t-lmbf/processor/l/I_DAC_MMS_STD_MEAN_DB->description: "Mean MMS deviation in dB"
t-lmbf/processor/l/I_DAC_MMS_STD_MEAN_DB->unit: "dB"
t-lmbf/processor/l/I_DAC_MMS_STD_MEAN_WF->description: "Power average of standard deviation"
t-lmbf/processor/l/I_DAC_MMS_STD_MIN_WF->description: "Minimum of standard deviation"
t-lmbf/processor/l/I_DAC_MMS_TURNS->description: "Number of turns in this sample"
t-lmbf/processor/l/I_DAC_MMS_OVF->description: "DAC bunch FIR overflow"
t-lmbf/processor/l/I_DAC_MMS_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_MMS_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_MMS_SOURCE_S->description: "Source of min/max/sum data"
t-lmbf/processor/l/I_DAC_MMS_SOURCE_S->EnumLabels: "Before PEMPH", "After PEMPH", "Feedback"
t-lmbf/processor/l/I_DAC_MMS_SOURCE_S->values: "Before PEMPH", "After PEMPH", "Feedback"
t-lmbf/processor/l/I_DAC_MUX_OVF->description: "DAC output overflow"
t-lmbf/processor/l/I_DAC_MUX_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_MUX_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_OVF->description: "DAC overflow"
t-lmbf/processor/l/I_DAC_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_DAC_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/I_FIR_0_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/I_FIR_0_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/I_FIR_1_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/I_FIR_1_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/I_FIR_2_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/I_FIR_2_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/I_FIR_3_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/I_FIR_3_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/I_FIR_OVF->description: "Overflow in I bunch-by-bunch filter"
t-lmbf/processor/l/I_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/I_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/INFO_ADC_TAPS->description: "Length of ADC compensation filter"
t-lmbf/processor/l/INFO_AXIS0->description: "Name of first axis"
t-lmbf/processor/l/INFO_AXIS1->description: "Name of second axis"
t-lmbf/processor/l/INFO_BUNCHES->description: "Number of bunches per revolution"
t-lmbf/processor/l/INFO_BUNCH_TAPS->description: "Length of bunch-by-bunch feedback filter"
t-lmbf/processor/l/INFO_DAC_TAPS->description: "Length of DAC pre-emphasis filter"
t-lmbf/processor/l/INFO_DEVICE->description: "Name of AMC525 device"
t-lmbf/processor/l/INFO_DRIVER_VERSION->description: "Kernel driver version"
t-lmbf/processor/l/INFO_FPGA_GIT_VERSION->description: "Firmware git version"
t-lmbf/processor/l/INFO_FPGA_VERSION->description: "Firmware version"
t-lmbf/processor/l/INFO_GIT_VERSION->description: "Software git version"
t-lmbf/processor/l/INFO_HOSTNAME->description: "Host name of MBF IOC"
t-lmbf/processor/l/INFO_MODE->description: "Operational mode"
t-lmbf/processor/l/INFO_MODE->EnumLabels: "TMBF", "LMBF"
t-lmbf/processor/l/INFO_MODE->values: "TMBF", "LMBF"
t-lmbf/processor/l/INFO_SOCKET->description: "Socket number for data server"
t-lmbf/processor/l/INFO_VERSION->description: "Software version"
t-lmbf/processor/l/IQ_ADC_MAGNITUDE->description: "Bunch magnitude"
t-lmbf/processor/l/IQ_ADC_MAGNITUDE_MEAN->description: "Average bunch magnitude"
t-lmbf/processor/l/IQ_ADC_PHASE->description: "Bunch phase"
t-lmbf/processor/l/IQ_ADC_PHASE->unit: "deg"
t-lmbf/processor/l/IQ_ADC_PHASE_MEAN->description: "Average bunch phase"
t-lmbf/processor/l/IQ_ADC_PHASE_MEAN->unit: "deg"
t-lmbf/processor/l/IQ_ADC_THRESHOLD_S->description: "Magnitude phase threshold"
t-lmbf/processor/l/IQ_ADC_THRESHOLD_S->min_value: "0.0"
t-lmbf/processor/l/IQ_ADC_THRESHOLD_S->max_value: "1.0"
t-lmbf/processor/l/IQ_ADC_THRESHOLD_S->format: "%1.3f"
t-lmbf/processor/l/IQ_ADC_TRIGGER_S->description: "Update bunch phase"
t-lmbf/processor/l/IQ_BUN_0_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_BUN_0_FIR_ENABLE_S->description: "Enables for FIR output"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_DB->description: "FIR output gain in dB"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_S->description: "Gains for FIR output"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_SELECT_S->description: "Select FIR gain"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_0_FIR_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_0_FIR_SET_DISABLE_S->description: "Set disable for FIR"
t-lmbf/processor/l/IQ_BUN_0_FIR_SET_ENABLE_S->description: "Set enable for FIR"
t-lmbf/processor/l/IQ_BUN_0_FIR_SET_GAIN_S->description: "Set FIR gain"
t-lmbf/processor/l/IQ_BUN_0_FIR_STATUS->description: "Bank 0 FIR source status"
t-lmbf/processor/l/IQ_BUN_0_FIRWF_SET_S->description: "Set selected bunches"
t-lmbf/processor/l/IQ_BUN_0_FIRWF_STA->description: "FIR status"
t-lmbf/processor/l/IQ_BUN_0_FIRWF_S->description: "FIR bank select"
t-lmbf/processor/l/IQ_BUN_0_FIR_SELECT_S->description: "Select FIR setting"
t-lmbf/processor/l/IQ_BUN_0_FIR_SELECT_S->EnumLabels: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_0_FIR_SELECT_S->values: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_0_NCO1_ENABLE_S->description: "Enables for NCO1 output"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_DB->description: "NCO1 output gain in dB"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_S->description: "Gains for NCO1 output"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_SELECT_S->description: "Select NCO1 gain"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_0_NCO1_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_0_NCO1_SET_DISABLE_S->description: "Set disable for NCO1"
t-lmbf/processor/l/IQ_BUN_0_NCO1_SET_ENABLE_S->description: "Set enable for NCO1"
t-lmbf/processor/l/IQ_BUN_0_NCO1_SET_GAIN_S->description: "Set NCO1 gain"
t-lmbf/processor/l/IQ_BUN_0_NCO1_STATUS->description: "Bank 0 NCO1 source status"
t-lmbf/processor/l/IQ_BUN_0_NCO2_ENABLE_S->description: "Enables for NCO2 output"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_DB->description: "NCO2 output gain in dB"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_S->description: "Gains for NCO2 output"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_SELECT_S->description: "Select NCO2 gain"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_0_NCO2_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_0_NCO2_SET_DISABLE_S->description: "Set disable for NCO2"
t-lmbf/processor/l/IQ_BUN_0_NCO2_SET_ENABLE_S->description: "Set enable for NCO2"
t-lmbf/processor/l/IQ_BUN_0_NCO2_SET_GAIN_S->description: "Set NCO2 gain"
t-lmbf/processor/l/IQ_BUN_0_NCO2_STATUS->description: "Bank 0 NCO2 source status"
t-lmbf/processor/l/IQ_BUN_0_OUTWF_S->description: "DAC output select"
t-lmbf/processor/l/IQ_BUN_0_PLL_ENABLE_S->description: "Enables for PLL output"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_DB->description: "PLL output gain in dB"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_S->description: "Gains for PLL output"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_SELECT_S->description: "Select PLL gain"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_0_PLL_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_0_PLL_SET_DISABLE_S->description: "Set disable for PLL"
t-lmbf/processor/l/IQ_BUN_0_PLL_SET_ENABLE_S->description: "Set enable for PLL"
t-lmbf/processor/l/IQ_BUN_0_PLL_SET_GAIN_S->description: "Set PLL gain"
t-lmbf/processor/l/IQ_BUN_0_PLL_STATUS->description: "Bank 0 PLL source status"
t-lmbf/processor/l/IQ_BUN_0_RESET_GAINS_S->description: "Set all source gains to 1"
t-lmbf/processor/l/IQ_BUN_0_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_BUN_0_SEQ_ENABLE_S->description: "Enables for SEQ output"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_DB->description: "SEQ output gain in dB"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_S->description: "Gains for SEQ output"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_SELECT_S->description: "Select SEQ gain"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_0_SEQ_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_0_SEQ_SET_DISABLE_S->description: "Set disable for SEQ"
t-lmbf/processor/l/IQ_BUN_0_SEQ_SET_ENABLE_S->description: "Set enable for SEQ"
t-lmbf/processor/l/IQ_BUN_0_SEQ_SET_GAIN_S->description: "Set SEQ gain"
t-lmbf/processor/l/IQ_BUN_0_SEQ_STATUS->description: "Bank 0 SEQ source status"
t-lmbf/processor/l/IQ_BUN_0_STATUS->description: "Bank 0 output status"
t-lmbf/processor/l/IQ_BUN_1_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_BUN_1_FIR_ENABLE_S->description: "Enables for FIR output"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_DB->description: "FIR output gain in dB"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_S->description: "Gains for FIR output"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_SELECT_S->description: "Select FIR gain"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_1_FIR_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_1_FIR_SET_DISABLE_S->description: "Set disable for FIR"
t-lmbf/processor/l/IQ_BUN_1_FIR_SET_ENABLE_S->description: "Set enable for FIR"
t-lmbf/processor/l/IQ_BUN_1_FIR_SET_GAIN_S->description: "Set FIR gain"
t-lmbf/processor/l/IQ_BUN_1_FIR_STATUS->description: "Bank 1 FIR source status"
t-lmbf/processor/l/IQ_BUN_1_FIRWF_SET_S->description: "Set selected bunches"
t-lmbf/processor/l/IQ_BUN_1_FIRWF_STA->description: "FIR status"
t-lmbf/processor/l/IQ_BUN_1_FIRWF_S->description: "FIR bank select"
t-lmbf/processor/l/IQ_BUN_1_FIR_SELECT_S->description: "Select FIR setting"
t-lmbf/processor/l/IQ_BUN_1_FIR_SELECT_S->EnumLabels: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_1_FIR_SELECT_S->values: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_1_NCO1_ENABLE_S->description: "Enables for NCO1 output"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_DB->description: "NCO1 output gain in dB"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_S->description: "Gains for NCO1 output"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_SELECT_S->description: "Select NCO1 gain"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_1_NCO1_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_1_NCO1_SET_DISABLE_S->description: "Set disable for NCO1"
t-lmbf/processor/l/IQ_BUN_1_NCO1_SET_ENABLE_S->description: "Set enable for NCO1"
t-lmbf/processor/l/IQ_BUN_1_NCO1_SET_GAIN_S->description: "Set NCO1 gain"
t-lmbf/processor/l/IQ_BUN_1_NCO1_STATUS->description: "Bank 1 NCO1 source status"
t-lmbf/processor/l/IQ_BUN_1_NCO2_ENABLE_S->description: "Enables for NCO2 output"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_DB->description: "NCO2 output gain in dB"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_S->description: "Gains for NCO2 output"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_SELECT_S->description: "Select NCO2 gain"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_1_NCO2_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_1_NCO2_SET_DISABLE_S->description: "Set disable for NCO2"
t-lmbf/processor/l/IQ_BUN_1_NCO2_SET_ENABLE_S->description: "Set enable for NCO2"
t-lmbf/processor/l/IQ_BUN_1_NCO2_SET_GAIN_S->description: "Set NCO2 gain"
t-lmbf/processor/l/IQ_BUN_1_NCO2_STATUS->description: "Bank 1 NCO2 source status"
t-lmbf/processor/l/IQ_BUN_1_OUTWF_S->description: "DAC output select"
t-lmbf/processor/l/IQ_BUN_1_PLL_ENABLE_S->description: "Enables for PLL output"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_DB->description: "PLL output gain in dB"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_S->description: "Gains for PLL output"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_SELECT_S->description: "Select PLL gain"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_1_PLL_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_1_PLL_SET_DISABLE_S->description: "Set disable for PLL"
t-lmbf/processor/l/IQ_BUN_1_PLL_SET_ENABLE_S->description: "Set enable for PLL"
t-lmbf/processor/l/IQ_BUN_1_PLL_SET_GAIN_S->description: "Set PLL gain"
t-lmbf/processor/l/IQ_BUN_1_PLL_STATUS->description: "Bank 1 PLL source status"
t-lmbf/processor/l/IQ_BUN_1_RESET_GAINS_S->description: "Set all source gains to 1"
t-lmbf/processor/l/IQ_BUN_1_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_BUN_1_SEQ_ENABLE_S->description: "Enables for SEQ output"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_DB->description: "SEQ output gain in dB"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_S->description: "Gains for SEQ output"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_SELECT_S->description: "Select SEQ gain"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_1_SEQ_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_1_SEQ_SET_DISABLE_S->description: "Set disable for SEQ"
t-lmbf/processor/l/IQ_BUN_1_SEQ_SET_ENABLE_S->description: "Set enable for SEQ"
t-lmbf/processor/l/IQ_BUN_1_SEQ_SET_GAIN_S->description: "Set SEQ gain"
t-lmbf/processor/l/IQ_BUN_1_SEQ_STATUS->description: "Bank 1 SEQ source status"
t-lmbf/processor/l/IQ_BUN_1_STATUS->description: "Bank 1 output status"
t-lmbf/processor/l/IQ_BUN_2_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_BUN_2_FIR_ENABLE_S->description: "Enables for FIR output"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_DB->description: "FIR output gain in dB"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_S->description: "Gains for FIR output"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_SELECT_S->description: "Select FIR gain"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_2_FIR_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_2_FIR_SET_DISABLE_S->description: "Set disable for FIR"
t-lmbf/processor/l/IQ_BUN_2_FIR_SET_ENABLE_S->description: "Set enable for FIR"
t-lmbf/processor/l/IQ_BUN_2_FIR_SET_GAIN_S->description: "Set FIR gain"
t-lmbf/processor/l/IQ_BUN_2_FIR_STATUS->description: "Bank 2 FIR source status"
t-lmbf/processor/l/IQ_BUN_2_FIRWF_SET_S->description: "Set selected bunches"
t-lmbf/processor/l/IQ_BUN_2_FIRWF_STA->description: "FIR status"
t-lmbf/processor/l/IQ_BUN_2_FIRWF_S->description: "FIR bank select"
t-lmbf/processor/l/IQ_BUN_2_FIR_SELECT_S->description: "Select FIR setting"
t-lmbf/processor/l/IQ_BUN_2_FIR_SELECT_S->EnumLabels: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_2_FIR_SELECT_S->values: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_2_NCO1_ENABLE_S->description: "Enables for NCO1 output"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_DB->description: "NCO1 output gain in dB"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_S->description: "Gains for NCO1 output"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_SELECT_S->description: "Select NCO1 gain"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_2_NCO1_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_2_NCO1_SET_DISABLE_S->description: "Set disable for NCO1"
t-lmbf/processor/l/IQ_BUN_2_NCO1_SET_ENABLE_S->description: "Set enable for NCO1"
t-lmbf/processor/l/IQ_BUN_2_NCO1_SET_GAIN_S->description: "Set NCO1 gain"
t-lmbf/processor/l/IQ_BUN_2_NCO1_STATUS->description: "Bank 2 NCO1 source status"
t-lmbf/processor/l/IQ_BUN_2_NCO2_ENABLE_S->description: "Enables for NCO2 output"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_DB->description: "NCO2 output gain in dB"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_S->description: "Gains for NCO2 output"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_SELECT_S->description: "Select NCO2 gain"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_2_NCO2_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_2_NCO2_SET_DISABLE_S->description: "Set disable for NCO2"
t-lmbf/processor/l/IQ_BUN_2_NCO2_SET_ENABLE_S->description: "Set enable for NCO2"
t-lmbf/processor/l/IQ_BUN_2_NCO2_SET_GAIN_S->description: "Set NCO2 gain"
t-lmbf/processor/l/IQ_BUN_2_NCO2_STATUS->description: "Bank 2 NCO2 source status"
t-lmbf/processor/l/IQ_BUN_2_OUTWF_S->description: "DAC output select"
t-lmbf/processor/l/IQ_BUN_2_PLL_ENABLE_S->description: "Enables for PLL output"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_DB->description: "PLL output gain in dB"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_S->description: "Gains for PLL output"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_SELECT_S->description: "Select PLL gain"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_2_PLL_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_2_PLL_SET_DISABLE_S->description: "Set disable for PLL"
t-lmbf/processor/l/IQ_BUN_2_PLL_SET_ENABLE_S->description: "Set enable for PLL"
t-lmbf/processor/l/IQ_BUN_2_PLL_SET_GAIN_S->description: "Set PLL gain"
t-lmbf/processor/l/IQ_BUN_2_PLL_STATUS->description: "Bank 2 PLL source status"
t-lmbf/processor/l/IQ_BUN_2_RESET_GAINS_S->description: "Set all source gains to 1"
t-lmbf/processor/l/IQ_BUN_2_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_BUN_2_SEQ_ENABLE_S->description: "Enables for SEQ output"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_DB->description: "SEQ output gain in dB"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_S->description: "Gains for SEQ output"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_SELECT_S->description: "Select SEQ gain"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_2_SEQ_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_2_SEQ_SET_DISABLE_S->description: "Set disable for SEQ"
t-lmbf/processor/l/IQ_BUN_2_SEQ_SET_ENABLE_S->description: "Set enable for SEQ"
t-lmbf/processor/l/IQ_BUN_2_SEQ_SET_GAIN_S->description: "Set SEQ gain"
t-lmbf/processor/l/IQ_BUN_2_SEQ_STATUS->description: "Bank 2 SEQ source status"
t-lmbf/processor/l/IQ_BUN_2_STATUS->description: "Bank 2 output status"
t-lmbf/processor/l/IQ_BUN_3_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_BUN_3_FIR_ENABLE_S->description: "Enables for FIR output"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_DB->description: "FIR output gain in dB"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_S->description: "Gains for FIR output"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_SELECT_S->description: "Select FIR gain"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_3_FIR_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_3_FIR_SET_DISABLE_S->description: "Set disable for FIR"
t-lmbf/processor/l/IQ_BUN_3_FIR_SET_ENABLE_S->description: "Set enable for FIR"
t-lmbf/processor/l/IQ_BUN_3_FIR_SET_GAIN_S->description: "Set FIR gain"
t-lmbf/processor/l/IQ_BUN_3_FIR_STATUS->description: "Bank 3 FIR source status"
t-lmbf/processor/l/IQ_BUN_3_FIRWF_SET_S->description: "Set selected bunches"
t-lmbf/processor/l/IQ_BUN_3_FIRWF_STA->description: "FIR status"
t-lmbf/processor/l/IQ_BUN_3_FIRWF_S->description: "FIR bank select"
t-lmbf/processor/l/IQ_BUN_3_FIR_SELECT_S->description: "Select FIR setting"
t-lmbf/processor/l/IQ_BUN_3_FIR_SELECT_S->EnumLabels: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_3_FIR_SELECT_S->values: "FIR 0", "FIR 1", "FIR 2", "FIR 3"
t-lmbf/processor/l/IQ_BUN_3_NCO1_ENABLE_S->description: "Enables for NCO1 output"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_DB->description: "NCO1 output gain in dB"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_S->description: "Gains for NCO1 output"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_SELECT_S->description: "Select NCO1 gain"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_3_NCO1_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_3_NCO1_SET_DISABLE_S->description: "Set disable for NCO1"
t-lmbf/processor/l/IQ_BUN_3_NCO1_SET_ENABLE_S->description: "Set enable for NCO1"
t-lmbf/processor/l/IQ_BUN_3_NCO1_SET_GAIN_S->description: "Set NCO1 gain"
t-lmbf/processor/l/IQ_BUN_3_NCO1_STATUS->description: "Bank 3 NCO1 source status"
t-lmbf/processor/l/IQ_BUN_3_NCO2_ENABLE_S->description: "Enables for NCO2 output"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_DB->description: "NCO2 output gain in dB"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_S->description: "Gains for NCO2 output"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_SELECT_S->description: "Select NCO2 gain"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_3_NCO2_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_3_NCO2_SET_DISABLE_S->description: "Set disable for NCO2"
t-lmbf/processor/l/IQ_BUN_3_NCO2_SET_ENABLE_S->description: "Set enable for NCO2"
t-lmbf/processor/l/IQ_BUN_3_NCO2_SET_GAIN_S->description: "Set NCO2 gain"
t-lmbf/processor/l/IQ_BUN_3_NCO2_STATUS->description: "Bank 3 NCO2 source status"
t-lmbf/processor/l/IQ_BUN_3_OUTWF_S->description: "DAC output select"
t-lmbf/processor/l/IQ_BUN_3_PLL_ENABLE_S->description: "Enables for PLL output"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_DB->description: "PLL output gain in dB"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_S->description: "Gains for PLL output"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_SELECT_S->description: "Select PLL gain"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_3_PLL_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_3_PLL_SET_DISABLE_S->description: "Set disable for PLL"
t-lmbf/processor/l/IQ_BUN_3_PLL_SET_ENABLE_S->description: "Set enable for PLL"
t-lmbf/processor/l/IQ_BUN_3_PLL_SET_GAIN_S->description: "Set PLL gain"
t-lmbf/processor/l/IQ_BUN_3_PLL_STATUS->description: "Bank 3 PLL source status"
t-lmbf/processor/l/IQ_BUN_3_RESET_GAINS_S->description: "Set all source gains to 1"
t-lmbf/processor/l/IQ_BUN_3_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_BUN_3_SEQ_ENABLE_S->description: "Enables for SEQ output"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_DB->description: "SEQ output gain in dB"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_DB->unit: "dB"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_S->description: "Gains for SEQ output"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_SELECT_S->description: "Select SEQ gain"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_SELECT_S->min_value: "-8.0"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_SELECT_S->max_value: "8.0"
t-lmbf/processor/l/IQ_BUN_3_SEQ_GAIN_SELECT_S->format: "%1.4f"
t-lmbf/processor/l/IQ_BUN_3_SEQ_SET_DISABLE_S->description: "Set disable for SEQ"
t-lmbf/processor/l/IQ_BUN_3_SEQ_SET_ENABLE_S->description: "Set enable for SEQ"
t-lmbf/processor/l/IQ_BUN_3_SEQ_SET_GAIN_S->description: "Set SEQ gain"
t-lmbf/processor/l/IQ_BUN_3_SEQ_STATUS->description: "Bank 3 SEQ source status"
t-lmbf/processor/l/IQ_BUN_3_STATUS->description: "Bank 3 output status"
t-lmbf/processor/l/IQ_BUN_COPY_BANK_S->description: "Copy bank to bank"
t-lmbf/processor/l/IQ_BUN_COPY_FROM_S->description: "Select source bank to copy"
t-lmbf/processor/l/IQ_BUN_COPY_FROM_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_BUN_COPY_FROM_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_BUN_COPY_TO_S->description: "Select target bank to copy"
t-lmbf/processor/l/IQ_BUN_COPY_TO_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_BUN_COPY_TO_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_BUN_MODE->description: "Feedback mode"
t-lmbf/processor/l/IQ_DET_0_BUNCHES_S->description: "Enable bunches for detector"
t-lmbf/processor/l/IQ_DET_0_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_DET_0_COUNT->description: "Number of enabled bunches"
t-lmbf/processor/l/IQ_DET_0_ENABLE->description: "Current detector enable state"
t-lmbf/processor/l/IQ_DET_0_ENABLE->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_0_ENABLE->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_0_ENABLE_S->description: "Enable use of this detector"
t-lmbf/processor/l/IQ_DET_0_ENABLE_S->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_0_ENABLE_S->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_0_I->description: "Detector I"
t-lmbf/processor/l/IQ_DET_0_MAX_POWER->description: "Percentage full scale of maximum power"
t-lmbf/processor/l/IQ_DET_0_MAX_POWER->unit: "dB"
t-lmbf/processor/l/IQ_DET_0_OUT_OVF->description: "Output overflow"
t-lmbf/processor/l/IQ_DET_0_OUT_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_0_OUT_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_0_PHASE->description: "Detector Phase"
t-lmbf/processor/l/IQ_DET_0_POWER->description: "Detector Power"
t-lmbf/processor/l/IQ_DET_0_Q->description: "Detector Q"
t-lmbf/processor/l/IQ_DET_0_RESET_SELECT_S->description: "Disable selected bunches"
t-lmbf/processor/l/IQ_DET_0_SCALING_S->description: "Readout scaling"
t-lmbf/processor/l/IQ_DET_0_SCALING_S->EnumLabels: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_0_SCALING_S->values: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_0_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_DET_0_SET_SELECT_S->description: "Enable selected bunches"
t-lmbf/processor/l/IQ_DET_1_BUNCHES_S->description: "Enable bunches for detector"
t-lmbf/processor/l/IQ_DET_1_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_DET_1_COUNT->description: "Number of enabled bunches"
t-lmbf/processor/l/IQ_DET_1_ENABLE->description: "Current detector enable state"
t-lmbf/processor/l/IQ_DET_1_ENABLE->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_1_ENABLE->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_1_ENABLE_S->description: "Enable use of this detector"
t-lmbf/processor/l/IQ_DET_1_ENABLE_S->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_1_ENABLE_S->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_1_I->description: "Detector I"
t-lmbf/processor/l/IQ_DET_1_MAX_POWER->description: "Percentage full scale of maximum power"
t-lmbf/processor/l/IQ_DET_1_MAX_POWER->unit: "dB"
t-lmbf/processor/l/IQ_DET_1_OUT_OVF->description: "Output overflow"
t-lmbf/processor/l/IQ_DET_1_OUT_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_1_OUT_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_1_PHASE->description: "Detector Phase"
t-lmbf/processor/l/IQ_DET_1_POWER->description: "Detector Power"
t-lmbf/processor/l/IQ_DET_1_Q->description: "Detector Q"
t-lmbf/processor/l/IQ_DET_1_RESET_SELECT_S->description: "Disable selected bunches"
t-lmbf/processor/l/IQ_DET_1_SCALING_S->description: "Readout scaling"
t-lmbf/processor/l/IQ_DET_1_SCALING_S->EnumLabels: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_1_SCALING_S->values: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_1_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_DET_1_SET_SELECT_S->description: "Enable selected bunches"
t-lmbf/processor/l/IQ_DET_2_BUNCHES_S->description: "Enable bunches for detector"
t-lmbf/processor/l/IQ_DET_2_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_DET_2_COUNT->description: "Number of enabled bunches"
t-lmbf/processor/l/IQ_DET_2_ENABLE->description: "Current detector enable state"
t-lmbf/processor/l/IQ_DET_2_ENABLE->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_2_ENABLE->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_2_ENABLE_S->description: "Enable use of this detector"
t-lmbf/processor/l/IQ_DET_2_ENABLE_S->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_2_ENABLE_S->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_2_I->description: "Detector I"
t-lmbf/processor/l/IQ_DET_2_MAX_POWER->description: "Percentage full scale of maximum power"
t-lmbf/processor/l/IQ_DET_2_MAX_POWER->unit: "dB"
t-lmbf/processor/l/IQ_DET_2_OUT_OVF->description: "Output overflow"
t-lmbf/processor/l/IQ_DET_2_OUT_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_2_OUT_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_2_PHASE->description: "Detector Phase"
t-lmbf/processor/l/IQ_DET_2_POWER->description: "Detector Power"
t-lmbf/processor/l/IQ_DET_2_Q->description: "Detector Q"
t-lmbf/processor/l/IQ_DET_2_RESET_SELECT_S->description: "Disable selected bunches"
t-lmbf/processor/l/IQ_DET_2_SCALING_S->description: "Readout scaling"
t-lmbf/processor/l/IQ_DET_2_SCALING_S->EnumLabels: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_2_SCALING_S->values: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_2_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_DET_2_SET_SELECT_S->description: "Enable selected bunches"
t-lmbf/processor/l/IQ_DET_3_BUNCHES_S->description: "Enable bunches for detector"
t-lmbf/processor/l/IQ_DET_3_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_DET_3_COUNT->description: "Number of enabled bunches"
t-lmbf/processor/l/IQ_DET_3_ENABLE->description: "Current detector enable state"
t-lmbf/processor/l/IQ_DET_3_ENABLE->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_3_ENABLE->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_3_ENABLE_S->description: "Enable use of this detector"
t-lmbf/processor/l/IQ_DET_3_ENABLE_S->EnumLabels: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_3_ENABLE_S->values: "Disabled", "Enabled"
t-lmbf/processor/l/IQ_DET_3_I->description: "Detector I"
t-lmbf/processor/l/IQ_DET_3_MAX_POWER->description: "Percentage full scale of maximum power"
t-lmbf/processor/l/IQ_DET_3_MAX_POWER->unit: "dB"
t-lmbf/processor/l/IQ_DET_3_OUT_OVF->description: "Output overflow"
t-lmbf/processor/l/IQ_DET_3_OUT_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_3_OUT_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_DET_3_PHASE->description: "Detector Phase"
t-lmbf/processor/l/IQ_DET_3_POWER->description: "Detector Power"
t-lmbf/processor/l/IQ_DET_3_Q->description: "Detector Q"
t-lmbf/processor/l/IQ_DET_3_RESET_SELECT_S->description: "Disable selected bunches"
t-lmbf/processor/l/IQ_DET_3_SCALING_S->description: "Readout scaling"
t-lmbf/processor/l/IQ_DET_3_SCALING_S->EnumLabels: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_3_SCALING_S->values: "0dB", "-48dB"
t-lmbf/processor/l/IQ_DET_3_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_DET_3_SET_SELECT_S->description: "Enable selected bunches"
t-lmbf/processor/l/IQ_DET_FILL_WAVEFORM_S->description: "Treatment of truncated waveforms"
t-lmbf/processor/l/IQ_DET_FILL_WAVEFORM_S->EnumLabels: "Truncated", "Filled"
t-lmbf/processor/l/IQ_DET_FILL_WAVEFORM_S->values: "Truncated", "Filled"
t-lmbf/processor/l/IQ_DET_FIR_DELAY_S->description: "FIR nominal group delay"
t-lmbf/processor/l/IQ_DET_FIR_DELAY_S->unit: "turns"
t-lmbf/processor/l/IQ_DET_FIR_DELAY_S->format: "%.1f"
t-lmbf/processor/l/IQ_DET_SAMPLES->description: "Number of captured samples"
t-lmbf/processor/l/IQ_DET_SCALE->description: "Scale for frequency sweep"
t-lmbf/processor/l/IQ_DET_SELECT_S->description: "Select detector source"
t-lmbf/processor/l/IQ_DET_SELECT_S->EnumLabels: "ADC", "FIR", "ADC no fill"
t-lmbf/processor/l/IQ_DET_SELECT_S->values: "ADC", "FIR", "ADC no fill"
t-lmbf/processor/l/IQ_DET_TIMEBASE->description: "Timebase for frequency sweep"
t-lmbf/processor/l/IQ_DET_UNDERRUN->description: "Data output underrun"
t-lmbf/processor/l/IQ_DET_UNDERRUN->EnumLabels: "Ok", "Underrun"
t-lmbf/processor/l/IQ_DET_UNDERRUN->values: "Ok", "Underrun"
t-lmbf/processor/l/IQ_DET_UPDATE_DONE_S->description: "UPDATE processing done"
t-lmbf/processor/l/IQ_DET_UPDATE_TRIG->description: "UPDATE processing trigger"
t-lmbf/processor/l/IQ_DET_UPDATE_SCALE_DONE_S->description: "UPDATE_SCALE processing done"
t-lmbf/processor/l/IQ_DET_UPDATE_SCALE_TRIG->description: "UPDATE_SCALE processing trigger"
t-lmbf/processor/l/IQ_FIR_0_CYCLES_S->description: "Cycles in filter"
t-lmbf/processor/l/IQ_FIR_0_CYCLES_S->min_value: "1.0"
t-lmbf/processor/l/IQ_FIR_0_CYCLES_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_0_CYCLES_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_0_LENGTH_S->description: "Length of filter"
t-lmbf/processor/l/IQ_FIR_0_LENGTH_S->min_value: "2.0"
t-lmbf/processor/l/IQ_FIR_0_LENGTH_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_0_LENGTH_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_0_PHASE_S->description: "FIR phase"
t-lmbf/processor/l/IQ_FIR_0_PHASE_S->min_value: "-360.0"
t-lmbf/processor/l/IQ_FIR_0_PHASE_S->max_value: "360.0"
t-lmbf/processor/l/IQ_FIR_0_RELOAD_S->description: "Reload filter"
t-lmbf/processor/l/IQ_FIR_0_USEWF_S->description: "Use direct waveform or settings"
t-lmbf/processor/l/IQ_FIR_0_USEWF_S->EnumLabels: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_0_USEWF_S->values: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_1_CYCLES_S->description: "Cycles in filter"
t-lmbf/processor/l/IQ_FIR_1_CYCLES_S->min_value: "1.0"
t-lmbf/processor/l/IQ_FIR_1_CYCLES_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_1_CYCLES_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_1_LENGTH_S->description: "Length of filter"
t-lmbf/processor/l/IQ_FIR_1_LENGTH_S->min_value: "2.0"
t-lmbf/processor/l/IQ_FIR_1_LENGTH_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_1_LENGTH_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_1_PHASE_S->description: "FIR phase"
t-lmbf/processor/l/IQ_FIR_1_PHASE_S->min_value: "-360.0"
t-lmbf/processor/l/IQ_FIR_1_PHASE_S->max_value: "360.0"
t-lmbf/processor/l/IQ_FIR_1_RELOAD_S->description: "Reload filter"
t-lmbf/processor/l/IQ_FIR_1_USEWF_S->description: "Use direct waveform or settings"
t-lmbf/processor/l/IQ_FIR_1_USEWF_S->EnumLabels: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_1_USEWF_S->values: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_2_CYCLES_S->description: "Cycles in filter"
t-lmbf/processor/l/IQ_FIR_2_CYCLES_S->min_value: "1.0"
t-lmbf/processor/l/IQ_FIR_2_CYCLES_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_2_CYCLES_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_2_LENGTH_S->description: "Length of filter"
t-lmbf/processor/l/IQ_FIR_2_LENGTH_S->min_value: "2.0"
t-lmbf/processor/l/IQ_FIR_2_LENGTH_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_2_LENGTH_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_2_PHASE_S->description: "FIR phase"
t-lmbf/processor/l/IQ_FIR_2_PHASE_S->min_value: "-360.0"
t-lmbf/processor/l/IQ_FIR_2_PHASE_S->max_value: "360.0"
t-lmbf/processor/l/IQ_FIR_2_RELOAD_S->description: "Reload filter"
t-lmbf/processor/l/IQ_FIR_2_USEWF_S->description: "Use direct waveform or settings"
t-lmbf/processor/l/IQ_FIR_2_USEWF_S->EnumLabels: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_2_USEWF_S->values: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_3_CYCLES_S->description: "Cycles in filter"
t-lmbf/processor/l/IQ_FIR_3_CYCLES_S->min_value: "1.0"
t-lmbf/processor/l/IQ_FIR_3_CYCLES_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_3_CYCLES_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_3_LENGTH_S->description: "Length of filter"
t-lmbf/processor/l/IQ_FIR_3_LENGTH_S->min_value: "2.0"
t-lmbf/processor/l/IQ_FIR_3_LENGTH_S->max_value: "16.0"
t-lmbf/processor/l/IQ_FIR_3_LENGTH_S->format: "%2d"
t-lmbf/processor/l/IQ_FIR_3_PHASE_S->description: "FIR phase"
t-lmbf/processor/l/IQ_FIR_3_PHASE_S->min_value: "-360.0"
t-lmbf/processor/l/IQ_FIR_3_PHASE_S->max_value: "360.0"
t-lmbf/processor/l/IQ_FIR_3_RELOAD_S->description: "Reload filter"
t-lmbf/processor/l/IQ_FIR_3_USEWF_S->description: "Use direct waveform or settings"
t-lmbf/processor/l/IQ_FIR_3_USEWF_S->EnumLabels: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_3_USEWF_S->values: "Settings", "Waveform"
t-lmbf/processor/l/IQ_FIR_DECIMATION_S->description: "Bunch by bunch decimation"
t-lmbf/processor/l/IQ_FIR_DECIMATION_S->min_value: "1.0"
t-lmbf/processor/l/IQ_FIR_DECIMATION_S->max_value: "128.0"
t-lmbf/processor/l/IQ_FIR_DECIMATION_S->format: "%3d"
t-lmbf/processor/l/IQ_FIR_GAIN_DN_S->description: "Decrease FIR gain"
t-lmbf/processor/l/IQ_FIR_GAIN_UP_S->description: "Increase FIR gain"
t-lmbf/processor/l/IQ_FIR_GAIN_S->description: "FIR gain select"
t-lmbf/processor/l/IQ_FIR_GAIN_S->EnumLabels: "42dB", "36dB", "30dB", "24dB", "18dB", "12dB", "6dB", "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "Off"
t-lmbf/processor/l/IQ_FIR_GAIN_S->values: "42dB", "36dB", "30dB", "24dB", "18dB", "12dB", "6dB", "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "Off"
t-lmbf/processor/l/IQ_NCO1_ENABLE_S->description: "Enable fixed nco output"
t-lmbf/processor/l/IQ_NCO1_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_NCO1_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_NCO1_FREQ_S->description: "Fixed NCO frequency"
t-lmbf/processor/l/IQ_NCO1_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_NCO1_GAIN_DB_S->description: "Set fixed nco gain dB"
t-lmbf/processor/l/IQ_NCO1_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_NCO1_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_NCO1_GAIN_S->description: "Select Fixed nco gain"
t-lmbf/processor/l/IQ_NCO1_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_NCO1_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_NCO1_GAIN_SCALAR_S->description: "Set fixed nco gain"
t-lmbf/processor/l/IQ_NCO1_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_NCO1_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_NCO1_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_NCO1_TUNE_PLL_S->description: "Track tune PLL"
t-lmbf/processor/l/IQ_NCO1_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_NCO1_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_NCO2_ENABLE_S->description: "Enable fixed nco output"
t-lmbf/processor/l/IQ_NCO2_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_NCO2_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_NCO2_FREQ_S->description: "Fixed NCO frequency"
t-lmbf/processor/l/IQ_NCO2_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_NCO2_GAIN_DB_S->description: "Set fixed nco gain dB"
t-lmbf/processor/l/IQ_NCO2_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_NCO2_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_NCO2_GAIN_S->description: "Select Fixed nco gain"
t-lmbf/processor/l/IQ_NCO2_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_NCO2_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_NCO2_GAIN_SCALAR_S->description: "Set fixed nco gain"
t-lmbf/processor/l/IQ_NCO2_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_NCO2_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_NCO2_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_NCO2_TUNE_PLL_S->description: "Track tune PLL"
t-lmbf/processor/l/IQ_NCO2_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_NCO2_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_PLL_CTRL_KI_S->description: "Integral factor for controller"
t-lmbf/processor/l/IQ_PLL_CTRL_KP_S->description: "Proportional factor for controller"
t-lmbf/processor/l/IQ_PLL_CTRL_MAX_OFFSET_S->description: "Maximum frequency offset for feedback"
t-lmbf/processor/l/IQ_PLL_CTRL_MAX_OFFSET_S->unit: "tune"
t-lmbf/processor/l/IQ_PLL_CTRL_MAX_OFFSET_S->format: "%.7f"
t-lmbf/processor/l/IQ_PLL_CTRL_MIN_MAG_S->description: "Minimum magnitude for feedback"
t-lmbf/processor/l/IQ_PLL_CTRL_MIN_MAG_S->min_value: "0.0"
t-lmbf/processor/l/IQ_PLL_CTRL_MIN_MAG_S->max_value: "1.0"
t-lmbf/processor/l/IQ_PLL_CTRL_MIN_MAG_S->format: "%1.5f"
t-lmbf/processor/l/IQ_PLL_CTRL_START_S->description: "Start tune PLL"
t-lmbf/processor/l/IQ_PLL_CTRL_STATUS->description: "Tune PLL feedback status"
t-lmbf/processor/l/IQ_PLL_CTRL_STATUS->EnumLabels: "Stopped", "Running"
t-lmbf/processor/l/IQ_PLL_CTRL_STATUS->values: "Stopped", "Running"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_DET_OVF->description: "Detector overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_DET_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_DET_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_MAG_ERROR->description: "Magnitude error"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_MAG_ERROR->EnumLabels: "Ok", "Too small"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_MAG_ERROR->values: "Ok", "Too small"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_OFFSET_OVF->description: "Offset overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_OFFSET_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_OFFSET_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_STOP->description: "Stopped by user"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_STOP->EnumLabels: "Ok", "Stopped"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_STOP->values: "Ok", "Stopped"
t-lmbf/processor/l/IQ_PLL_CTRL_STOP_S->description: "Stop tune PLL"
t-lmbf/processor/l/IQ_PLL_CTRL_TARGET_S->description: "Target phase"
t-lmbf/processor/l/IQ_PLL_CTRL_TARGET_S->min_value: "-180.0"
t-lmbf/processor/l/IQ_PLL_CTRL_TARGET_S->max_value: "180.0"
t-lmbf/processor/l/IQ_PLL_CTRL_TARGET_S->format: "%3.2f"
t-lmbf/processor/l/IQ_PLL_CTRL_UPDATE_STATUS_DONE_S->description: "UPDATE_STATUS processing done"
t-lmbf/processor/l/IQ_PLL_CTRL_UPDATE_STATUS_TRIG->description: "UPDATE_STATUS processing trigger"
t-lmbf/processor/l/IQ_PLL_DEBUG_ANGLE->description: "Tune PLL angle"
t-lmbf/processor/l/IQ_PLL_DEBUG_ENABLE_S->description: "Enable debug readbacks"
t-lmbf/processor/l/IQ_PLL_DEBUG_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_PLL_DEBUG_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_PLL_DEBUG_FIFO_OVF->description: "Debug FIFO readout overrun"
t-lmbf/processor/l/IQ_PLL_DEBUG_FIFO_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_DEBUG_FIFO_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_DEBUG_MAG->description: "Tune PLL magnitude"
t-lmbf/processor/l/IQ_PLL_DEBUG_READ_DONE_S->description: "READ processing done"
t-lmbf/processor/l/IQ_PLL_DEBUG_READ_TRIG->description: "READ processing trigger"
t-lmbf/processor/l/IQ_PLL_DEBUG_RSTD->description: "IQ relative standard deviation"
t-lmbf/processor/l/IQ_PLL_DEBUG_RSTD_ABS->description: "Magnitude relative standard deviation"
t-lmbf/processor/l/IQ_PLL_DEBUG_RSTD_ABS_DB->unit: "dB"
t-lmbf/processor/l/IQ_PLL_DEBUG_RSTD_DB->unit: "dB"
t-lmbf/processor/l/IQ_PLL_DEBUG_SELECT_S->description: "Select captured readback values"
t-lmbf/processor/l/IQ_PLL_DEBUG_SELECT_S->EnumLabels: "IQ", "CORDIC"
t-lmbf/processor/l/IQ_PLL_DEBUG_SELECT_S->values: "IQ", "CORDIC"
t-lmbf/processor/l/IQ_PLL_DEBUG_WFI->description: "Tune PLL detector I"
t-lmbf/processor/l/IQ_PLL_DEBUG_WFQ->description: "Tune PLL detector Q"
t-lmbf/processor/l/IQ_PLL_DET_BLANKING_S->description: "Response to blanking trigger"
t-lmbf/processor/l/IQ_PLL_DET_BLANKING_S->EnumLabels: "Ignore", "Blanking"
t-lmbf/processor/l/IQ_PLL_DET_BLANKING_S->values: "Ignore", "Blanking"
t-lmbf/processor/l/IQ_PLL_DET_BUNCHES_S->description: "Enable bunches for detector"
t-lmbf/processor/l/IQ_PLL_DET_BUNCH_SELECT_S->description: "Select bunch to set"
t-lmbf/processor/l/IQ_PLL_DET_COUNT->description: "Number of enabled bunches"
t-lmbf/processor/l/IQ_PLL_DET_DWELL_S->description: "Dwell time in turns"
t-lmbf/processor/l/IQ_PLL_DET_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_PLL_DET_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_PLL_DET_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_PLL_DET_RESET_SELECT_S->description: "Disable selected bunches"
t-lmbf/processor/l/IQ_PLL_DET_SCALING_S->description: "Readout scaling"
t-lmbf/processor/l/IQ_PLL_DET_SCALING_S->EnumLabels: "48dB", "12dB", "-24dB", "-60dB"
t-lmbf/processor/l/IQ_PLL_DET_SCALING_S->values: "48dB", "12dB", "-24dB", "-60dB"
t-lmbf/processor/l/IQ_PLL_DET_SELECT_S->description: "Select detector source"
t-lmbf/processor/l/IQ_PLL_DET_SELECT_S->EnumLabels: "ADC", "FIR", "ADC no fill"
t-lmbf/processor/l/IQ_PLL_DET_SELECT_S->values: "ADC", "FIR", "ADC no fill"
t-lmbf/processor/l/IQ_PLL_DET_SELECT_STATUS->description: "Status of selection"
t-lmbf/processor/l/IQ_PLL_DET_SET_SELECT_S->description: "Enable selected bunches"
t-lmbf/processor/l/IQ_PLL_FILT_I->description: "Filtered Tune PLL detector I"
t-lmbf/processor/l/IQ_PLL_FILT_MAG->description: "Filtered Tune PLL detector magnitude"
t-lmbf/processor/l/IQ_PLL_FILT_MAG_DB->unit: "dB"
t-lmbf/processor/l/IQ_PLL_FILT_PHASE->description: "Filtered Tune PLL phase offset"
t-lmbf/processor/l/IQ_PLL_FILT_PHASE->unit: "deg"
t-lmbf/processor/l/IQ_PLL_FILT_Q->description: "Filtered Tune PLL detector Q"
t-lmbf/processor/l/IQ_PLL_NCO_ENABLE_S->description: "Enable tune PLL NCO output"
t-lmbf/processor/l/IQ_PLL_NCO_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_PLL_NCO_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_PLL_NCO_FIFO_OVF->description: "Offset FIFO readout overrun"
t-lmbf/processor/l/IQ_PLL_NCO_FIFO_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_NCO_FIFO_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_NCO_FREQ->description: "Tune PLL NCO frequency"
t-lmbf/processor/l/IQ_PLL_NCO_FREQ->unit: "tune"
t-lmbf/processor/l/IQ_PLL_NCO_FREQ_S->description: "Base Tune PLL NCO frequency"
t-lmbf/processor/l/IQ_PLL_NCO_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_PLL_NCO_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_DB_S->description: "Set tune PLL NCO gain dB"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_S->description: "Select Tune pll nco gain"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_SCALAR_S->description: "Set tune PLL NCO gain"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_PLL_NCO_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_PLL_NCO_MEAN_OFFSET->description: "Mean tune PLL offset"
t-lmbf/processor/l/IQ_PLL_NCO_MEAN_OFFSET->unit: "tune"
t-lmbf/processor/l/IQ_PLL_NCO_OFFSET->description: "Filtered frequency offset"
t-lmbf/processor/l/IQ_PLL_NCO_OFFSET->unit: "tune"
t-lmbf/processor/l/IQ_PLL_NCO_OFFSETWF->description: "Tune PLL offset"
t-lmbf/processor/l/IQ_PLL_NCO_READ_DONE_S->description: "READ processing done"
t-lmbf/processor/l/IQ_PLL_NCO_READ_TRIG->description: "READ processing trigger"
t-lmbf/processor/l/IQ_PLL_NCO_RESET_FIFO_S->description: "Reset FIFO readout to force fresh sample"
t-lmbf/processor/l/IQ_PLL_NCO_STD_OFFSET->description: "Standard deviation of offset"
t-lmbf/processor/l/IQ_PLL_NCO_STD_OFFSET->unit: "tune"
t-lmbf/processor/l/IQ_PLL_NCO_TUNE->description: "Measured tune frequency"
t-lmbf/processor/l/IQ_PLL_NCO_TUNE->unit: "tune"
t-lmbf/processor/l/IQ_PLL_POLL_S->description: "Poll Tune PLL readbacks"
t-lmbf/processor/l/IQ_PLL_STA_DET_OVF->description: "Detector overflow"
t-lmbf/processor/l/IQ_PLL_STA_DET_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_STA_DET_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_STA_MAG_ERROR->description: "Magnitude error"
t-lmbf/processor/l/IQ_PLL_STA_MAG_ERROR->EnumLabels: "Ok", "Too small"
t-lmbf/processor/l/IQ_PLL_STA_MAG_ERROR->values: "Ok", "Too small"
t-lmbf/processor/l/IQ_PLL_STA_OFFSET_OVF->description: "Offset overflow"
t-lmbf/processor/l/IQ_PLL_STA_OFFSET_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/IQ_PLL_STA_OFFSET_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/IQ_SEQ_0_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_0_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_0_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_1_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_1_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_1_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_1_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_1_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_1_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_1_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_1_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_1_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_1_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_1_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_1_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_1_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_1_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_1_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_1_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_1_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_1_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_1_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_1_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_1_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_1_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_1_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_1_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_1_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_1_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_1_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_1_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_1_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_1_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_1_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_1_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_1_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_1_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_1_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_1_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_1_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_1_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_1_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_1_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_1_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_1_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_1_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_1_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_1_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_2_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_2_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_2_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_2_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_2_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_2_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_2_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_2_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_2_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_2_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_2_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_2_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_2_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_2_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_2_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_2_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_2_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_2_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_2_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_2_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_2_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_2_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_2_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_2_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_2_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_2_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_2_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_2_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_2_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_2_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_2_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_2_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_2_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_2_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_2_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_2_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_2_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_2_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_2_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_2_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_2_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_2_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_2_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_2_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_2_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_3_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_3_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_3_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_3_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_3_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_3_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_3_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_3_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_3_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_3_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_3_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_3_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_3_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_3_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_3_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_3_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_3_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_3_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_3_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_3_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_3_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_3_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_3_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_3_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_3_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_3_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_3_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_3_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_3_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_3_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_3_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_3_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_3_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_3_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_3_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_3_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_3_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_3_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_3_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_3_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_3_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_3_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_3_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_3_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_3_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_4_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_4_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_4_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_4_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_4_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_4_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_4_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_4_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_4_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_4_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_4_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_4_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_4_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_4_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_4_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_4_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_4_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_4_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_4_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_4_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_4_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_4_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_4_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_4_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_4_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_4_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_4_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_4_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_4_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_4_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_4_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_4_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_4_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_4_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_4_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_4_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_4_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_4_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_4_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_4_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_4_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_4_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_4_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_4_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_4_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_5_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_5_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_5_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_5_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_5_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_5_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_5_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_5_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_5_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_5_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_5_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_5_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_5_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_5_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_5_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_5_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_5_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_5_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_5_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_5_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_5_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_5_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_5_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_5_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_5_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_5_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_5_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_5_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_5_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_5_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_5_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_5_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_5_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_5_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_5_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_5_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_5_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_5_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_5_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_5_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_5_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_5_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_5_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_5_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_5_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_6_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_6_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_6_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_6_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_6_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_6_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_6_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_6_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_6_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_6_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_6_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_6_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_6_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_6_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_6_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_6_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_6_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_6_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_6_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_6_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_6_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_6_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_6_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_6_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_6_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_6_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_6_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_6_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_6_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_6_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_6_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_6_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_6_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_6_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_6_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_6_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_6_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_6_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_6_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_6_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_6_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_6_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_6_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_6_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_6_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_7_BANK_S->description: "Bunch bank selection"
t-lmbf/processor/l/IQ_SEQ_7_BANK_S->EnumLabels: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_7_BANK_S->values: "Bank 0", "Bank 1", "Bank 2", "Bank 3"
t-lmbf/processor/l/IQ_SEQ_7_BLANK_S->description: "Detector blanking control"
t-lmbf/processor/l/IQ_SEQ_7_BLANK_S->EnumLabels: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_7_BLANK_S->values: "Off", "Blanking"
t-lmbf/processor/l/IQ_SEQ_7_CAPTURE_S->description: "Enable data capture"
t-lmbf/processor/l/IQ_SEQ_7_CAPTURE_S->EnumLabels: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_7_CAPTURE_S->values: "Discard", "Capture"
t-lmbf/processor/l/IQ_SEQ_7_COUNT_S->description: "Sweep count"
t-lmbf/processor/l/IQ_SEQ_7_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_7_COUNT_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_7_COUNT_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_7_DWELL_S->description: "Sweep dwell time"
t-lmbf/processor/l/IQ_SEQ_7_DWELL_S->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_7_DWELL_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_7_DWELL_S->max_value: "65536.0"
t-lmbf/processor/l/IQ_SEQ_7_DWELL_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_7_ENABLE_S->description: "Enable sweep NCO output"
t-lmbf/processor/l/IQ_SEQ_7_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_7_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/IQ_SEQ_7_END_FREQ_S->description: "Sweep NCO end frequency"
t-lmbf/processor/l/IQ_SEQ_7_END_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_7_END_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_7_ENWIN_S->description: "Enable detector window"
t-lmbf/processor/l/IQ_SEQ_7_ENWIN_S->EnumLabels: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_7_ENWIN_S->values: "Disabled", "Windowed"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_DB_S->description: "Set sweep NCO gain dB"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_DB_S->unit: "dB"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_DB_S->format: "%.2f"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_S->description: "Select Sweep nco gain"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_S->EnumLabels: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_S->values: "0dB", "-6dB", "-12dB", "-18dB", "-24dB", "-30dB", "-36dB", "-42dB", "-48dB", "-54dB", "-60dB", "-66dB", "-72dB", "-78dB", "-84dB", "Other"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_SCALAR_S->description: "Set sweep NCO gain"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_SCALAR_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_SCALAR_S->max_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_7_GAIN_SCALAR_S->format: "%1.5f"
t-lmbf/processor/l/IQ_SEQ_7_HOLDOFF_S->description: "Detector holdoff"
t-lmbf/processor/l/IQ_SEQ_7_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_7_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_7_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_7_START_FREQ_S->description: "Sweep NCO start frequency"
t-lmbf/processor/l/IQ_SEQ_7_START_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_7_START_FREQ_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_7_STATE_HOLDOFF_S->description: "Single holdoff on entry to state"
t-lmbf/processor/l/IQ_SEQ_7_STATE_HOLDOFF_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_7_STATE_HOLDOFF_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_SEQ_7_STATE_HOLDOFF_S->format: "%5d"
t-lmbf/processor/l/IQ_SEQ_7_STEP_FREQ_S->description: "Sweep NCO step frequency"
t-lmbf/processor/l/IQ_SEQ_7_STEP_FREQ_S->unit: "tune"
t-lmbf/processor/l/IQ_SEQ_7_STEP_FREQ_S->format: "%.7f"
t-lmbf/processor/l/IQ_SEQ_7_TUNE_PLL_S->description: "Track Tune PLL frequency offset"
t-lmbf/processor/l/IQ_SEQ_7_TUNE_PLL_S->EnumLabels: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_7_TUNE_PLL_S->values: "Ignore", "Follow"
t-lmbf/processor/l/IQ_SEQ_BUSY->description: "Sequencer busy state"
t-lmbf/processor/l/IQ_SEQ_BUSY->EnumLabels: "Idle", "Busy"
t-lmbf/processor/l/IQ_SEQ_BUSY->values: "Idle", "Busy"
t-lmbf/processor/l/IQ_SEQ_DURATION->description: "Raw capture duration"
t-lmbf/processor/l/IQ_SEQ_DURATION->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_DURATION_S->description: "Capture duration"
t-lmbf/processor/l/IQ_SEQ_DURATION_S->unit: "s"
t-lmbf/processor/l/IQ_SEQ_LENGTH->description: "Sequencer capture count"
t-lmbf/processor/l/IQ_SEQ_MODE->description: "Sequencer mode"
t-lmbf/processor/l/IQ_SEQ_PC->description: "Current sequencer state"
t-lmbf/processor/l/IQ_SEQ_PC_S->description: "Sequencer PC"
t-lmbf/processor/l/IQ_SEQ_PC_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_PC_S->max_value: "7.0"
t-lmbf/processor/l/IQ_SEQ_PC_S->format: "%1d"
t-lmbf/processor/l/IQ_SEQ_RESET_S->description: "Halt sequencer if busy"
t-lmbf/processor/l/IQ_SEQ_RESET_WIN_S->description: "Reset detector window to Hamming"
t-lmbf/processor/l/IQ_SEQ_STATUS_READ_S->description: "Poll sequencer status"
t-lmbf/processor/l/IQ_SEQ_SUPER_COUNT->description: "Current super sequencer count"
t-lmbf/processor/l/IQ_SEQ_SUPER_COUNT_S->description: "Super sequencer count"
t-lmbf/processor/l/IQ_SEQ_SUPER_COUNT_S->min_value: "1.0"
t-lmbf/processor/l/IQ_SEQ_SUPER_COUNT_S->max_value: "1024.0"
t-lmbf/processor/l/IQ_SEQ_SUPER_COUNT_S->format: "%4d"
t-lmbf/processor/l/IQ_SEQ_SUPER_OFFSET_S->description: "Frequency offsets for super sequencer"
t-lmbf/processor/l/IQ_SEQ_SUPER_OFFSET_S->format: "%.5f"
t-lmbf/processor/l/IQ_SEQ_SUPER_RESET_S->description: "Reset super sequencer offsets"
t-lmbf/processor/l/IQ_SEQ_TOTAL_DURATION->description: "Super sequence raw capture duration"
t-lmbf/processor/l/IQ_SEQ_TOTAL_DURATION->unit: "turns"
t-lmbf/processor/l/IQ_SEQ_TOTAL_DURATION_S->description: "Super capture duration"
t-lmbf/processor/l/IQ_SEQ_TOTAL_DURATION_S->unit: "s"
t-lmbf/processor/l/IQ_SEQ_TOTAL_LENGTH->description: "Super sequencer capture count"
t-lmbf/processor/l/IQ_SEQ_TRIGGER_S->description: "State to generate sequencer trigger"
t-lmbf/processor/l/IQ_SEQ_TRIGGER_S->min_value: "0.0"
t-lmbf/processor/l/IQ_SEQ_TRIGGER_S->max_value: "7.0"
t-lmbf/processor/l/IQ_SEQ_TRIGGER_S->format: "%1d"
t-lmbf/processor/l/IQ_SEQ_UPDATE_COUNT_S->description: "Internal sequencer state update"
t-lmbf/processor/l/IQ_SEQ_WINDOW_S->description: "Detector window"
t-lmbf/processor/l/IQ_STA_STATUS->description: "Axis IQ signal health"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_EN_S->description: "Enable I ADC event input"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_HIT->description: "I ADC event source"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC0_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_EN_S->description: "Enable Q ADC event input"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_HIT->description: "Q ADC event source"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_ADC1_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_ARM_S->description: "Arm trigger"
t-lmbf/processor/l/IQ_TRG_SEQ_BL_S->description: "Write blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_EN_S->description: "Enable I DAC event input"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_HIT->description: "I DAC event source"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC0_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_EN_S->description: "Enable Q DAC event input"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_HIT->description: "Q DAC event source"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_DAC1_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_DELAY_S->description: "Trigger delay"
t-lmbf/processor/l/IQ_TRG_SEQ_DELAY_S->min_value: "0.0"
t-lmbf/processor/l/IQ_TRG_SEQ_DELAY_S->max_value: "65535.0"
t-lmbf/processor/l/IQ_TRG_SEQ_DELAY_S->format: "%5d"
t-lmbf/processor/l/IQ_TRG_SEQ_DISARM_S->description: "Disarm trigger"
t-lmbf/processor/l/IQ_TRG_SEQ_EN_S->description: "Write enables"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_EN_S->description: "Enable External trigger input"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_HIT->description: "External trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_EXT_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_HIT->description: "Update source events"
t-lmbf/processor/l/IQ_TRG_SEQ_MODE_S->description: "Arming mode"
t-lmbf/processor/l/IQ_TRG_SEQ_MODE_S->EnumLabels: "One Shot", "Rearm", "Shared"
t-lmbf/processor/l/IQ_TRG_SEQ_MODE_S->values: "One Shot", "Rearm", "Shared"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_EN_S->description: "Enable Postmortem trigger input"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_HIT->description: "Postmortem trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_PM_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_EN_S->description: "Enable I SEQ event input"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_HIT->description: "I SEQ event source"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ0_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_EN_S->description: "Enable Q SEQ event input"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_HIT->description: "Q SEQ event source"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SEQ1_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_EN_S->description: "Enable Soft trigger input"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_HIT->description: "Soft trigger source"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_SOFT_HIT->values: "No", "Yes"
t-lmbf/processor/l/IQ_TRG_SEQ_STATUS->description: "Trigger target status"
t-lmbf/processor/l/IQ_TRG_SEQ_STATUS->EnumLabels: "Idle", "Armed", "Busy", "Locked"
t-lmbf/processor/l/IQ_TRG_SEQ_STATUS->values: "Idle", "Armed", "Busy", "Locked"
t-lmbf/processor/l/MEM_BUSY->description: "Capture status"
t-lmbf/processor/l/MEM_BUSY->EnumLabels: "Ready", "Busy"
t-lmbf/processor/l/MEM_BUSY->values: "Ready", "Busy"
t-lmbf/processor/l/MEM_CAPTURE_S->description: "Untriggered immediate capture"
t-lmbf/processor/l/MEM_OFFSET_S->description: "Offset of readout"
t-lmbf/processor/l/MEM_OFFSET_S->unit: "turns"
t-lmbf/processor/l/MEM_READOUT_DONE_S->description: "READOUT processing done"
t-lmbf/processor/l/MEM_READOUT_TRIG->description: "READOUT processing trigger"
t-lmbf/processor/l/MEM_RUNOUT_S->description: "Post trigger capture count"
t-lmbf/processor/l/MEM_RUNOUT_S->EnumLabels: "12.5%", "25%", "50%", "75%", "99.5%"
t-lmbf/processor/l/MEM_RUNOUT_S->values: "12.5%", "25%", "50%", "75%", "99.5%"
t-lmbf/processor/l/MEM_SEL0_S->description: "Channel 0 capture selection"
t-lmbf/processor/l/MEM_SEL0_S->EnumLabels: "ADC0", "FIR0", "DAC0", "ADC1", "FIR1", "DAC1"
t-lmbf/processor/l/MEM_SEL0_S->values: "ADC0", "FIR0", "DAC0", "ADC1", "FIR1", "DAC1"
t-lmbf/processor/l/MEM_SEL1_S->description: "Channel 1 capture selection"
t-lmbf/processor/l/MEM_SEL1_S->EnumLabels: "ADC0", "FIR0", "DAC0", "ADC1", "FIR1", "DAC1"
t-lmbf/processor/l/MEM_SEL1_S->values: "ADC0", "FIR0", "DAC0", "ADC1", "FIR1", "DAC1"
t-lmbf/processor/l/MEM_SELECT_S->description: "Control memory capture selection"
t-lmbf/processor/l/MEM_SELECT_S->EnumLabels: "ADC0/ADC1", "ADC0/FIR1", "ADC0/DAC1", "ADC0/FIR0", "FIR0/ADC1", "FIR0/FIR1", "FIR0/DAC1", "FIR0/DAC0", "DAC0/ADC1", "DAC0/FIR1", "DAC0/DAC1", "ADC0/DAC0", "ADC1/FIR1", "FIR1/DAC1", "ADC1/DAC1"
t-lmbf/processor/l/MEM_SELECT_S->values: "ADC0/ADC1", "ADC0/FIR1", "ADC0/DAC1", "ADC0/FIR0", "FIR0/ADC1", "FIR0/FIR1", "FIR0/DAC1", "FIR0/DAC0", "DAC0/ADC1", "DAC0/FIR1", "DAC0/DAC1", "ADC0/DAC0", "ADC1/FIR1", "FIR1/DAC1", "ADC1/DAC1"
t-lmbf/processor/l/MEM_WF0->description: "Capture waveform #0"
t-lmbf/processor/l/MEM_WF1->description: "Capture waveform #1"
t-lmbf/processor/l/Q_ADC_DRAM_SOURCE_S->description: "Source of memory data"
t-lmbf/processor/l/Q_ADC_DRAM_SOURCE_S->EnumLabels: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/Q_ADC_DRAM_SOURCE_S->values: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/Q_ADC_EVENT->description: "ADC min/max event"
t-lmbf/processor/l/Q_ADC_EVENT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/Q_ADC_EVENT->values: "No", "Yes"
t-lmbf/processor/l/Q_ADC_EVENT_LIMIT_S->description: "ADC min/max event threshold"
t-lmbf/processor/l/Q_ADC_EVENT_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/Q_ADC_EVENT_LIMIT_S->max_value: "2.0"
t-lmbf/processor/l/Q_ADC_EVENT_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/Q_ADC_FILTER_S->description: "Input compensation filter"
t-lmbf/processor/l/Q_ADC_FIR_OVF->description: "ADC COMP overflow"
t-lmbf/processor/l/Q_ADC_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_INP_OVF->description: "ADC input overflow"
t-lmbf/processor/l/Q_ADC_INP_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_INP_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_LOOPBACK_S->description: "Enable DAC -> ADC loopback"
t-lmbf/processor/l/Q_ADC_LOOPBACK_S->EnumLabels: "Normal", "Loopback"
t-lmbf/processor/l/Q_ADC_LOOPBACK_S->values: "Normal", "Loopback"
t-lmbf/processor/l/Q_ADC_MMS_ARCHIVE_DONE_S->description: "ARCHIVE processing done"
t-lmbf/processor/l/Q_ADC_MMS_ARCHIVE_TRIG->description: "ARCHIVE processing trigger"
t-lmbf/processor/l/Q_ADC_MMS_DELTA->description: "Max ADC values per bunch"
t-lmbf/processor/l/Q_ADC_MMS_MAX->description: "Max ADC values per bunch"
t-lmbf/processor/l/Q_ADC_MMS_MEAN->description: "Mean ADC values per bunch"
t-lmbf/processor/l/Q_ADC_MMS_MEAN_MEAN->description: "Mean position"
t-lmbf/processor/l/Q_ADC_MMS_MIN->description: "Min ADC values per bunch"
t-lmbf/processor/l/Q_ADC_MMS_SCAN_S->description: "ADC min/max scanning"
t-lmbf/processor/l/Q_ADC_MMS_STD->description: "ADC standard deviation per bunch"
t-lmbf/processor/l/Q_ADC_MMS_STD_MAX_WF->description: "Maximum of standard deviation"
t-lmbf/processor/l/Q_ADC_MMS_STD_MEAN->description: "Mean MMS standard deviation"
t-lmbf/processor/l/Q_ADC_MMS_STD_MEAN_DB->description: "Mean MMS deviation in dB"
t-lmbf/processor/l/Q_ADC_MMS_STD_MEAN_DB->unit: "dB"
t-lmbf/processor/l/Q_ADC_MMS_STD_MEAN_WF->description: "Power average of standard deviation"
t-lmbf/processor/l/Q_ADC_MMS_STD_MIN_WF->description: "Minimum of standard deviation"
t-lmbf/processor/l/Q_ADC_MMS_TURNS->description: "Number of turns in this sample"
t-lmbf/processor/l/Q_ADC_MMS_SOURCE_S->description: "Source of min/max/sum data"
t-lmbf/processor/l/Q_ADC_MMS_SOURCE_S->EnumLabels: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/Q_ADC_MMS_SOURCE_S->values: "Before COMP", "After COMP", "COMP no fill"
t-lmbf/processor/l/Q_ADC_OVF->description: "ADC overflow"
t-lmbf/processor/l/Q_ADC_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_ADC_OVF_LIMIT_S->description: "Overflow limit threshold"
t-lmbf/processor/l/Q_ADC_OVF_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/Q_ADC_OVF_LIMIT_S->max_value: "1.0"
t-lmbf/processor/l/Q_ADC_OVF_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/Q_ADC_REJECT_COUNT_S->description: "Samples in fill pattern reject filter"
t-lmbf/processor/l/Q_ADC_REJECT_COUNT_S->EnumLabels: "1 turns", "2 turns", "4 turns", "8 turns", "16 turns", "32 turns", "64 turns", "128 turns", "256 turns", "512 turns", "1024 turns", "2048 turns", "4096 turns"
t-lmbf/processor/l/Q_ADC_REJECT_COUNT_S->values: "1 turns", "2 turns", "4 turns", "8 turns", "16 turns", "32 turns", "64 turns", "128 turns", "256 turns", "512 turns", "1024 turns", "2048 turns", "4096 turns"
t-lmbf/processor/l/Q_DAC_BUN_OVF->description: "DAC bunch FIR clipping"
t-lmbf/processor/l/Q_DAC_BUN_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_BUN_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_DELAY_S->description: "DAC output delay"
t-lmbf/processor/l/Q_DAC_DRAM_SOURCE_S->description: "Source of memory data"
t-lmbf/processor/l/Q_DAC_DRAM_SOURCE_S->EnumLabels: "Before PEMPH", "After PEMPH"
t-lmbf/processor/l/Q_DAC_DRAM_SOURCE_S->values: "Before PEMPH", "After PEMPH"
t-lmbf/processor/l/Q_DAC_ENABLE_S->description: "DAC output enable"
t-lmbf/processor/l/Q_DAC_ENABLE_S->EnumLabels: "Off", "On"
t-lmbf/processor/l/Q_DAC_ENABLE_S->values: "Off", "On"
t-lmbf/processor/l/Q_DAC_EVENT->description: "DAC min/max event"
t-lmbf/processor/l/Q_DAC_EVENT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/Q_DAC_EVENT->values: "No", "Yes"
t-lmbf/processor/l/Q_DAC_EVENT_LIMIT_S->description: "DAC min/max event threshold"
t-lmbf/processor/l/Q_DAC_EVENT_LIMIT_S->min_value: "0.0"
t-lmbf/processor/l/Q_DAC_EVENT_LIMIT_S->max_value: "2.0"
t-lmbf/processor/l/Q_DAC_EVENT_LIMIT_S->format: "%1.4f"
t-lmbf/processor/l/Q_DAC_FILTER_S->description: "Output preemphasis filter"
t-lmbf/processor/l/Q_DAC_FIR_OVF->description: "DAC PEMPH overflow"
t-lmbf/processor/l/Q_DAC_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_MMS_ARCHIVE_DONE_S->description: "ARCHIVE processing done"
t-lmbf/processor/l/Q_DAC_MMS_ARCHIVE_TRIG->description: "ARCHIVE processing trigger"
t-lmbf/processor/l/Q_DAC_MMS_DELTA->description: "Max DAC values per bunch"
t-lmbf/processor/l/Q_DAC_MMS_MAX->description: "Max DAC values per bunch"
t-lmbf/processor/l/Q_DAC_MMS_MEAN->description: "Mean DAC values per bunch"
t-lmbf/processor/l/Q_DAC_MMS_MEAN_MEAN->description: "Mean position"
t-lmbf/processor/l/Q_DAC_MMS_MIN->description: "Min DAC values per bunch"
t-lmbf/processor/l/Q_DAC_MMS_SCAN_S->description: "DAC min/max scanning"
t-lmbf/processor/l/Q_DAC_MMS_STD->description: "DAC standard deviation per bunch"
t-lmbf/processor/l/Q_DAC_MMS_STD_MAX_WF->description: "Maximum of standard deviation"
t-lmbf/processor/l/Q_DAC_MMS_STD_MEAN->description: "Mean MMS standard deviation"
t-lmbf/processor/l/Q_DAC_MMS_STD_MEAN_DB->description: "Mean MMS deviation in dB"
t-lmbf/processor/l/Q_DAC_MMS_STD_MEAN_DB->unit: "dB"
t-lmbf/processor/l/Q_DAC_MMS_STD_MEAN_WF->description: "Power average of standard deviation"
t-lmbf/processor/l/Q_DAC_MMS_STD_MIN_WF->description: "Minimum of standard deviation"
t-lmbf/processor/l/Q_DAC_MMS_TURNS->description: "Number of turns in this sample"
t-lmbf/processor/l/Q_DAC_MMS_OVF->description: "DAC bunch FIR overflow"
t-lmbf/processor/l/Q_DAC_MMS_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_MMS_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_MMS_SOURCE_S->description: "Source of min/max/sum data"
t-lmbf/processor/l/Q_DAC_MMS_SOURCE_S->EnumLabels: "Before PEMPH", "After PEMPH", "Feedback"
t-lmbf/processor/l/Q_DAC_MMS_SOURCE_S->values: "Before PEMPH", "After PEMPH", "Feedback"
t-lmbf/processor/l/Q_DAC_MUX_OVF->description: "DAC output overflow"
t-lmbf/processor/l/Q_DAC_MUX_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_MUX_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_OVF->description: "DAC overflow"
t-lmbf/processor/l/Q_DAC_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_DAC_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/Q_FIR_0_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/Q_FIR_0_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/Q_FIR_1_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/Q_FIR_1_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/Q_FIR_2_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/Q_FIR_2_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/Q_FIR_3_TAPS->description: "Current waveform taps"
t-lmbf/processor/l/Q_FIR_3_TAPS_S->description: "Set waveform taps"
t-lmbf/processor/l/Q_FIR_OVF->description: "Overflow in Q bunch-by-bunch filter"
t-lmbf/processor/l/Q_FIR_OVF->EnumLabels: "Ok", "Overflow"
t-lmbf/processor/l/Q_FIR_OVF->values: "Ok", "Overflow"
t-lmbf/processor/l/STA_CLOCK->description: "ADC clock status"
t-lmbf/processor/l/STA_CLOCK->EnumLabels: "Unlocked", "Locked"
t-lmbf/processor/l/STA_CLOCK->values: "Unlocked", "Locked"
t-lmbf/processor/l/STA_POLL_S->description: "Poll system status"
t-lmbf/processor/l/STA_VCO->description: "VCO clock status"
t-lmbf/processor/l/STA_VCO->EnumLabels: "Unlocked", "Locked", "Passthrough"
t-lmbf/processor/l/STA_VCO->values: "Unlocked", "Locked", "Passthrough"
t-lmbf/processor/l/STA_VCXO->description: "VCXO clock status"
t-lmbf/processor/l/STA_VCXO->EnumLabels: "Unlocked", "Locked", "Passthrough"
t-lmbf/processor/l/STA_VCXO->values: "Unlocked", "Locked", "Passthrough"
t-lmbf/processor/l/TRG_ADC0_IN->description: "I ADC event input"
t-lmbf/processor/l/TRG_ADC0_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_ADC0_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_ADC1_IN->description: "Q ADC event input"
t-lmbf/processor/l/TRG_ADC1_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_ADC1_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_ARM_S->description: "Arm all shared targets"
t-lmbf/processor/l/TRG_BLANKING_S->description: "Blanking duration"
t-lmbf/processor/l/TRG_BLANKING_S->unit: "turns"
t-lmbf/processor/l/TRG_BLANKING_S->min_value: "0.0"
t-lmbf/processor/l/TRG_BLANKING_S->max_value: "65535.0"
t-lmbf/processor/l/TRG_BLANKING_S->format: "%5d"
t-lmbf/processor/l/TRG_BLNK_IN->description: "Blanking event"
t-lmbf/processor/l/TRG_BLNK_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_BLNK_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_DAC0_IN->description: "I DAC event input"
t-lmbf/processor/l/TRG_DAC0_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_DAC0_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_DAC1_IN->description: "Q DAC event input"
t-lmbf/processor/l/TRG_DAC1_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_DAC1_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_DISARM_S->description: "Disarm all shared targets"
t-lmbf/processor/l/TRG_EXT_IN->description: "External trigger input"
t-lmbf/processor/l/TRG_EXT_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_EXT_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_IN_S->description: "Scan input events"
t-lmbf/processor/l/TRG_MEM_ADC0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_ADC0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_ADC0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_ADC0_EN_S->description: "Enable I ADC event input"
t-lmbf/processor/l/TRG_MEM_ADC0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_ADC0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_ADC0_HIT->description: "I ADC event source"
t-lmbf/processor/l/TRG_MEM_ADC0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_ADC0_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_ADC1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_ADC1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_ADC1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_ADC1_EN_S->description: "Enable Q ADC event input"
t-lmbf/processor/l/TRG_MEM_ADC1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_ADC1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_ADC1_HIT->description: "Q ADC event source"
t-lmbf/processor/l/TRG_MEM_ADC1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_ADC1_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_ARM_S->description: "Arm trigger"
t-lmbf/processor/l/TRG_MEM_BL_S->description: "Write blanking"
t-lmbf/processor/l/TRG_MEM_DAC0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_DAC0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_DAC0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_DAC0_EN_S->description: "Enable I DAC event input"
t-lmbf/processor/l/TRG_MEM_DAC0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_DAC0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_DAC0_HIT->description: "I DAC event source"
t-lmbf/processor/l/TRG_MEM_DAC0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_DAC0_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_DAC1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_DAC1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_DAC1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_DAC1_EN_S->description: "Enable Q DAC event input"
t-lmbf/processor/l/TRG_MEM_DAC1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_DAC1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_DAC1_HIT->description: "Q DAC event source"
t-lmbf/processor/l/TRG_MEM_DAC1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_DAC1_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_DELAY_S->description: "Trigger delay"
t-lmbf/processor/l/TRG_MEM_DELAY_S->min_value: "0.0"
t-lmbf/processor/l/TRG_MEM_DELAY_S->max_value: "65535.0"
t-lmbf/processor/l/TRG_MEM_DELAY_S->format: "%5d"
t-lmbf/processor/l/TRG_MEM_DISARM_S->description: "Disarm trigger"
t-lmbf/processor/l/TRG_MEM_EN_S->description: "Write enables"
t-lmbf/processor/l/TRG_MEM_EXT_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_EXT_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_EXT_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_EXT_EN_S->description: "Enable External trigger input"
t-lmbf/processor/l/TRG_MEM_EXT_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_EXT_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_EXT_HIT->description: "External trigger source"
t-lmbf/processor/l/TRG_MEM_EXT_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_EXT_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_HIT->description: "Update source events"
t-lmbf/processor/l/TRG_MEM_MODE_S->description: "Arming mode"
t-lmbf/processor/l/TRG_MEM_MODE_S->EnumLabels: "One Shot", "Rearm", "Shared"
t-lmbf/processor/l/TRG_MEM_MODE_S->values: "One Shot", "Rearm", "Shared"
t-lmbf/processor/l/TRG_MEM_PM_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_PM_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_PM_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_PM_EN_S->description: "Enable Postmortem trigger input"
t-lmbf/processor/l/TRG_MEM_PM_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_PM_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_PM_HIT->description: "Postmortem trigger source"
t-lmbf/processor/l/TRG_MEM_PM_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_PM_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SEQ0_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_SEQ0_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SEQ0_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SEQ0_EN_S->description: "Enable I SEQ event input"
t-lmbf/processor/l/TRG_MEM_SEQ0_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SEQ0_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SEQ0_HIT->description: "I SEQ event source"
t-lmbf/processor/l/TRG_MEM_SEQ0_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SEQ0_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SEQ1_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_SEQ1_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SEQ1_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SEQ1_EN_S->description: "Enable Q SEQ event input"
t-lmbf/processor/l/TRG_MEM_SEQ1_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SEQ1_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SEQ1_HIT->description: "Q SEQ event source"
t-lmbf/processor/l/TRG_MEM_SEQ1_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SEQ1_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SOFT_BL_S->description: "Enable blanking for trigger source"
t-lmbf/processor/l/TRG_MEM_SOFT_BL_S->EnumLabels: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SOFT_BL_S->values: "All", "Blanking"
t-lmbf/processor/l/TRG_MEM_SOFT_EN_S->description: "Enable Soft trigger input"
t-lmbf/processor/l/TRG_MEM_SOFT_EN_S->EnumLabels: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SOFT_EN_S->values: "Ignore", "Enable"
t-lmbf/processor/l/TRG_MEM_SOFT_HIT->description: "Soft trigger source"
t-lmbf/processor/l/TRG_MEM_SOFT_HIT->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_SOFT_HIT->values: "No", "Yes"
t-lmbf/processor/l/TRG_MEM_STATUS->description: "Trigger target status"
t-lmbf/processor/l/TRG_MEM_STATUS->EnumLabels: "Idle", "Armed", "Busy", "Locked"
t-lmbf/processor/l/TRG_MEM_STATUS->values: "Idle", "Armed", "Busy", "Locked"
t-lmbf/processor/l/TRG_MODE_S->description: "Shared trigger mode"
t-lmbf/processor/l/TRG_MODE_S->EnumLabels: "One Shot", "Rearm"
t-lmbf/processor/l/TRG_MODE_S->values: "One Shot", "Rearm"
t-lmbf/processor/l/TRG_PM_IN->description: "Postmortem trigger input"
t-lmbf/processor/l/TRG_PM_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_PM_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_SEQ0_IN->description: "I SEQ event input"
t-lmbf/processor/l/TRG_SEQ0_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_SEQ0_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_SEQ1_IN->description: "Q SEQ event input"
t-lmbf/processor/l/TRG_SEQ1_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_SEQ1_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_SHARED->description: "List of shared targets"
t-lmbf/processor/l/TRG_SOFT_IN->description: "Soft trigger input"
t-lmbf/processor/l/TRG_SOFT_IN->EnumLabels: "No", "Yes"
t-lmbf/processor/l/TRG_SOFT_IN->values: "No", "Yes"
t-lmbf/processor/l/TRG_SOFT_S->description: "Soft trigger"
t-lmbf/processor/l/TRG_STATUS->description: "Shared trigger target status"
t-lmbf/processor/l/TRG_STATUS->EnumLabels: "Idle", "Armed", "Locked", "Busy", "Mixed", "Invalid"
t-lmbf/processor/l/TRG_STATUS->values: "Idle", "Armed", "Locked", "Busy", "Mixed", "Invalid"
