<div id="pfda" class="pf w0 h0" data-page-no="da"><div class="pc pcda w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgda.png"/><div class="t m0 x9a h6 y5f5 ff1 fs3 fc0 sc0 ls0 ws0">ARM CPU mode<span class="_ _c2"> </span>MCU mode</div><div class="t m0 x89 h7 y8b6 ff2 fs4 fc0 sc0 ls0 ws282">Sleep Wait</div><div class="t m0 x89 h7 y934 ff2 fs4 fc0 sc0 ls0 ws0">Deep Sleep<span class="_ _198"> </span>Stop</div><div class="t m0 x9 hf y133c ff3 fs5 fc0 sc0 ls0 ws0">Accordingly, the ARM CPU documentation refers to sleep and deep sleep, while the</div><div class="t m0 x9 hf y133d ff3 fs5 fc0 sc0 ls0 ws0">Freescale MCU documentation normally uses wait and stop.</div><div class="t m0 x9 hf y133e ff3 fs5 fc0 sc0 ls0 ws0">In addition, Freescale MCUs also augment stop, wait, and run modes in a number of</div><div class="t m0 x9 hf y133f ff3 fs5 fc0 sc0 ls0 ws0">ways. The power management controller (PMC) contains a run and a stop mode</div><div class="t m0 x9 hf y1340 ff3 fs5 fc0 sc0 ls0 ws0">regulator. Run regulation is used in normal run, wait and stop modes. Stop mode</div><div class="t m0 x9 hf y1341 ff3 fs5 fc0 sc0 ls0 ws0">regulation is used during all very low power and low leakage modes. During stop mode</div><div class="t m0 x9 hf y1342 ff3 fs5 fc0 sc0 ls0 ws0">regulation, the bus frequencies are limited in the very low power modes.</div><div class="t m0 x9 hf y1343 ff3 fs5 fc0 sc0 ls0 ws0">The SMC provides the user with multiple power options. The Very Low Power Run</div><div class="t m0 x9 hf y1344 ff3 fs5 fc0 sc0 ls0 ws0">(VLPR) mode can drastically reduce run time power when maximum bus frequency is</div><div class="t m0 x9 hf y1345 ff3 fs5 fc0 sc0 ls0 ws0">not required to handle the application needs. From Normal Run mode, the Run Mode</div><div class="t m0 x9 hf y1346 ff3 fs5 fc0 sc0 ls0 ws0">(RUNM) field can be modified to change the MCU into VLPR mode when limited</div><div class="t m0 x9 hf y1347 ff3 fs5 fc0 sc0 ls0 ws0">frequency is sufficient for the application. From VLPR mode, a corresponding wait</div><div class="t m0 x9 hf y1348 ff3 fs5 fc0 sc0 ls0 ws0">(VLPW) and stop (VLPS) mode can be entered.</div><div class="t m0 x9 hf y1349 ff3 fs5 fc0 sc0 ls0 ws0">Depending on the needs of the user application, a variety of stop modes are available that</div><div class="t m0 x9 hf y134a ff3 fs5 fc0 sc0 ls0 ws0">allow the state retention, partial power down or full power down of certain logic and/or</div><div class="t m0 x9 hf y134b ff3 fs5 fc0 sc0 ls0 ws0">memory. I/O states are held in all modes of operation. Several registers are used to</div><div class="t m0 x9 hf y134c ff3 fs5 fc0 sc0 ls0 ws0">configure the various modes of operation for the device.</div><div class="t m0 x9 hf y134d ff3 fs5 fc0 sc0 ls0 ws0">The following table describes the power modes available for the device.</div><div class="t m0 x25 h9 y134e ff1 fs2 fc0 sc0 ls0 ws0">Table 13-1.<span class="_ _1a"> </span>Power modes</div><div class="t m0 x37 h10 y134f ff1 fs4 fc0 sc0 ls0 ws283">Mode Description</div><div class="t m0 x2c h7 y1350 ff2 fs4 fc0 sc0 ls0 ws0">RUN<span class="_ _159"> </span>The MCU can be run at full speed and the internal supply is fully regulated, that is, in run regulation.</div><div class="t m0 x3c h7 y1351 ff2 fs4 fc0 sc0 ls0 ws0">This mode is also referred to as Normal Run mode.</div><div class="t m0 x2c h7 y1352 ff2 fs4 fc0 sc0 ls0 ws0">WAIT<span class="_ _171"> </span>The core clock is gated off. The system clock continues to operate. Bus clocks, if enabled, continue</div><div class="t m0 x3c h7 y1353 ff2 fs4 fc0 sc0 ls0 ws0">to operate. Run regulation is maintained.</div><div class="t m0 x2c h7 y1354 ff2 fs4 fc0 sc0 ls0 ws0">STOP<span class="_ _199"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y1355 ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid.</div><div class="t m0 x2c h7 y1356 ff2 fs4 fc0 sc0 ls0 ws0">VLPR<span class="_ _24"> </span>The core, system, bus, and flash clock maximum frequencies are restricted in this mode. See the</div><div class="t m0 x3c h7 y1357 ff2 fs4 fc0 sc0 ls0 ws0">Power Management chapter for details about the maximum allowable frequencies.</div><div class="t m0 x2c h7 y1358 ff2 fs4 fc0 sc0 ls0 ws0">VLPW<span class="_ _6e"> </span>The core clock is gated off. The system, bus, and flash clocks continue to operate, although their</div><div class="t m0 x3c h7 y1359 ff2 fs4 fc0 sc0 ls0 ws0">maximum frequency is restricted. See the Power Management chapter for details on the maximum</div><div class="t m0 x3c h7 y135a ff2 fs4 fc0 sc0 ls0 ws0">allowable frequencies.</div><div class="t m0 x2c h7 y135b ff2 fs4 fc0 sc0 ls0 ws0">VLPS<span class="_ _32"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y135c ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid.</div><div class="t m0 x2c h7 y135d ff2 fs4 fc0 sc0 ls0 ws0">LLS<span class="_ _33"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y135e ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid. The MCU is placed in a low</div><div class="t m0 x3c h7 y135f ff2 fs4 fc0 sc0 ls0 ws0">leakage mode by reducing the voltage to internal logic. Internal logic states are retained.</div><div class="t m0 x1b h7 y1360 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Modes of operation</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">218<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
