

================================================================
== Vivado HLS Report for 'poly_R2_inv'
================================================================
* Date:           Tue Aug 25 12:30:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.341|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  14795853|  14795853|  14795853|  14795853|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       676|       676|         1|          -|          -|   676|    no    |
        |- Loop 2     |       677|       677|         1|          -|          -|   677|    no    |
        |- Loop 3     |      1354|      1354|         2|          -|          -|   677|    no    |
        |- Loop 4     |       677|       677|         1|          -|          -|   677|    no    |
        |- Loop 5     |  14642138|  14642138|     10838|          -|          -|  1351|    no    |
        | + Loop 5.1  |      1354|      1354|         2|          -|          -|   677|    no    |
        | + Loop 5.2  |      1354|      1354|         2|          -|          -|   677|    no    |
        | + Loop 5.3  |      2708|      2708|         4|          -|          -|   677|    no    |
        | + Loop 5.4  |      2708|      2708|         4|          -|          -|   677|    no    |
        | + Loop 5.5  |      1352|      1352|         2|          -|          -|   676|    no    |
        | + Loop 5.6  |      1352|      1352|         2|          -|          -|   676|    no    |
        |- Loop 6     |      1354|      1354|         2|          -|          -|   677|    no    |
        |- Loop 7     |    148970|    148970|     14897|          -|          -|    10|    no    |
        | + Loop 7.1  |     10832|     10832|        16|          -|          -|   677|    no    |
        | + Loop 7.2  |      4062|      4062|         3|          -|          -|  1354|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond9)
	3  / (exitcond9)
3 --> 
	3  / (!exitcond8)
	4  / (exitcond8)
4 --> 
	5  / (!exitcond7)
	6  / (exitcond7)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond6)
	7  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	27  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i5)
	11  / (exitcond_i5)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond_i9)
	13  / (exitcond_i9)
12 --> 
	11  / true
13 --> 
	14  / (!exitcond4)
	17  / (exitcond4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	13  / true
17 --> 
	18  / (!exitcond3)
	21  / (exitcond3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / (!exitcond_i)
	23  / (exitcond_i)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_i3)
	26  / (exitcond_i3)
25 --> 
	24  / true
26 --> 
	7  / true
27 --> 
	28  / (!exitcond2)
	29  / (exitcond2)
28 --> 
	27  / true
29 --> 
	30  / (!exitcond1)
30 --> 
	31  / (!exitcond)
	46  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	30  / true
46 --> 
	47  / (!exitcond_i8)
	29  / (exitcond_i8)
47 --> 
	48  / true
48 --> 
	46  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 49 'alloca' 'b_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%f_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 50 'alloca' 'f_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%g_coeffs = alloca [677 x i16], align 2" [poly.c:219]   --->   Operation 51 'alloca' 'g_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "br label %1" [poly.c:224]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i10 [ 1, %0 ], [ %i_25, %2 ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%exitcond9 = icmp eq i10 %i, -347" [poly.c:224]   --->   Operation 54 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %3, label %2" [poly.c:224]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [poly.c:225]   --->   Operation 57 'zext' 'tmp' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:225]   --->   Operation 58 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_4, align 2" [poly.c:225]   --->   Operation 59 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 60 [1/1] (1.74ns)   --->   "%i_25 = add i10 %i, 1" [poly.c:224]   --->   Operation 60 'add' 'i_25' <Predicate = (!exitcond9)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [poly.c:224]   --->   Operation 61 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:226]   --->   Operation 62 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:226]   --->   Operation 63 'store' <Predicate = (exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 64 [1/1] (1.35ns)   --->   "br label %4" [poly.c:229]   --->   Operation 64 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_26, %5 ]"   --->   Operation 65 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.43ns)   --->   "%exitcond8 = icmp eq i10 %i_1, -347" [poly.c:229]   --->   Operation 66 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 67 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.74ns)   --->   "%i_26 = add i10 %i_1, 1" [poly.c:229]   --->   Operation 68 'add' 'i_26' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader14.preheader, label %5" [poly.c:229]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i_1 to i64" [poly.c:230]   --->   Operation 70 'zext' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:230]   --->   Operation 71 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 0, i2 -1)" [poly.c:230]   --->   Operation 72 'store' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %4" [poly.c:229]   --->   Operation 73 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 74 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_27, %6 ], [ 0, %.preheader14.preheader ]"   --->   Operation 75 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.43ns)   --->   "%exitcond7 = icmp eq i10 %i_2, -347" [poly.c:233]   --->   Operation 76 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 77 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.74ns)   --->   "%i_27 = add i10 %i_2, 1" [poly.c:233]   --->   Operation 78 'add' 'i_27' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader13.preheader, label %6" [poly.c:233]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_215 = zext i10 %i_2 to i64" [poly.c:234]   --->   Operation 80 'zext' 'tmp_215' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_215" [poly.c:234]   --->   Operation 81 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 82 'load' 'a_coeffs_load' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_4 : Operation 83 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 83 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 84 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:234]   --->   Operation 84 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_271 = trunc i16 %a_coeffs_load to i1" [poly.c:234]   --->   Operation 85 'trunc' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_308_cast = zext i1 %tmp_271 to i16" [poly.c:234]   --->   Operation 86 'zext' 'tmp_308_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_215" [poly.c:234]   --->   Operation 87 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.77ns)   --->   "store i16 %tmp_308_cast, i16* %temp_r_coeffs_addr, align 2" [poly.c:234]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:233]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ %i_28, %7 ], [ 0, %.preheader13.preheader ]"   --->   Operation 90 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.43ns)   --->   "%exitcond6 = icmp eq i10 %i_3, -347" [poly.c:237]   --->   Operation 91 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 92 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.74ns)   --->   "%i_28 = add i10 %i_3, 1" [poly.c:237]   --->   Operation 93 'add' 'i_28' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %7" [poly.c:237]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_216 = zext i10 %i_3 to i64" [poly.c:238]   --->   Operation 95 'zext' 'tmp_216' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_216" [poly.c:238]   --->   Operation 96 'getelementptr' 'g_coeffs_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr, align 2" [poly.c:238]   --->   Operation 97 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:237]   --->   Operation 98 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:242]   --->   Operation 99 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 676" [poly.c:195->poly.c:254]   --->   Operation 100 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 0" [poly.c:204->poly.c:255]   --->   Operation 101 'getelementptr' 'r_coeffs_addr_5' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 102 'br' <Predicate = (exitcond6)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 3.52>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_4, %poly_mulx.exit ], [ 676, %.preheader12.preheader ]"   --->   Operation 103 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%k = phi i11 [ %k_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 104 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%j = phi i11 [ %j_7, %poly_mulx.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_2, %poly_mulx.exit ], [ 676, %.preheader12.preheader ]"   --->   Operation 106 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_332, %poly_mulx.exit ], [ true, %.preheader12.preheader ]" [poly.c:243]   --->   Operation 107 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.52ns)   --->   "%exitcond5 = icmp eq i11 %j, -697" [poly.c:240]   --->   Operation 108 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1351, i64 1351, i64 1351)"   --->   Operation 109 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.76ns)   --->   "%j_7 = add i11 %j, 1" [poly.c:240]   --->   Operation 110 'add' 'j_7' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %20, label %8" [poly.c:240]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 112 'load' 'temp_r_coeffs_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%k_cast = zext i11 %k to i12" [poly.c:240]   --->   Operation 113 'zext' 'k_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.76ns)   --->   "%tmp_217 = sub i11 676, %k" [poly.c:262]   --->   Operation 114 'sub' 'tmp_217' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_217, i32 10)" [poly.c:262]   --->   Operation 115 'bitselect' 'tmp_272' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node k_6)   --->   "%tmp_315_cast_cast = select i1 %tmp_272, i12 677, i12 0" [poly.c:262]   --->   Operation 116 'select' 'tmp_315_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.76ns) (out node of the LUT)   --->   "%k_6 = sub i12 %k_cast, %tmp_315_cast_cast" [poly.c:262]   --->   Operation 117 'sub' 'k_6' <Predicate = (exitcond5)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%k_6_cast_cast = sext i12 %k_6 to i30" [poly.c:262]   --->   Operation 118 'sext' 'k_6_cast_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.35ns)   --->   "br label %21" [poly.c:268]   --->   Operation 119 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 120 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_4, align 2" [poly.c:242]   --->   Operation 120 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_273 = trunc i16 %temp_r_coeffs_load to i1" [poly.c:242]   --->   Operation 121 'trunc' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%s_assign_cast = zext i1 %done to i11" [poly.c:243]   --->   Operation 122 'zext' 's_assign_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_318_cast = zext i16 %degf to i17" [poly.c:243]   --->   Operation 123 'zext' 'tmp_318_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_319_cast = zext i16 %degg to i17" [poly.c:243]   --->   Operation 124 'zext' 'tmp_319_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.84ns)   --->   "%tmp_218 = sub i17 %tmp_318_cast, %tmp_319_cast" [poly.c:243]   --->   Operation 125 'sub' 'tmp_218' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_218, i32 15)" [poly.c:243]   --->   Operation 126 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_67 = zext i1 %done to i16" [poly.c:243]   --->   Operation 127 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_273, %done" [poly.c:243]   --->   Operation 128 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_274" [poly.c:243]   --->   Operation 129 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:245]   --->   Operation 130 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %8 ], [ %i_20, %10 ]"   --->   Operation 132 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -347" [poly.c:181->poly.c:245]   --->   Operation 133 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 134 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i4, 1" [poly.c:181->poly.c:245]   --->   Operation 135 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:245]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_361_i = zext i10 %i_i4 to i64" [poly.c:183->poly.c:245]   --->   Operation 137 'zext' 'tmp_361_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_361_i" [poly.c:183->poly.c:245]   --->   Operation 138 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 139 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%g_coeffs_addr_4 = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_361_i" [poly.c:183->poly.c:245]   --->   Operation 140 'getelementptr' 'g_coeffs_addr_4' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 141 'load' 'g_coeffs_load' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_9 : Operation 142 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 142 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 7.15>
ST_10 : Operation 143 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [poly.c:183->poly.c:245]   --->   Operation 143 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 144 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr_4, align 2" [poly.c:183->poly.c:245]   --->   Operation 144 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_362_i = xor i16 %g_coeffs_load, %temp_r_coeffs_load_7" [poly.c:183->poly.c:245]   --->   Operation 145 'xor' 'tmp_362_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_362_i, %tmp_i3_cast" [poly.c:183->poly.c:245]   --->   Operation 146 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.80ns)   --->   "%tmp_363_i = xor i16 %temp_r_coeffs_load_7, %t" [poly.c:184->poly.c:245]   --->   Operation 147 'xor' 'tmp_363_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (2.77ns)   --->   "store i16 %tmp_363_i, i16* %temp_r_coeffs_addr_8, align 2" [poly.c:184->poly.c:245]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 149 [1/1] (0.80ns)   --->   "%tmp_364_i = xor i16 %g_coeffs_load, %t" [poly.c:185->poly.c:245]   --->   Operation 149 'xor' 'tmp_364_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.77ns)   --->   "store i16 %tmp_364_i, i16* %g_coeffs_addr_4, align 2" [poly.c:185->poly.c:245]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:245]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 2.77>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%i_i8 = phi i10 [ %i_21, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 152 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.43ns)   --->   "%exitcond_i9 = icmp eq i10 %i_i8, -347" [poly.c:181->poly.c:246]   --->   Operation 153 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 154 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i8, 1" [poly.c:181->poly.c:246]   --->   Operation 155 'add' 'i_21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:246]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_361_i2 = zext i10 %i_i8 to i64" [poly.c:183->poly.c:246]   --->   Operation 157 'zext' 'tmp_361_i2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%b_coeffs_addr_6 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_361_i2" [poly.c:183->poly.c:246]   --->   Operation 158 'getelementptr' 'b_coeffs_addr_6' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 159 'load' 'b_coeffs_load_3' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_361_i2" [poly.c:183->poly.c:246]   --->   Operation 160 'getelementptr' 'r_coeffs_addr_11' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_11 : Operation 161 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 161 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_221 = xor i16 %degg, %degf" [poly.c:247]   --->   Operation 162 'xor' 'tmp_221' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp22 = and i1 %tmp_274, %done" [poly.c:247]   --->   Operation 163 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_222 = and i1 %tmp22, %tmp_273" [poly.c:247]   --->   Operation 164 'and' 'tmp_222' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_223)   --->   "%tmp_325_cast = select i1 %tmp_222, i16 -1, i16 0" [poly.c:247]   --->   Operation 165 'select' 'tmp_325_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_223 = and i16 %tmp_221, %tmp_325_cast" [poly.c:248]   --->   Operation 166 'and' 'tmp_223' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.80ns)   --->   "%degf_3 = xor i16 %tmp_223, %degf" [poly.c:248]   --->   Operation 167 'xor' 'degf_3' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.80ns)   --->   "%degg_2 = xor i16 %tmp_223, %degg" [poly.c:249]   --->   Operation 168 'xor' 'degg_2' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.81ns)   --->   "%tmp_224 = select i1 %done, i16 -1, i16 0" [poly.c:251]   --->   Operation 169 'select' 'tmp_224' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (1.35ns)   --->   "br label %12" [poly.c:251]   --->   Operation 170 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 12 <SV = 9> <Delay = 7.15>
ST_12 : Operation 171 [1/2] (2.77ns)   --->   "%b_coeffs_load_3 = load i16* %b_coeffs_addr_6, align 2" [poly.c:183->poly.c:246]   --->   Operation 171 'load' 'b_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 172 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_11, align 2" [poly.c:183->poly.c:246]   --->   Operation 172 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%tmp_362_i2 = xor i16 %r_coeffs_load_9, %b_coeffs_load_3" [poly.c:183->poly.c:246]   --->   Operation 173 'xor' 'tmp_362_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_2 = and i16 %tmp_362_i2, %tmp_i3_cast" [poly.c:183->poly.c:246]   --->   Operation 174 'and' 't_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.80ns)   --->   "%tmp_363_i2 = xor i16 %b_coeffs_load_3, %t_2" [poly.c:184->poly.c:246]   --->   Operation 175 'xor' 'tmp_363_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (2.77ns)   --->   "store i16 %tmp_363_i2, i16* %b_coeffs_addr_6, align 2" [poly.c:184->poly.c:246]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 177 [1/1] (0.80ns)   --->   "%tmp_364_i2 = xor i16 %r_coeffs_load_9, %t_2" [poly.c:185->poly.c:246]   --->   Operation 177 'xor' 'tmp_364_i2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_11, i16 %tmp_364_i2, i2 -1)" [poly.c:185->poly.c:246]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:246]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.77>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%i_4 = phi i10 [ 0, %cswappoly.exit20 ], [ %i_22, %13 ]"   --->   Operation 180 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.43ns)   --->   "%exitcond4 = icmp eq i10 %i_4, -347" [poly.c:251]   --->   Operation 181 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 182 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_4, 1" [poly.c:251]   --->   Operation 183 'add' 'i_22' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader11.preheader, label %13" [poly.c:251]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_229 = zext i10 %i_4 to i64" [poly.c:251]   --->   Operation 185 'zext' 'tmp_229' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%g_coeffs_addr_5 = getelementptr [677 x i16]* %g_coeffs, i64 0, i64 %tmp_229" [poly.c:251]   --->   Operation 186 'getelementptr' 'g_coeffs_addr_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 187 'load' 'g_coeffs_load_3' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_10 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_229" [poly.c:251]   --->   Operation 188 'getelementptr' 'temp_r_coeffs_addr_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 189 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 14 <SV = 10> <Delay = 2.77>
ST_14 : Operation 190 [1/2] (2.77ns)   --->   "%g_coeffs_load_3 = load i16* %g_coeffs_addr_5, align 2" [poly.c:251]   --->   Operation 190 'load' 'g_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 15 <SV = 11> <Delay = 6.35>
ST_15 : Operation 191 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_230 = mul i16 %temp_r_coeffs_load, %g_coeffs_load_3" [poly.c:251]   --->   Operation 191 'mul' 'tmp_230' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 192 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 192 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 16 <SV = 12> <Delay = 6.35>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_231 = and i16 %tmp_230, %tmp_224" [poly.c:251]   --->   Operation 193 'and' 'tmp_231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_8 = load i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 194 'load' 'temp_r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 195 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_232 = xor i16 %temp_r_coeffs_load_8, %tmp_231" [poly.c:251]   --->   Operation 195 'xor' 'tmp_232' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (2.77ns)   --->   "store i16 %tmp_232, i16* %temp_r_coeffs_addr_10, align 2" [poly.c:251]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "br label %12" [poly.c:251]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 2.77>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%i_5 = phi i10 [ %i_24, %14 ], [ 0, %.preheader11.preheader ]"   --->   Operation 198 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (1.43ns)   --->   "%exitcond3 = icmp eq i10 %i_5, -347" [poly.c:252]   --->   Operation 199 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 200 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.74ns)   --->   "%i_24 = add i10 %i_5, 1" [poly.c:252]   --->   Operation 201 'add' 'i_24' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %14" [poly.c:252]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_233 = zext i10 %i_5 to i64" [poly.c:252]   --->   Operation 203 'zext' 'tmp_233' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_233" [poly.c:252]   --->   Operation 204 'getelementptr' 'r_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 205 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 205 'load' 'r_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_233" [poly.c:252]   --->   Operation 206 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:254]   --->   Operation 207 'xor' 'tmp_i' <Predicate = (exitcond3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 208 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 2.77>
ST_18 : Operation 209 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 209 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_18 : Operation 210 [2/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 210 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 19 <SV = 12> <Delay = 7.15>
ST_19 : Operation 211 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_234 = mul i16 %temp_r_coeffs_load, %r_coeffs_load" [poly.c:252]   --->   Operation 211 'mul' 'tmp_234' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_236)   --->   "%tmp_235 = and i16 %tmp_234, %tmp_224" [poly.c:252]   --->   Operation 212 'and' 'tmp_235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/2] (2.77ns)   --->   "%b_coeffs_load_4 = load i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 213 'load' 'b_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_19 : Operation 214 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_236 = xor i16 %b_coeffs_load_4, %tmp_235" [poly.c:252]   --->   Operation 214 'xor' 'tmp_236' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 2.77>
ST_20 : Operation 215 [1/1] (2.77ns)   --->   "store i16 %tmp_236, i16* %b_coeffs_addr_7, align 2" [poly.c:252]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:252]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 4.52>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 1, %15 ], [ %i_31, %17 ]"   --->   Operation 217 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -347" [poly.c:193->poly.c:254]   --->   Operation 218 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 219 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:254]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_112_i = zext i10 %i_i to i64" [poly.c:194->poly.c:254]   --->   Operation 221 'zext' 'tmp_112_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_11 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_112_i" [poly.c:194->poly.c:254]   --->   Operation 222 'getelementptr' 'temp_r_coeffs_addr_11' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_21 : Operation 223 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 223 'load' 'temp_r_coeffs_load_9' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 224 [1/1] (1.74ns)   --->   "%tmp_113_i = add i10 %i_i, -1" [poly.c:194->poly.c:254]   --->   Operation 224 'add' 'tmp_113_i' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_114_i = zext i10 %tmp_113_i to i64" [poly.c:194->poly.c:254]   --->   Operation 225 'zext' 'tmp_114_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_12 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_114_i" [poly.c:194->poly.c:254]   --->   Operation 226 'getelementptr' 'temp_r_coeffs_addr_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 227 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 227 'load' 'temp_r_coeffs_load_10' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_21 : Operation 228 [1/1] (1.74ns)   --->   "%i_31 = add i10 %i_i, 1" [poly.c:193->poly.c:254]   --->   Operation 228 'add' 'i_31' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 229 'load' 'temp_r_coeffs_load_3' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 22 <SV = 12> <Delay = 6.60>
ST_22 : Operation 230 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_9 = load i16* %temp_r_coeffs_addr_11, align 2" [poly.c:194->poly.c:254]   --->   Operation 230 'load' 'temp_r_coeffs_load_9' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 231 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_10 = load i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 231 'load' 'temp_r_coeffs_load_10' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 232 [1/1] (1.06ns)   --->   "%tmp_115_i = select i1 %done, i16 %temp_r_coeffs_load_9, i16 %temp_r_coeffs_load_10" [poly.c:194->poly.c:254]   --->   Operation 232 'select' 'tmp_115_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (2.77ns)   --->   "store i16 %tmp_115_i, i16* %temp_r_coeffs_addr_12, align 2" [poly.c:194->poly.c:254]   --->   Operation 233 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:254]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 6.35>
ST_23 : Operation 235 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 235 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 236 [1/1] (0.81ns)   --->   "%tmp_i_69 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:254]   --->   Operation 236 'select' 'tmp_i_69' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 237 [1/1] (0.80ns)   --->   "%tmp_111_i = and i16 %temp_r_coeffs_load_3, %tmp_i_69" [poly.c:195->poly.c:254]   --->   Operation 237 'and' 'tmp_111_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (2.77ns)   --->   "store i16 %tmp_111_i, i16* %temp_r_coeffs_addr_6, align 2" [poly.c:195->poly.c:254]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_23 : Operation 239 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 239 'br' <Predicate = true> <Delay = 1.35>

State 24 <SV = 13> <Delay = 4.52>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%i_i2 = phi i10 [ 1, %poly_divx.exit ], [ %i_32, %19 ]"   --->   Operation 240 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i2, -347" [poly.c:202->poly.c:255]   --->   Operation 241 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 242 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:255]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (1.74ns)   --->   "%tmp_106_i = sub i10 -348, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 244 'sub' 'tmp_106_i' <Predicate = (!exitcond_i3 & done)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_107_i = zext i10 %tmp_106_i to i64" [poly.c:203->poly.c:255]   --->   Operation 245 'zext' 'tmp_107_i' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_107_i" [poly.c:203->poly.c:255]   --->   Operation 246 'getelementptr' 'r_coeffs_addr_9' <Predicate = (!exitcond_i3 & done)> <Delay = 0.00>
ST_24 : Operation 247 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 247 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i3 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 248 [1/1] (1.74ns)   --->   "%tmp_108_i = sub i10 -347, %i_i2" [poly.c:203->poly.c:255]   --->   Operation 248 'sub' 'tmp_108_i' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_109_i = zext i10 %tmp_108_i to i64" [poly.c:203->poly.c:255]   --->   Operation 249 'zext' 'tmp_109_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_109_i" [poly.c:203->poly.c:255]   --->   Operation 250 'getelementptr' 'r_coeffs_addr_10' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_24 : Operation 251 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 251 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i3 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 252 [1/1] (1.74ns)   --->   "%i_32 = add i10 %i_i2, 1" [poly.c:202->poly.c:255]   --->   Operation 252 'add' 'i_32' <Predicate = (!exitcond_i3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [2/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 253 'load' 'r_coeffs_load_6' <Predicate = (exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_24 : Operation 254 [1/1] (1.84ns)   --->   "%degf_4 = sub i16 %degf_3, %tmp_67" [poly.c:256]   --->   Operation 254 'sub' 'degf_4' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (1.76ns)   --->   "%k_7 = add i11 %s_assign_cast, %k" [poly.c:257]   --->   Operation 255 'add' 'k_7' <Predicate = (exitcond_i3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (1.84ns)   --->   "%tmp_237 = sub i16 0, %degf_4" [poly.c:259]   --->   Operation 256 'sub' 'tmp_237' <Predicate = (exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_237, i32 15)" [poly.c:259]   --->   Operation 257 'bitselect' 'tmp_332' <Predicate = (exitcond_i3)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 6.60>
ST_25 : Operation 258 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_9, align 2" [poly.c:203->poly.c:255]   --->   Operation 258 'load' 'r_coeffs_load_7' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 259 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_10, align 2" [poly.c:203->poly.c:255]   --->   Operation 259 'load' 'r_coeffs_load_8' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 260 [1/1] (1.06ns)   --->   "%tmp_110_i = select i1 %done, i16 %r_coeffs_load_7, i16 %r_coeffs_load_8" [poly.c:203->poly.c:255]   --->   Operation 260 'select' 'tmp_110_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_10, i16 %tmp_110_i, i2 -1)" [poly.c:203->poly.c:255]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:255]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 6.35>
ST_26 : Operation 263 [1/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_5, align 2" [poly.c:204->poly.c:255]   --->   Operation 263 'load' 'r_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_26 : Operation 264 [1/1] (0.80ns)   --->   "%tmp_105_i = and i16 %r_coeffs_load_6, %tmp_i_69" [poly.c:204->poly.c:255]   --->   Operation 264 'and' 'tmp_105_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_5, i16 %tmp_105_i, i2 -1)" [poly.c:204->poly.c:255]   --->   Operation 265 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:240]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.77>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ 0, %20 ], [ %i_29, %22 ]"   --->   Operation 267 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i_6, -347" [poly.c:268]   --->   Operation 268 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 269 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (1.74ns)   --->   "%i_29 = add i10 %i_6, 1" [poly.c:268]   --->   Operation 270 'add' 'i_29' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.preheader, label %22" [poly.c:268]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_219 = zext i10 %i_6 to i64" [poly.c:269]   --->   Operation 272 'zext' 'tmp_219' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%b_coeffs_addr_5 = getelementptr [677 x i16]* %b_coeffs, i64 0, i64 %tmp_219" [poly.c:269]   --->   Operation 273 'getelementptr' 'b_coeffs_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 274 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 274 'load' 'b_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_27 : Operation 275 [1/1] (1.35ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 275 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 28 <SV = 7> <Delay = 5.54>
ST_28 : Operation 276 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_5, align 2" [poly.c:269]   --->   Operation 276 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_219" [poly.c:269]   --->   Operation 277 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 278 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_6, i16 %b_coeffs_load, i2 -1)" [poly.c:269]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "br label %21" [poly.c:268]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.88>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%k_1 = phi i30 [ %tmp_37, %cmov.exit ], [ %k_6_cast_cast, %.preheader10.preheader ]" [poly.c:277]   --->   Operation 280 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_30, %cmov.exit ], [ 0, %.preheader10.preheader ]"   --->   Operation 281 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:271]   --->   Operation 282 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (1.21ns)   --->   "%exitcond1 = icmp eq i4 %i_7, -6" [poly.c:271]   --->   Operation 283 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 284 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (1.49ns)   --->   "%i_30 = add i4 %i_7, 1" [poly.c:271]   --->   Operation 285 'add' 'i_30' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %27, label %.preheader.preheader" [poly.c:271]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (1.88ns)   --->   "%tmp_220 = shl i10 1, %i_7_cast" [poly.c:273]   --->   Operation 287 'shl' 'tmp_220' <Predicate = (!exitcond1)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_335_cast = zext i10 %tmp_220 to i11" [poly.c:273]   --->   Operation 288 'zext' 'tmp_335_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 289 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [poly.c:279]   --->   Operation 290 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 4.59>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_8, %23 ], [ 0, %.preheader.preheader ]"   --->   Operation 291 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1 to i11" [poly.c:272]   --->   Operation 292 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %j_1, -347" [poly.c:272]   --->   Operation 293 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 294 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (1.74ns)   --->   "%j_8 = add i10 %j_1, 1" [poly.c:272]   --->   Operation 295 'add' 'j_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %24, label %23" [poly.c:272]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 297 [1/1] (1.74ns)   --->   "%tmp_225 = add i11 %tmp_335_cast, %j_1_cast" [poly.c:273]   --->   Operation 297 'add' 'tmp_225' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [15/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 298 'urem' 'tmp_226' <Predicate = (!exitcond)> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_275 = trunc i30 %k_1 to i1" [poly.c:275]   --->   Operation 299 'trunc' 'tmp_275' <Predicate = (exitcond)> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (0.81ns)   --->   "%b_assign_2_cast = select i1 %tmp_275, i8 -1, i8 0" [verify.c:23->poly.c:275]   --->   Operation 300 'select' 'b_assign_2_cast' <Predicate = (exitcond)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 301 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 301 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 31 <SV = 9> <Delay = 2.84>
ST_31 : Operation 302 [14/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 302 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 2.84>
ST_32 : Operation 303 [13/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 303 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 2.84>
ST_33 : Operation 304 [12/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 304 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 2.84>
ST_34 : Operation 305 [11/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 305 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 2.84>
ST_35 : Operation 306 [10/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 306 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 2.84>
ST_36 : Operation 307 [9/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 307 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 2.84>
ST_37 : Operation 308 [8/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 308 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 2.84>
ST_38 : Operation 309 [7/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 309 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 2.84>
ST_39 : Operation 310 [6/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 310 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 2.84>
ST_40 : Operation 311 [5/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 311 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 19> <Delay = 2.84>
ST_41 : Operation 312 [4/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 312 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 20> <Delay = 2.84>
ST_42 : Operation 313 [3/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 313 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 21> <Delay = 2.84>
ST_43 : Operation 314 [2/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 314 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 22> <Delay = 5.62>
ST_44 : Operation 315 [1/15] (2.84ns)   --->   "%tmp_226 = urem i11 %tmp_225, 677" [poly.c:273]   --->   Operation 315 'urem' 'tmp_226' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_227 = zext i11 %tmp_226 to i64" [poly.c:273]   --->   Operation 316 'zext' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_227" [poly.c:273]   --->   Operation 317 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 318 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 318 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 45 <SV = 23> <Delay = 5.54>
ST_45 : Operation 319 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_8, align 2" [poly.c:273]   --->   Operation 319 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_228 = zext i10 %j_1 to i64" [poly.c:273]   --->   Operation 320 'zext' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_9 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %tmp_228" [poly.c:273]   --->   Operation 321 'getelementptr' 'temp_r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_5, i16* %temp_r_coeffs_addr_9, align 2" [poly.c:273]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:272]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 9> <Delay = 7.65>
ST_46 : Operation 324 [1/1] (0.00ns)   --->   "%i_i7 = phi i11 [ 0, %24 ], [ %i_23, %26 ]"   --->   Operation 324 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 325 [1/1] (1.52ns)   --->   "%exitcond_i8 = icmp eq i11 %i_i7, -694" [verify.c:24->poly.c:275]   --->   Operation 325 'icmp' 'exitcond_i8' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1354, i64 1354, i64 1354) nounwind"   --->   Operation 326 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (1.76ns)   --->   "%i_23 = add i11 %i_i7, 1" [verify.c:24->poly.c:275]   --->   Operation 327 'add' 'i_23' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %cmov.exit, label %26" [verify.c:24->poly.c:275]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_277 = trunc i11 %i_i7 to i1" [verify.c:24->poly.c:275]   --->   Operation 329 'trunc' 'tmp_277' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (0.00ns)   --->   "%adjSize = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i7, i32 1, i32 10)" [verify.c:25->poly.c:275]   --->   Operation 330 'partselect' 'adjSize' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 331 [1/1] (0.00ns)   --->   "%adjSize309_cast_cast = zext i10 %adjSize to i12" [verify.c:25->poly.c:275]   --->   Operation 331 'zext' 'adjSize309_cast_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 332 [1/1] (1.77ns)   --->   "%mem_index_gep = add i12 -2026, %adjSize309_cast_cast" [verify.c:25->poly.c:275]   --->   Operation 332 'add' 'mem_index_gep' <Predicate = (!exitcond_i8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_278 = trunc i12 %mem_index_gep to i10" [verify.c:25->poly.c:275]   --->   Operation 333 'trunc' 'tmp_278' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 334 [1/1] (1.61ns)   --->   "%addrCmp = icmp ult i12 %mem_index_gep, -1349" [verify.c:25->poly.c:275]   --->   Operation 334 'icmp' 'addrCmp' <Predicate = (!exitcond_i8)> <Delay = 1.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 335 [1/1] (1.74ns)   --->   "%gepindex = add i10 -22, %tmp_278" [verify.c:25->poly.c:275]   --->   Operation 335 'add' 'gepindex' <Predicate = (!exitcond_i8)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 336 [1/1] (1.06ns)   --->   "%gepindex2 = select i1 %addrCmp, i10 %gepindex, i10 -348" [verify.c:25->poly.c:275]   --->   Operation 336 'select' 'gepindex2' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i10 %gepindex2 to i64" [verify.c:25->poly.c:275]   --->   Operation 337 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_13 = getelementptr [677 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:275]   --->   Operation 338 'getelementptr' 'temp_r_coeffs_addr_13' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 339 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 339 'load' 'temp_r_coeffs_load_11' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%adjSize311_cast = zext i10 %adjSize to i16" [verify.c:25->poly.c:275]   --->   Operation 340 'zext' 'adjSize311_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (1.84ns)   --->   "%mem_index_gep2 = add i16 32096, %adjSize311_cast" [verify.c:25->poly.c:275]   --->   Operation 341 'add' 'mem_index_gep2' <Predicate = (!exitcond_i8)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 342 [1/1] (1.97ns)   --->   "%addrCmp2 = icmp ult i16 %mem_index_gep2, -32763" [verify.c:25->poly.c:275]   --->   Operation 342 'icmp' 'addrCmp2' <Predicate = (!exitcond_i8)> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [1/1] (0.00ns)   --->   "%gepindex333_cast = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i7, i32 1, i32 10)" [verify.c:25->poly.c:275]   --->   Operation 343 'partselect' 'gepindex333_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 344 [1/1] (1.06ns)   --->   "%gepindex4 = select i1 %addrCmp2, i10 %gepindex333_cast, i10 -348" [verify.c:25->poly.c:275]   --->   Operation 344 'select' 'gepindex4' <Predicate = (!exitcond_i8)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%gepindex2335_cast = zext i10 %gepindex4 to i64" [verify.c:25->poly.c:275]   --->   Operation 345 'zext' 'gepindex2335_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %gepindex2335_cast" [verify.c:25->poly.c:275]   --->   Operation 346 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 347 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 347 'load' 'r_coeffs_load_10' <Predicate = (!exitcond_i8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_276 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %k_1, i32 1, i32 29)" [poly.c:277]   --->   Operation 348 'partselect' 'tmp_276' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_37 = sext i29 %tmp_276 to i30" [poly.c:277]   --->   Operation 349 'sext' 'tmp_37' <Predicate = (exitcond_i8)> <Delay = 0.00>
ST_46 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader10" [poly.c:271]   --->   Operation 350 'br' <Predicate = (exitcond_i8)> <Delay = 0.00>

State 47 <SV = 10> <Delay = 7.84>
ST_47 : Operation 351 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_11 = load i16* %temp_r_coeffs_addr_13, align 2" [verify.c:25->poly.c:275]   --->   Operation 351 'load' 'temp_r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_47 : Operation 352 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_277, i3 0)" [verify.c:25->poly.c:275]   --->   Operation 352 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 353 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:275]   --->   Operation 353 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 354 [1/1] (1.21ns)   --->   "%tmp_279 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 354 'icmp' 'tmp_279' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_280 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 355 'zext' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_281 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 356 'zext' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_282 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_11, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 357 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 358 [1/1] (1.49ns)   --->   "%tmp_283 = sub i5 %tmp_280, %tmp_281" [verify.c:25->poly.c:275]   --->   Operation 358 'sub' 'tmp_283' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_284 = xor i5 %tmp_280, 15" [verify.c:25->poly.c:275]   --->   Operation 359 'xor' 'tmp_284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 360 [1/1] (1.49ns)   --->   "%tmp_285 = sub i5 %tmp_281, %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 360 'sub' 'tmp_285' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node tmp_289)   --->   "%tmp_286 = select i1 %tmp_279, i5 %tmp_283, i5 %tmp_285" [verify.c:25->poly.c:275]   --->   Operation 361 'select' 'tmp_286' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_287 = select i1 %tmp_279, i16 %tmp_282, i16 %temp_r_coeffs_load_11" [verify.c:25->poly.c:275]   --->   Operation 362 'select' 'tmp_287' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_288 = select i1 %tmp_279, i5 %tmp_284, i5 %tmp_280" [verify.c:25->poly.c:275]   --->   Operation 363 'select' 'tmp_288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 364 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_289 = sub i5 15, %tmp_286" [verify.c:25->poly.c:275]   --->   Operation 364 'sub' 'tmp_289' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_292)   --->   "%tmp_290 = zext i5 %tmp_288 to i16" [verify.c:25->poly.c:275]   --->   Operation 365 'zext' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 366 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_292 = lshr i16 %tmp_287, %tmp_290" [verify.c:25->poly.c:275]   --->   Operation 366 'lshr' 'tmp_292' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 367 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_12, align 2" [verify.c:25->poly.c:275]   --->   Operation 367 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_47 : Operation 368 [1/1] (1.21ns)   --->   "%tmp_296 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 368 'icmp' 'tmp_296' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_297 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 369 'zext' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_298 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 370 'zext' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_299 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_10, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 371 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 372 [1/1] (1.49ns)   --->   "%tmp_300 = sub i5 %tmp_297, %tmp_298" [verify.c:25->poly.c:275]   --->   Operation 372 'sub' 'tmp_300' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_301 = xor i5 %tmp_297, 15" [verify.c:25->poly.c:275]   --->   Operation 373 'xor' 'tmp_301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 374 [1/1] (1.49ns)   --->   "%tmp_302 = sub i5 %tmp_298, %tmp_297" [verify.c:25->poly.c:275]   --->   Operation 374 'sub' 'tmp_302' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_306)   --->   "%tmp_303 = select i1 %tmp_296, i5 %tmp_300, i5 %tmp_302" [verify.c:25->poly.c:275]   --->   Operation 375 'select' 'tmp_303' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_304 = select i1 %tmp_296, i16 %tmp_299, i16 %r_coeffs_load_10" [verify.c:25->poly.c:275]   --->   Operation 376 'select' 'tmp_304' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_305 = select i1 %tmp_296, i5 %tmp_301, i5 %tmp_297" [verify.c:25->poly.c:275]   --->   Operation 377 'select' 'tmp_305' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 378 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_306 = sub i5 15, %tmp_303" [verify.c:25->poly.c:275]   --->   Operation 378 'sub' 'tmp_306' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_309)   --->   "%tmp_307 = zext i5 %tmp_305 to i16" [verify.c:25->poly.c:275]   --->   Operation 379 'zext' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_311)   --->   "%tmp_308 = zext i5 %tmp_306 to i16" [verify.c:25->poly.c:275]   --->   Operation 380 'zext' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 381 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_309 = lshr i16 %tmp_304, %tmp_307" [verify.c:25->poly.c:275]   --->   Operation 381 'lshr' 'tmp_309' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_311)   --->   "%tmp_310 = lshr i16 -1, %tmp_308" [verify.c:25->poly.c:275]   --->   Operation 382 'lshr' 'tmp_310' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 383 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_311 = and i16 %tmp_309, %tmp_310" [verify.c:25->poly.c:275]   --->   Operation 383 'and' 'tmp_311' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_312 = trunc i16 %tmp_311 to i8" [verify.c:25->poly.c:275]   --->   Operation 384 'trunc' 'tmp_312' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 8.34>
ST_48 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_291 = zext i5 %tmp_289 to i16" [verify.c:25->poly.c:275]   --->   Operation 385 'zext' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_293 = lshr i16 -1, %tmp_291" [verify.c:25->poly.c:275]   --->   Operation 386 'lshr' 'tmp_293' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_294 = and i16 %tmp_292, %tmp_293" [verify.c:25->poly.c:275]   --->   Operation 387 'and' 'tmp_294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_295 = trunc i16 %tmp_294 to i8" [verify.c:25->poly.c:275]   --->   Operation 388 'trunc' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_i9 = xor i8 %tmp_312, %tmp_295" [verify.c:25->poly.c:275]   --->   Operation 389 'xor' 'tmp_i9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node tmp_386_i)   --->   "%tmp_i2 = and i8 %tmp_i9, %b_assign_2_cast" [verify.c:25->poly.c:275]   --->   Operation 390 'and' 'tmp_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 391 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_386_i = xor i8 %tmp_312, %tmp_i2" [verify.c:25->poly.c:275]   --->   Operation 391 'xor' 'tmp_386_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 392 [1/1] (1.21ns)   --->   "%tmp_313 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:275]   --->   Operation 392 'icmp' 'tmp_313' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_314 = zext i4 %start_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 393 'zext' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_315 = zext i4 %end_pos to i5" [verify.c:25->poly.c:275]   --->   Operation 394 'zext' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_316 = zext i8 %tmp_386_i to i16" [verify.c:25->poly.c:275]   --->   Operation 395 'zext' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_317 = xor i5 %tmp_314, 15" [verify.c:25->poly.c:275]   --->   Operation 396 'xor' 'tmp_317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_318 = select i1 %tmp_313, i5 %tmp_314, i5 %tmp_315" [verify.c:25->poly.c:275]   --->   Operation 397 'select' 'tmp_318' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_319 = select i1 %tmp_313, i5 %tmp_315, i5 %tmp_314" [verify.c:25->poly.c:275]   --->   Operation 398 'select' 'tmp_319' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_320 = select i1 %tmp_313, i5 %tmp_317, i5 %tmp_314" [verify.c:25->poly.c:275]   --->   Operation 399 'select' 'tmp_320' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_321 = xor i5 %tmp_318, 15" [verify.c:25->poly.c:275]   --->   Operation 400 'xor' 'tmp_321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_325)   --->   "%tmp_322 = zext i5 %tmp_320 to i16" [verify.c:25->poly.c:275]   --->   Operation 401 'zext' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_323 = zext i5 %tmp_319 to i16" [verify.c:25->poly.c:275]   --->   Operation 402 'zext' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_324 = zext i5 %tmp_321 to i16" [verify.c:25->poly.c:275]   --->   Operation 403 'zext' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 404 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_325 = shl i16 %tmp_316, %tmp_322" [verify.c:25->poly.c:275]   --->   Operation 404 'shl' 'tmp_325' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_330)   --->   "%tmp_326 = call i16 @llvm.part.select.i16(i16 %tmp_325, i32 15, i32 0)" [verify.c:25->poly.c:275]   --->   Operation 405 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_330)   --->   "%tmp_327 = select i1 %tmp_313, i16 %tmp_326, i16 %tmp_325" [verify.c:25->poly.c:275]   --->   Operation 406 'select' 'tmp_327' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_328 = shl i16 -1, %tmp_323" [verify.c:25->poly.c:275]   --->   Operation 407 'shl' 'tmp_328' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_329 = lshr i16 -1, %tmp_324" [verify.c:25->poly.c:275]   --->   Operation 408 'lshr' 'tmp_329' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 409 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_328, %tmp_329" [verify.c:25->poly.c:275]   --->   Operation 409 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 410 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_330 = and i16 %tmp_327, %p_demorgan" [verify.c:25->poly.c:275]   --->   Operation 410 'and' 'tmp_330' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([677 x i16]* %r_coeffs)" [verify.c:25->poly.c:275]   --->   Operation 411 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_331 = zext i1 %tmp_277 to i2" [verify.c:25->poly.c:275]   --->   Operation 412 'zext' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 413 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_331" [verify.c:25->poly.c:275]   --->   Operation 413 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 414 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_12, i16 %tmp_330, i2 %mask)" [verify.c:25->poly.c:275]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_48 : Operation 415 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:275]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:224) [8]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:224) [8]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_4', poly.c:225) [14]  (0 ns)
	'store' operation (poly.c:225) of constant 0 on array 'a.coeffs', poly.c:219 [15]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:229) [23]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr', poly.c:230) [30]  (0 ns)
	'store' operation (poly.c:230) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [31]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:233) [36]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', poly.c:234) [43]  (0 ns)
	'load' operation ('a_coeffs_load', poly.c:234) on array 'a_coeffs' [44]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', poly.c:234) on array 'a_coeffs' [44]  (2.77 ns)
	'store' operation (poly.c:234) of variable 'tmp_308_cast', poly.c:234 on array 'f.coeffs', poly.c:219 [48]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:237) [53]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr', poly.c:238) [60]  (0 ns)
	'store' operation (poly.c:238) of constant 1 on array 'g.coeffs', poly.c:219 [61]  (2.77 ns)

 <State 7>: 3.53ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly.c:257) [70]  (0 ns)
	'sub' operation ('tmp_217', poly.c:262) [232]  (1.76 ns)
	'select' operation ('tmp_315_cast_cast', poly.c:262) [234]  (0 ns)
	'sub' operation ('k', poly.c:262) [235]  (1.76 ns)

 <State 8>: 3.58ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load', poly.c:242) on array 'f.coeffs', poly.c:219 [79]  (2.77 ns)
	'and' operation ('tmp21', poly.c:243) [87]  (0 ns)
	'and' operation ('swap', poly.c:243) [88]  (0 ns)
	'select' operation ('tmp_i3_cast', poly.c:183->poly.c:245) [89]  (0.813 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:245) [92]  (0 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_8', poly.c:183->poly.c:245) [99]  (0 ns)
	'load' operation ('temp_r_coeffs_load_7', poly.c:183->poly.c:245) on array 'f.coeffs', poly.c:219 [100]  (2.77 ns)

 <State 10>: 7.16ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_7', poly.c:183->poly.c:245) on array 'f.coeffs', poly.c:219 [100]  (2.77 ns)
	'xor' operation ('tmp_362_i', poly.c:183->poly.c:245) [103]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:245) [104]  (0.808 ns)
	'xor' operation ('tmp_363_i', poly.c:184->poly.c:245) [105]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:245) of variable 'tmp_363_i', poly.c:184->poly.c:245 on array 'f.coeffs', poly.c:219 [106]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:181->poly.c:246) [113]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_6', poly.c:183->poly.c:246) [120]  (0 ns)
	'load' operation ('b_coeffs_load_3', poly.c:183->poly.c:246) on array 'a.coeffs', poly.c:219 [121]  (2.77 ns)

 <State 12>: 7.16ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load_3', poly.c:183->poly.c:246) on array 'a.coeffs', poly.c:219 [121]  (2.77 ns)
	'xor' operation ('tmp_362_i2', poly.c:183->poly.c:246) [124]  (0 ns)
	'and' operation ('t', poly.c:183->poly.c:246) [125]  (0.808 ns)
	'xor' operation ('tmp_363_i2', poly.c:184->poly.c:246) [126]  (0.808 ns)
	'store' operation (poly.c:184->poly.c:246) of variable 'tmp_363_i2', poly.c:184->poly.c:246 on array 'a.coeffs', poly.c:219 [127]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:251) [142]  (0 ns)
	'getelementptr' operation ('g_coeffs_addr_5', poly.c:251) [149]  (0 ns)
	'load' operation ('g_coeffs_load_3', poly.c:251) on array 'g.coeffs', poly.c:219 [150]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'load' operation ('g_coeffs_load_3', poly.c:251) on array 'g.coeffs', poly.c:219 [150]  (2.77 ns)

 <State 15>: 6.35ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('tmp_230', poly.c:251) [151]  (6.35 ns)

 <State 16>: 6.35ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_8', poly.c:251) on array 'f.coeffs', poly.c:219 [154]  (2.77 ns)
	'xor' operation ('tmp_232', poly.c:251) [155]  (0.808 ns)
	'store' operation (poly.c:251) of variable 'tmp_232', poly.c:251 on array 'f.coeffs', poly.c:219 [156]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:252) [161]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_7', poly.c:252) [168]  (0 ns)
	'load' operation ('r_coeffs_load', poly.c:252) on array 'r_coeffs' [169]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', poly.c:252) on array 'r_coeffs' [169]  (2.77 ns)

 <State 19>: 7.16ns
The critical path consists of the following:
	'mul' operation of DSP[170] ('tmp_234', poly.c:252) [170]  (6.35 ns)
	'and' operation ('tmp_235', poly.c:252) [171]  (0 ns)
	'xor' operation ('tmp_236', poly.c:252) [174]  (0.808 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:252) of variable 'tmp_236', poly.c:252 on array 'a.coeffs', poly.c:219 [175]  (2.77 ns)

 <State 21>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:193->poly.c:254) [181]  (0 ns)
	'add' operation ('tmp_113_i', poly.c:194->poly.c:254) [189]  (1.75 ns)
	'getelementptr' operation ('temp_r_coeffs_addr_12', poly.c:194->poly.c:254) [191]  (0 ns)
	'load' operation ('temp_r_coeffs_load_10', poly.c:194->poly.c:254) on array 'f.coeffs', poly.c:219 [192]  (2.77 ns)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_9', poly.c:194->poly.c:254) on array 'f.coeffs', poly.c:219 [188]  (2.77 ns)
	'select' operation ('tmp_115_i', poly.c:194->poly.c:254) [193]  (1.06 ns)
	'store' operation (poly.c:194->poly.c:254) of variable 'tmp_115_i', poly.c:194->poly.c:254 on array 'f.coeffs', poly.c:219 [194]  (2.77 ns)

 <State 23>: 6.35ns
The critical path consists of the following:
	'load' operation ('temp_r_coeffs_load_3', poly.c:195->poly.c:254) on array 'f.coeffs', poly.c:219 [198]  (2.77 ns)
	'and' operation ('tmp_111_i', poly.c:195->poly.c:254) [200]  (0.808 ns)
	'store' operation (poly.c:195->poly.c:254) of variable 'tmp_111_i', poly.c:195->poly.c:254 on array 'f.coeffs', poly.c:219 [201]  (2.77 ns)

 <State 24>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:202->poly.c:255) [204]  (0 ns)
	'sub' operation ('tmp_106_i', poly.c:203->poly.c:255) [209]  (1.75 ns)
	'getelementptr' operation ('r_coeffs_addr_9', poly.c:203->poly.c:255) [211]  (0 ns)
	'load' operation ('r_coeffs_load_7', poly.c:203->poly.c:255) on array 'r_coeffs' [212]  (2.77 ns)

 <State 25>: 6.61ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_7', poly.c:203->poly.c:255) on array 'r_coeffs' [212]  (2.77 ns)
	'select' operation ('tmp_110_i', poly.c:203->poly.c:255) [217]  (1.06 ns)
	'store' operation (poly.c:203->poly.c:255) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [218]  (2.77 ns)

 <State 26>: 6.35ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_6', poly.c:204->poly.c:255) on array 'r_coeffs' [222]  (2.77 ns)
	'and' operation ('tmp_105_i', poly.c:204->poly.c:255) [223]  (0.808 ns)
	'store' operation (poly.c:204->poly.c:255) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [224]  (2.77 ns)

 <State 27>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:268) [239]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr_5', poly.c:269) [246]  (0 ns)
	'load' operation ('b_coeffs_load', poly.c:269) on array 'a.coeffs', poly.c:219 [247]  (2.77 ns)

 <State 28>: 5.54ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load', poly.c:269) on array 'a.coeffs', poly.c:219 [247]  (2.77 ns)
	'store' operation (poly.c:269) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [249]  (2.77 ns)

 <State 29>: 1.89ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:271) [255]  (0 ns)
	'shl' operation ('tmp_220', poly.c:273) [262]  (1.89 ns)

 <State 30>: 4.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', poly.c:272) [266]  (0 ns)
	'add' operation ('tmp_225', poly.c:273) [273]  (1.75 ns)
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 31>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 32>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 33>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 34>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 35>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 36>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 37>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 38>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 39>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 40>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 41>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 42>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 43>: 2.85ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)

 <State 44>: 5.62ns
The critical path consists of the following:
	'urem' operation ('tmp_226', poly.c:273) [274]  (2.85 ns)
	'getelementptr' operation ('r_coeffs_addr_8', poly.c:273) [276]  (0 ns)
	'load' operation ('r_coeffs_load_5', poly.c:273) on array 'r_coeffs' [277]  (2.77 ns)

 <State 45>: 5.54ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_5', poly.c:273) on array 'r_coeffs' [277]  (2.77 ns)
	'store' operation (poly.c:273) of variable 'r_coeffs_load_5', poly.c:273 on array 'f.coeffs', poly.c:219 [280]  (2.77 ns)

 <State 46>: 7.65ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', verify.c:24->poly.c:275) [287]  (0 ns)
	'add' operation ('mem_index_gep2', verify.c:25->poly.c:275) [324]  (1.84 ns)
	'icmp' operation ('addrCmp2', verify.c:25->poly.c:275) [325]  (1.98 ns)
	'select' operation ('gepindex4', verify.c:25->poly.c:275) [327]  (1.06 ns)
	'getelementptr' operation ('r_coeffs_addr_12', verify.c:25->poly.c:275) [329]  (0 ns)
	'load' operation ('r_coeffs_load_10', verify.c:25->poly.c:275) on array 'r_coeffs' [330]  (2.77 ns)

 <State 47>: 7.84ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_10', verify.c:25->poly.c:275) on array 'r_coeffs' [330]  (2.77 ns)
	'select' operation ('tmp_304', verify.c:25->poly.c:275) [339]  (0 ns)
	'lshr' operation ('tmp_309', verify.c:25->poly.c:275) [344]  (2.99 ns)
	'and' operation ('tmp_311', verify.c:25->poly.c:275) [346]  (2.08 ns)

 <State 48>: 8.34ns
The critical path consists of the following:
	'lshr' operation ('tmp_293', verify.c:25->poly.c:275) [320]  (0 ns)
	'and' operation ('tmp_294', verify.c:25->poly.c:275) [321]  (0 ns)
	'xor' operation ('tmp_i9', verify.c:25->poly.c:275) [348]  (0 ns)
	'and' operation ('tmp_i2', verify.c:25->poly.c:275) [349]  (0 ns)
	'xor' operation ('tmp_386_i', verify.c:25->poly.c:275) [350]  (2.08 ns)
	'shl' operation ('tmp_325', verify.c:25->poly.c:275) [363]  (2.42 ns)
	'select' operation ('tmp_327', verify.c:25->poly.c:275) [365]  (0 ns)
	'and' operation ('tmp_330', verify.c:25->poly.c:275) [369]  (1.06 ns)
	'store' operation (verify.c:25->poly.c:275) of constant <constant:_ssdm_op_Write.bram.i16> on array 'r_coeffs' [373]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
