/******************************************************************************
* File Name          : rtcregs.h
* Date First Issued  : 07/26/2022
* Description        : RTC Backup registers access
*******************************************************************************/
#ifndef __RTCREGS
#define __RTCREGS

#include <stdint.h>
#include "stm32l4xx_hal.h"

/* Backup register usage. 
Entries, except for pec15, correspond to names in bqfunction, and bmsspiall
structs.

Max (32b) registers: 32
*/
#define RTCREGUSED 14	// Number of RTC registers used 
struct RTCREG 
{
	uint32_t cellbal;       //   1.00 Bits with FETs that were on
	uint32_t hysterbits_lo; //   1.00 Bits for cells that fell below hysterv_lo
	uint16_t cellreg[18];   //1001.00 Last readings before power down
	uint8_t hyster_sw;      //   0.01 Hysteresis switch: 1 = peak was reached
	uint8_t battery_status; //   0.01 Cell status code bits 
	uint8_t fet_status;     //   0.01 This controls on/off of FETs
	uint8_t err;            //   0.01 Err bits
	uint32_t morse_err;     //   1.00 morse_trap err code
	uint32_t celltrip;
/* The foregoing MUST be an even number of 32b */	
	uint16_t pec15; // CRC15 (in lower 1/2 of 32b register)
};

/* *************************************************************************/
int8_t rtcregs_init(void);
/*	@brief	: Init access to regs
 *  @return : 0 = success; -1 = PEC failed
 * *************************************************************************/
void rtcregs_update(void);
/*	@brief	: Write selected SRAM into RTC registers
 * *************************************************************************/
int8_t rtcregs_read(void);
/*	@brief	: Check PEC and if OK load SRAM from RTC registers
 *  @return : 0 = success; -1 = PEC failed
 * *************************************************************************/

extern uint32_t morse_err;

#endif