#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 11 20:23:16 2021
# Process ID: 1594288
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.jou
#-----------------------------------------------------------
source make.tcl
# set part "xc7k160tffg676-3"
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "PM12"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/PM12.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
PM12
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set_property \
#     -dict [list \
# 	       "corecontainer.enable"  "1" \
# 	       "default_lib"           "xil_defaultlib" \
# 	       "ip_cache_permissions"  "read write" \
# 	       "ip_output_repo"        "$proj_dir/${project_name}.cache/ip" \
# 	       "part"                  $part \
# 	       "sim.ip.auto_export_scripts" "1" \
# 	       "simulator_language"    "Mixed" \
# 	       "source_mgmt_mode"      "DisplayOnly" \
# 	       "target_language"       "VHDL" \
# 	       "xpm_libraries"         "XPM_CDC XPM_MEMORY" \
# 	       "xsim.array_display_limit" "64"] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set files [list \
#  [file normalize "${origin_dir}/hdl/Channel.vhd" ]\
#  [file normalize "${origin_dir}/hdl/TDCCHAN.vhd" ]\
#  [file normalize "${origin_dir}/hdl/counters.vhd" ]\
#  [file normalize "${origin_dir}/hdl/trigger.vhd" ]\
#  [file normalize "${origin_dir}/hdl/pin_capt.vhd" ]\
#  [file normalize "${origin_dir}/hdl/autophase.vhd" ]\
#  [file normalize "${origin_dir}/hdl/Flash_prog.vhd" ]\
#  [file normalize "${origin_dir}/hdl/fit.vhd" ]\
#   [file normalize "${origin_dir}/hdl/hyst.vhd" ]\
#    [file normalize "${origin_dir}/hdl/PM12_pkg.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
# 	
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
#     
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top"                     "PM12"\
# 		   "edif_extra_search_paths" "D:/proj/PM/ipcore_dir"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set constr_files [list \
# 			  [file normalize "$origin_dir/xdc/Timing.xdc"]\
# 			  [file normalize "$origin_dir/xdc/fit.xdc"]\
# 			  [file normalize "$origin_dir/xdc/ios.xdc"]\
# 			  [file normalize "$origin_dir/xdc/chipscope.xdc"]\
# 			 ]
#     add_files -fileset constrs_1 ${constr_files}
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/Timing.xdc"]]
#     set_property -name "used_in" -value "implementation" -objects $file_obj
#     set_property -name "used_in_synthesis" -value "0" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/fit.xdc"]]
#     set_property -name "processing_order" -value "EARLY" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/ios.xdc"]]
#     set_property -name "processing_order" -value "NORMAL" -objects $file_obj
#     
#     # Set 'constrs_1' fileset properties
#     set obj [get_filesets constrs_1]
#     set_property -name "target_constrs_file" -value "[get_files *xdc/chipscope.xdc]" -objects $obj
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/PM12_pkg.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_common_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: generating IP core from ipcore_properties/CHAN_RD_FIFO.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' for IP 'CHAN_RD_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CHAN_RD_FIFO'...
INFO: generating IP core from ipcore_properties/EVENT_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' for IP 'EVENT_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENT_FIFO'...
INFO: generating IP core from ipcore_properties/PLL320.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' for IP 'PLL320'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL320'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/TDC_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' for IP 'TDC_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TDC_FIFO'...
INFO: generating IP core from ipcore_properties/CLK600_pll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' for IP 'CLK600_pll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CLK600_pll'...
INFO: generating IP core from ipcore_properties/hyst_mem512.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' for IP 'hyst_mem512'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem512'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/hyst_mem8k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' for IP 'hyst_mem8k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem8k'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/EVENTID_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' for IP 'EVENTID_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENTID_FIFO'...
INFO: generating IP core from ipcore_properties/hyst_mem4k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' for IP 'hyst_mem4k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem4k'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/FLASH_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' for IP 'FLASH_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FLASH_FIFO'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: generating IP core from ipcore_properties/Xmega_buf.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' for IP 'Xmega_buf'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Xmega_buf'...
# config_webtalk -user off
# generate_target synthesis [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.707 ; gain = 0.000 ; free physical = 21801 ; free virtual = 57987
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]}
CHAN_RD_FIFO
delete_ip_run [get_files -of_objects [get_fileset CHAN_RD_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
CLK600_pll
delete_ip_run [get_files -of_objects [get_fileset CLK600_pll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci' from fileset 'CLK600_pll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' from fileset 'CLK600_pll' to fileset 'sources_1'.
EVENTID_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENTID_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
EVENT_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENT_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
FLASH_FIFO
delete_ip_run [get_files -of_objects [get_fileset FLASH_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
PLL320
delete_ip_run [get_files -of_objects [get_fileset PLL320] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci' from fileset 'PLL320' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' from fileset 'PLL320' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
TDC_FIFO
delete_ip_run [get_files -of_objects [get_fileset TDC_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci' from fileset 'TDC_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' from fileset 'TDC_FIFO' to fileset 'sources_1'.
Xmega_buf
delete_ip_run [get_files -of_objects [get_fileset Xmega_buf] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci' from fileset 'Xmega_buf' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' from fileset 'Xmega_buf' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
hyst_mem4k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem4k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci' from fileset 'hyst_mem4k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' from fileset 'hyst_mem4k' to fileset 'sources_1'.
hyst_mem512
delete_ip_run [get_files -of_objects [get_fileset hyst_mem512] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci' from fileset 'hyst_mem512' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' from fileset 'hyst_mem512' to fileset 'sources_1'.
hyst_mem8k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem8k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci' from fileset 'hyst_mem8k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' from fileset 'hyst_mem8k' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#     create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# config_webtalk -user off
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part $part -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {Timing Closure Reports} -constrset constrs_1
# } else {
#     set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#     set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${part} -flow {Vivado Synthesis 2019} -strategy "Performance_NetDelay_low" -report_strategy {Timing Closure Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow {Vivado Implementation 2019} [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:PM12
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream  -jobs 7
[Mon Oct 11 20:24:08 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/runme.log
[Mon Oct 11 20:24:09 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Oct 11 20:24:09 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log PM12.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PM12.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PM12.tcl -notrace
Command: link_design -top PM12 -part xc7k160tffg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1791.414 ; gain = 0.000 ; free physical = 15903 ; free virtual = 52475
INFO: [Netlist 29-17] Analyzing 3085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2566.691 ; gain = 568.875 ; free physical = 15327 ; free virtual = 51899
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/chipscope.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.691 ; gain = 0.000 ; free physical = 15360 ; free virtual = 51933
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2566.691 ; gain = 1095.258 ; free physical = 15356 ; free virtual = 51929
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.723 ; gain = 64.031 ; free physical = 15330 ; free virtual = 51902

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29242031d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2630.723 ; gain = 0.000 ; free physical = 15289 ; free virtual = 51861

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161c0dda9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15174 ; free virtual = 51746
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 202 cells
INFO: [Opt 31-1021] In phase Retarget, 233 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1208a7e1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15170 ; free virtual = 51743
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Constant propagation, 209 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b8efeebd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15133 ; free virtual = 51705
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Sweep, 1613 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1bceac90c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15128 ; free virtual = 51701
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bceac90c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15128 ; free virtual = 51701
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b8efeebd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15128 ; free virtual = 51701
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              72  |             202  |                                            233  |
|  Constant propagation         |               0  |               3  |                                            209  |
|  Sweep                        |               0  |             394  |                                           1613  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            236  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2720.707 ; gain = 0.000 ; free physical = 15137 ; free virtual = 51710
Ending Logic Optimization Task | Checksum: 1ad723cd8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2720.707 ; gain = 1.000 ; free physical = 15142 ; free virtual = 51714

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.567 | TNS=-7.587 |
INFO: [Power 33-23] Power model is not available for UA2
INFO: [Power 33-23] Power model is not available for SE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 79 BRAM(s) out of a total of 169 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 38 Total Ports: 338
Ending PowerOpt Patch Enables Task | Checksum: 22c7b4a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14813 ; free virtual = 51507
Ending Power Optimization Task | Checksum: 22c7b4a15

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 759.746 ; free physical = 14846 ; free virtual = 51539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22c7b4a15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14842 ; free virtual = 51535

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14838 ; free virtual = 51531
Ending Netlist Obfuscation Task | Checksum: 271b08b9a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14835 ; free virtual = 51528
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3480.453 ; gain = 913.762 ; free physical = 14833 ; free virtual = 51527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14830 ; free virtual = 51523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14814 ; free virtual = 51510
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14205 ; free virtual = 50887
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14298 ; free virtual = 50907
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e221da2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14298 ; free virtual = 50907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14290 ; free virtual = 50904

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1131f4966

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14097 ; free virtual = 50836

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 163dec422

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14035 ; free virtual = 50774

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 163dec422

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14035 ; free virtual = 50774
Phase 1 Placer Initialization | Checksum: 163dec422

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14033 ; free virtual = 50772

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1358b10eb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 14002 ; free virtual = 50742

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 3671 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1402 nets or cells. Created 0 new cell, deleted 1402 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[9]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[8]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net h0/hyst_addr[10]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Reset_Generator_comp/FSM_Clocks_I[Reset_sclk]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 105 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 105 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18646 ; free virtual = 54951
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_11_n_0 could not be optimized because driver h0/mem[8].mem8k_i_11 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_10_n_0 could not be optimized because driver h0/mem[8].mem8k_i_10 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_13_n_0 could not be optimized because driver h0/mem[8].mem8k_i_13 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_9_n_0 could not be optimized because driver h0/mem[8].mem8k_i_9 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_14_n_0 could not be optimized because driver h0/mem[8].mem8k_i_14 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_12_n_0 could not be optimized because driver h0/mem[8].mem8k_i_12 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_15_n_0 could not be optimized because driver h0/mem[8].mem8k_i_15 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_16_n_0 could not be optimized because driver h0/mem[8].mem8k_i_16 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[8].mem8k_i_17_n_0 could not be optimized because driver h0/mem[8].mem8k_i_17 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 704 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19852 ; free virtual = 56157
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19852 ; free virtual = 56157

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1402  |                  1402  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |          105  |              0  |                    11  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          704  |              0  |                    80  |           0  |           1  |  00:00:05  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          809  |           1402  |                  1493  |           0  |           9  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1df0ac28f

Time (s): cpu = 00:02:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19846 ; free virtual = 56151
Phase 2.2 Global Placement Core | Checksum: 1756b6813

Time (s): cpu = 00:03:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19584 ; free virtual = 55888
Phase 2 Global Placement | Checksum: 1756b6813

Time (s): cpu = 00:03:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19597 ; free virtual = 55902

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d16dbbd0

Time (s): cpu = 00:03:43 ; elapsed = 00:01:02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19589 ; free virtual = 55894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1225add0c

Time (s): cpu = 00:03:48 ; elapsed = 00:01:04 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19572 ; free virtual = 55876

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ca0e4d91

Time (s): cpu = 00:03:50 ; elapsed = 00:01:05 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19572 ; free virtual = 55876

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177891f46

Time (s): cpu = 00:03:50 ; elapsed = 00:01:05 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19571 ; free virtual = 55876

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bd9f5314

Time (s): cpu = 00:03:55 ; elapsed = 00:01:07 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19582 ; free virtual = 55886

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1527e7b68

Time (s): cpu = 00:04:02 ; elapsed = 00:01:13 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19271 ; free virtual = 55575

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13f461d74

Time (s): cpu = 00:04:03 ; elapsed = 00:01:13 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19252 ; free virtual = 55557

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d47c05ca

Time (s): cpu = 00:04:03 ; elapsed = 00:01:14 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19247 ; free virtual = 55552

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 233bf53ac

Time (s): cpu = 00:04:11 ; elapsed = 00:01:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19104 ; free virtual = 55408
Phase 3 Detail Placement | Checksum: 233bf53ac

Time (s): cpu = 00:04:11 ; elapsed = 00:01:17 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19104 ; free virtual = 55408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b4c1379f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b4c1379f

Time (s): cpu = 00:04:21 ; elapsed = 00:01:20 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 19048 ; free virtual = 55353
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.282. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c4afe5a9

Time (s): cpu = 00:05:36 ; elapsed = 00:02:28 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18243 ; free virtual = 54561
Phase 4.1 Post Commit Optimization | Checksum: c4afe5a9

Time (s): cpu = 00:05:36 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18243 ; free virtual = 54561

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c4afe5a9

Time (s): cpu = 00:05:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c4afe5a9

Time (s): cpu = 00:05:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562
Phase 4.4 Final Placement Cleanup | Checksum: 137f4ff98

Time (s): cpu = 00:05:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137f4ff98

Time (s): cpu = 00:05:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562
Ending Placer Task | Checksum: cdb5dea4

Time (s): cpu = 00:05:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18245 ; free virtual = 54562
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:41 ; elapsed = 00:02:31 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18293 ; free virtual = 54610
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18293 ; free virtual = 54610
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18208 ; free virtual = 54575
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18153 ; free virtual = 54485
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18079 ; free virtual = 54412

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.794 |
Phase 1 Physical Synthesis Initialization | Checksum: 116b24e91

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18039 ; free virtual = 54371

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 116b24e91

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18060 ; free virtual = 54393
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.794 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 36 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL3D/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1C/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1C/Z_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Event_ready_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2B/EV_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[1]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CH_N1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[2]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mt_cou[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[1]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net CHANNEL2C/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL2C/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CH_N1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[0]_rep_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net CHANNEL2B/eqOp70_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL2D/EV_reg_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mt_cou[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 33 nets. Created 53 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 53 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.794 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18055 ; free virtual = 54387
Phase 3 Fanout Optimization | Checksum: 10bc22b7c

Time (s): cpu = 00:02:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18054 ; free virtual = 54387

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 93 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1B/Z_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL1A/Z_reg_n_0_[5].  Re-placed instance CHANNEL1A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL2C/Z_reg_n_0_[5].  Re-placed instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL3D/ZS0[10]_i_20_n_0.  Re-placed instance CHANNEL3D/ZS0[10]_i_20
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[4].  Re-placed instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Z_reg_n_0_[5].  Re-placed instance CHANNEL2A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[10]_i_20_n_0.  Re-placed instance CHANNEL1D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14].  Did not re-place instance CHANNEL3D/ZS0_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[5].  Re-placed instance CHANNEL2D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14].  Did not re-place instance CHANNEL1D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z_reg_n_0_[3].  Re-placed instance CHANNEL1D/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL3A/Z_reg_n_0_[5].  Re-placed instance CHANNEL3A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[3].  Did not re-place instance CHANNEL3D/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[55]_i_1
INFO: [Physopt 32-662] Processed net p_0_in70_in.  Did not re-place instance CH_do_reg[4]
INFO: [Physopt 32-663] Processed net rd_en.  Re-placed instance EV_FIFO_i_14
INFO: [Physopt 32-662] Processed net eqOp191_in.  Did not re-place instance EV_FIFO_i_17
INFO: [Physopt 32-663] Processed net EV_FIFO_i_19_n_0.  Re-placed instance EV_FIFO_i_19
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[18].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[19].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[20].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[21].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[22].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[23].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[42].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[43].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[44].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[45].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[46].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]
INFO: [Physopt 32-663] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[47].  Re-placed instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.496 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18085 ; free virtual = 54418
Phase 4 Single Cell Placement Optimization | Checksum: 105384f6c

Time (s): cpu = 00:04:58 ; elapsed = 00:01:02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18085 ; free virtual = 54418

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 60 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]/Q
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1A/Z_reg[5]/Q
INFO: [Physopt 32-663] Processed net CHANNEL2C/Z_reg_n_0_[5].  Re-placed instance CHANNEL2C/Z_reg[5]/Q
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z_reg_n_0_[3].  Re-placed instance CHANNEL1D/Z_reg[3]/Q
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.467 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18084 ; free virtual = 54417
Phase 5 Multi Cell Placement Optimization | Checksum: 1ab5f08c1

Time (s): cpu = 00:05:11 ; elapsed = 00:01:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18084 ; free virtual = 54417

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18084 ; free virtual = 54417
Phase 6 Rewire | Checksum: 1ab5f08c1

Time (s): cpu = 00:05:12 ; elapsed = 00:01:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18084 ; free virtual = 54417

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net CHANNEL3D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3D/ZS0[15]_i_16__8_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1D/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL1D/ZS0[15]_i_16__1_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL1B/ZS0[15]_i_16__10_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3C/ZS0[15]_i_16__7_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL1A/ZS0[15]_i_16__3_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2C/ZS0[15]_i_16__4_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL2A/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL2A/ZS0[15]_i_16__0_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2D/ZS0[15]_i_16__2_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1A/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.459 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18107 ; free virtual = 54440
Phase 7 Critical Cell Optimization | Checksum: 203e666fe

Time (s): cpu = 00:05:58 ; elapsed = 00:01:19 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18107 ; free virtual = 54440

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.459 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18092 ; free virtual = 54425
Phase 8 Fanout Optimization | Checksum: 14ec5f348

Time (s): cpu = 00:06:07 ; elapsed = 00:01:21 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18093 ; free virtual = 54426

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 83 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3D/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1D/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL1B/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL1A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14].  Did not re-place instance CHANNEL3D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3C/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z_reg_n_0_[4].  Re-placed instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z[8]_i_4__1_n_0.  Re-placed instance CHANNEL1D/Z[8]_i_4__1
INFO: [Physopt 32-663] Processed net CHANNEL1D/p_4_out[4].  Re-placed instance CHANNEL1D/Z[4]_i_1__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1D/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_57__1_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_57__1
INFO: [Physopt 32-663] Processed net CHANNEL1D/CH_0_reg_n_0_[5].  Re-placed instance CHANNEL1D/CH_0_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_48__1_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_48__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2A/Z_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL1D/CH_0_reg_n_0_[3].  Re-placed instance CHANNEL1D/CH_0_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_54__1_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_54__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14].  Did not re-place instance CHANNEL1D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3A/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL1D/CH1_Z_reg_n_0_[15].  Re-placed instance CHANNEL1D/CH1_Z_reg[15]
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.380 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18064 ; free virtual = 54397
Phase 9 Single Cell Placement Optimization | Checksum: 1268bc268

Time (s): cpu = 00:08:22 ; elapsed = 00:01:45 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18064 ; free virtual = 54397

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 53 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18053 ; free virtual = 54386
Phase 10 Multi Cell Placement Optimization | Checksum: 13b1e6a1d

Time (s): cpu = 00:08:26 ; elapsed = 00:01:46 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18053 ; free virtual = 54386

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18053 ; free virtual = 54386
Phase 11 Rewire | Checksum: 13b1e6a1d

Time (s): cpu = 00:08:26 ; elapsed = 00:01:46 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18057 ; free virtual = 54390

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net CHANNEL3D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3D/ZS0[15]_i_16__8_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3D/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL1B/ZS0[15]_i_16__10_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3C/ZS0[15]_i_16__7_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net CHANNEL3A/ZS0[15]_i_16__5_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL2D/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL3B/ZS0[15]_i_16__6_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.353 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384
Phase 12 Critical Cell Optimization | Checksum: 1e085c933

Time (s): cpu = 00:09:22 ; elapsed = 00:01:58 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1e085c933

Time (s): cpu = 00:09:22 ; elapsed = 00:01:58 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net CHANNEL1D/Z_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.353 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384
Phase 14 Fanout Optimization | Checksum: 20293a5b6

Time (s): cpu = 00:09:29 ; elapsed = 00:01:59 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 73 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_16__8_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_16__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[15].  Did not re-place instance CHANNEL3D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3D/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1D/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_16__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL1B/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL3D/ZS0[14].  Did not re-place instance CHANNEL3D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3C/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL1A/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL3A/Z_reg_n_0_[4]_repN.  Re-placed instance CHANNEL3A/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14].  Did not re-place instance CHANNEL1D/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2D/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.337 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384
Phase 15 Single Cell Placement Optimization | Checksum: 20e1a38fe

Time (s): cpu = 00:11:31 ; elapsed = 00:02:20 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 52 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384
Phase 16 Multi Cell Placement Optimization | Checksum: 19fd582eb

Time (s): cpu = 00:11:36 ; elapsed = 00:02:21 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384
Phase 17 Rewire | Checksum: 19fd582eb

Time (s): cpu = 00:11:36 ; elapsed = 00:02:22 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18051 ; free virtual = 54384

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1D/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net CHANNEL1A/Z_reg_n_0_[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL1A/ZS0[15]_i_16__3_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net CHANNEL2D/ZS0[15]_i_16__2_n_0 was not replicated.
INFO: [Physopt 32-572] Net CHANNEL1A/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18050 ; free virtual = 54383
Phase 18 Critical Cell Optimization | Checksum: 206dc6d02

Time (s): cpu = 00:12:03 ; elapsed = 00:02:26 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18050 ; free virtual = 54383

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 206dc6d02

Time (s): cpu = 00:12:03 ; elapsed = 00:02:26 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18050 ; free virtual = 54383

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-1.337 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377
Phase 20 BRAM Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:35 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:35 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:53 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 8 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 210 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 210 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.822 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377
Phase 27 Critical Pin Optimization | Checksum: 19bcced6a

Time (s): cpu = 00:12:54 ; elapsed = 00:02:36 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18044 ; free virtual = 54377

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net CHANNEL2B/E[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net count1/rd_vector_reg[0]0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net cnt_rst_reg_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net count1/hrd_vector_reg[0]0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/srst. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.822 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18040 ; free virtual = 54373
Phase 28 Very High Fanout Optimization | Checksum: 226700356

Time (s): cpu = 00:13:32 ; elapsed = 00:02:44 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18040 ; free virtual = 54373

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_16__10_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_16__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[15].  Did not re-place instance CHANNEL1B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_16__7_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_16__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15].  Did not re-place instance CHANNEL3C/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1D/Z_reg_n_0_[3].  Re-placed instance CHANNEL1D/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_14__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_14__1
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[14]_i_3_n_0.  Re-placed instance CHANNEL1D/ZS0[14]_i_3
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_18__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_18__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_7
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[15].  Did not re-place instance CHANNEL1D/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_16__4_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_16__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2C/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[15].  Did not re-place instance CHANNEL2C/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL1B/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3C/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL1A/Z_reg[5]_replica_1
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_16__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL1A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[15].  Did not re-place instance CHANNEL1A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_16__0_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2A/ZS0[15].  Did not re-place instance CHANNEL2A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[2].  Did not re-place instance CHANNEL1D/Z_reg[2]
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[10]_i_13_n_0.  Re-placed instance CHANNEL1D/ZS0[10]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[5].  Did not re-place instance CHANNEL1D/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_20_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_16__2_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL2D/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[14]_i_15_n_0.  Re-placed instance CHANNEL1D/ZS0[14]_i_15
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2C/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_17__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_17__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_12_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[10]_i_16_n_0.  Did not re-place instance CHANNEL1D/ZS0[10]_i_16
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2A/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL1D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_16__6_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3B/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15].  Did not re-place instance CHANNEL3B/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[6]_repN.  Did not re-place instance CHANNEL1D/Z_reg[6]_replica
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[10]_i_28_n_0.  Re-placed instance CHANNEL1D/ZS0[10]_i_28
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2D/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3A/Z_reg[5]_replica
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_16__5_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_16__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL3A/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_19_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_19
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15].  Did not re-place instance CHANNEL3A/ZS0_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[5].  Did not re-place instance CHANNEL3B/Z_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[1].  Did not re-place instance CHANNEL1D/Z_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[10]_i_21_n_0.  Re-placed instance CHANNEL1D/ZS0[10]_i_21
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14].  Did not re-place instance CHANNEL1D/ZS0_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL1A/Z_reg_n_0_[5].  Re-placed instance CHANNEL1A/Z_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL1A/ZS0[14]_i_18_n_0.  Re-placed instance CHANNEL1A/ZS0[14]_i_18
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[10]_i_29_n_0.  Re-placed instance CHANNEL1D/ZS0[10]_i_29
INFO: [Physopt 32-663] Processed net CHANNEL1D/ZS0[14]_i_18_n_0.  Re-placed instance CHANNEL1D/ZS0[14]_i_18
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[12].  Re-placed instance CHANNEL3B/Ampl_corr_i_13__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL3B/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_57__6_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_57__6
INFO: [Physopt 32-663] Processed net CHANNEL3B/din_0[21].  Re-placed instance CHANNEL3B/EVENTFIFO_i_2__6
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_24__1_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_24__1
INFO: [Physopt 32-663] Processed net CHANNEL3D/A[12].  Re-placed instance CHANNEL3D/Ampl_corr_i_13__8
INFO: [Physopt 32-663] Processed net CHANNEL3D/CH_0_reg_n_0_[5].  Re-placed instance CHANNEL3D/CH_0_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_48__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_48__8
INFO: [Physopt 32-663] Processed net CHANNEL3D/din_0[21].  Re-placed instance CHANNEL3D/EVENTFIFO_i_2__8
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL3A/Z_reg[4]_replica
INFO: [Physopt 32-663] Processed net TDC3_CHC/TDC3C[6].  Re-placed instance TDC3_CHC/TDC_reg[6]
INFO: [Physopt 32-663] Processed net TDC3_CHC/CH_TIME1[11]_i_9__7_n_0.  Re-placed instance TDC3_CHC/CH_TIME1[11]_i_9__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/CH_trig_f_reg_0.  Did not re-place instance CHANNEL3C/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net TDC3_CHC/dout_i_reg[4][1].  Did not re-place instance TDC3_CHC/CH_TIME1[11]_i_2__7
INFO: [Physopt 32-663] Processed net CHANNEL3C/CH_t_trig0.  Re-placed instance CHANNEL3C/CH_t_trig1_i_2__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/CH_trig_f_i_1__7_n_0.  Did not re-place instance CHANNEL3C/CH_trig_f_i_1__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/CH_trig_f_i_2__7_n_0.  Did not re-place instance CHANNEL3C/CH_trig_f_i_2__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/CH_trig_f_i_3__7_n_0.  Did not re-place instance CHANNEL3C/CH_trig_f_i_3__7
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__7_n_0.  Did not re-place instance CH_t_trig1_i_6__7
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[12].  Re-placed instance CHANNEL1C/Ampl_corr_i_13__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1C/CH1_Z_reg[10]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[2].  Re-placed instance CHANNEL3B/Ampl_corr_i_23__6
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_57__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_57__9
INFO: [Physopt 32-663] Processed net CHANNEL1C/din_0[10].  Re-placed instance CHANNEL1C/EVENTFIFO_i_13__9
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_44__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_44__8
INFO: [Physopt 32-663] Processed net CHANNEL2A/CH_0_reg_n_0_[5].  Re-placed instance CHANNEL2A/CH_0_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[9].  Re-placed instance CHANNEL2A/Ampl_corr_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_48__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_48__0
INFO: [Physopt 32-663] Processed net CHANNEL2A/din_1[21].  Re-placed instance CHANNEL2A/EVENTFIFO_i_2__0
INFO: [Physopt 32-663] Processed net CHANNEL3C/A[12].  Re-placed instance CHANNEL3C/Ampl_corr_i_13__7
INFO: [Physopt 32-662] Processed net CHANNEL3C/R[0].  Did not re-place instance CHANNEL3C/CH0_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL3D/R[0].  Did not re-place instance CHANNEL3D/CH0_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_53__7_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_53__7
INFO: [Physopt 32-663] Processed net CHANNEL3C/din_1[9].  Re-placed instance CHANNEL3C/EVENTFIFO_i_14__7
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_53__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_53__8
INFO: [Physopt 32-663] Processed net CHANNEL3B/CH_0_reg_n_0_[0].  Re-placed instance CHANNEL3B/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_53__6_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_53__6
INFO: [Physopt 32-663] Processed net CHANNEL2A/din_1[18].  Re-placed instance CHANNEL2A/EVENTFIFO_i_5__0
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14].  Did not re-place instance CHANNEL1B/ZS0_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL1A/Z_reg_n_0_[2].  Re-placed instance CHANNEL1A/Z_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[10]_i_18__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[10]_i_18__3
INFO: [Physopt 32-663] Processed net CHANNEL1A/ZS0[10]_i_29_n_0.  Re-placed instance CHANNEL1A/ZS0[10]_i_29
INFO: [Physopt 32-663] Processed net CHANNEL1A/ZS0[10]_i_3__3_n_0.  Re-placed instance CHANNEL1A/ZS0[10]_i_3__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[12].  Did not re-place instance CHANNEL1A/ZS0_reg[12]
INFO: [Physopt 32-663] Processed net TDC1_CHB/TDC1B[6].  Re-placed instance TDC1_CHB/TDC_reg[6]
INFO: [Physopt 32-663] Processed net TDC1_CHB/CH_TIME1[11]_i_9__10_n_0.  Re-placed instance TDC1_CHB/CH_TIME1[11]_i_9__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH_trig_f_reg_0.  Did not re-place instance CHANNEL1B/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net TDC1_CHB/dout_i_reg[4][1].  Did not re-place instance TDC1_CHB/CH_TIME1[11]_i_2__10
INFO: [Physopt 32-663] Processed net CHANNEL1B/CH_t_trig0.  Re-placed instance CHANNEL1B/CH_t_trig1_i_2__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH_trig_f_i_1__10_n_0.  Did not re-place instance CHANNEL1B/CH_trig_f_i_1__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH_trig_f_i_2__10_n_0.  Did not re-place instance CHANNEL1B/CH_trig_f_i_2__10
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH_trig_f_i_3__10_n_0.  Did not re-place instance CHANNEL1B/CH_trig_f_i_3__10
INFO: [Physopt 32-662] Processed net TDC1_CHB/CH_t_trig1_i_6__10_n_0.  Did not re-place instance TDC1_CHB/CH_t_trig1_i_6__10
INFO: [Physopt 32-663] Processed net CHANNEL1C/CH_0_reg_n_0_[1].  Re-placed instance CHANNEL1C/CH_0_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_56__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_56__9
INFO: [Physopt 32-663] Processed net TDC1_CHA/CH_TIME1[11]_i_9__2_n_0.  Re-placed instance TDC1_CHA/CH_TIME1[11]_i_9__2
INFO: [Physopt 32-662] Processed net CHANNEL1A/din[0].  Did not re-place instance CHANNEL1A/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net TDC1_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout[3].  Did not re-place instance TDC1_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[3]
INFO: [Physopt 32-662] Processed net TDC1_CHA/dout_i_reg[4][1].  Did not re-place instance TDC1_CHA/CH_TIME1[11]_i_2__2
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_t_trig0.  Did not re-place instance CHANNEL1A/CH_t_trig1_i_2__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_trig_f_i_1__3_n_0.  Did not re-place instance CHANNEL1A/CH_trig_f_i_1__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_trig_f_i_2__3_n_0.  Did not re-place instance CHANNEL1A/CH_trig_f_i_2__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_trig_f_i_3__3_n_0.  Did not re-place instance CHANNEL1A/CH_trig_f_i_3__3
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__3_n_0.  Did not re-place instance CH_t_trig1_i_6__3
INFO: [Physopt 32-662] Processed net CHANNEL3D/din_0[17].  Did not re-place instance CHANNEL3D/EVENTFIFO_i_6__8
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH1_Z_reg_n_0_[11].  Did not re-place instance CHANNEL1C/CH1_Z_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL2D/R[0].  Did not re-place instance CHANNEL2D/CH0_Z_reg[10]
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[9].  Re-placed instance CHANNEL2D/Ampl_corr_i_16__2
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_57__2_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_57__2
INFO: [Physopt 32-663] Processed net CHANNEL2D/din_0[21].  Re-placed instance CHANNEL2D/EVENTFIFO_i_2__2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[14].  Did not re-place instance CHANNEL3C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14].  Did not re-place instance CHANNEL1A/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_9__7_n_0.  Did not re-place instance CH_t_trig1_i_9__7
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1
INFO: [Physopt 32-663] Processed net CHANNEL3B/Z_reg_n_0_[7].  Re-placed instance CHANNEL3B/Z_reg[7]
INFO: [Physopt 32-662] Processed net CHANNEL3D/wr_en.  Did not re-place instance CHANNEL3D/EV_FIFO_i_13
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_8
INFO: [Physopt 32-663] Processed net CHANNEL3C/EV_rdy.  Re-placed instance CHANNEL3C/EV_rdy_reg
INFO: [Physopt 32-663] Processed net CHANNEL3C/din[0].  Re-placed instance CHANNEL3C/EV_FIFO_i_2
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3C/EV_rdy_reg_0.  Did not re-place instance CHANNEL3C/EV_FIFO_i_16
INFO: [Physopt 32-662] Processed net CHANNEL3D/din_0[19].  Did not re-place instance CHANNEL3D/EVENTFIFO_i_4__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[14]_i_20_n_0.  Did not re-place instance CHANNEL1D/ZS0[14]_i_20
INFO: [Physopt 32-663] Processed net CHANNEL2D/din_0[11].  Re-placed instance CHANNEL2D/EVENTFIFO_i_12__2
INFO: [Physopt 32-663] Processed net TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout[0].  Re-placed instance TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]
INFO: [Physopt 32-663] Processed net TDC3_CHA/CH_TIME1[11]_i_9__5_n_0.  Re-placed instance TDC3_CHA/CH_TIME1[11]_i_9__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_reg_0.  Did not re-place instance CHANNEL3A/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net TDC3_CHA/dout_i_reg[4][1].  Did not re-place instance TDC3_CHA/CH_TIME1[11]_i_2__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_t_trig0.  Did not re-place instance CHANNEL3A/CH_t_trig1_i_2__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_1__5_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_1__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_2__5_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_2__5
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_trig_f_i_3__5_n_0.  Did not re-place instance CHANNEL3A/CH_trig_f_i_3__5
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__5_n_0.  Did not re-place instance CH_t_trig1_i_6__5
INFO: [Physopt 32-663] Processed net CHANNEL3D/R[5].  Re-placed instance CHANNEL3D/CH0_Z_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL1A/ZS0[14]_i_13_n_0.  Re-placed instance CHANNEL1A/ZS0[14]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL1A/ZS0[14]_i_9__3_n_0.  Did not re-place instance CHANNEL1A/ZS0[14]_i_9__3
INFO: [Physopt 32-663] Processed net CHANNEL1B/EV.  Re-placed instance CHANNEL1B/EV_reg
INFO: [Physopt 32-663] Processed net CHANNEL2D/EV.  Re-placed instance CHANNEL2D/EV_reg
INFO: [Physopt 32-663] Processed net CHANNEL1B/din[0].  Re-placed instance CHANNEL1B/EV_FIFO_i_11
INFO: [Physopt 32-663] Processed net CHANNEL2D/din[0].  Re-placed instance CHANNEL2D/EV_FIFO_i_5
INFO: [Physopt 32-663] Processed net CHANNEL3C/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[22].  Re-placed instance CHANNEL3C/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
INFO: [Physopt 32-662] Processed net CHANNEL2B/EV_rdy_reg_0.  Did not re-place instance CHANNEL2B/EV_FIFO_i_15
INFO: [Physopt 32-663] Processed net CHANNEL3C/Event_ready_reg_2[62].  Re-placed instance CHANNEL3C/DATA80_in[62]_i_1
INFO: [Physopt 32-663] Processed net CHANNEL3C/gpr1.dout_i_reg[22].  Re-placed instance CHANNEL3C/DATA80_in[62]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_N1_reg[0]_9.  Did not re-place instance CHANNEL3D/DATA80_in[62]_i_4
INFO: [Physopt 32-663] Processed net DATA80_in[62].  Re-placed instance DATA80_in_reg[62]
INFO: [Physopt 32-663] Processed net FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[17].  Re-placed instance FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]
INFO: [Physopt 32-663] Processed net CHANNEL3C/Z_reg_n_0_[3].  Re-placed instance CHANNEL3C/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL3C/ZS0[15]_i_8_n_0.  Re-placed instance CHANNEL3C/ZS0[15]_i_8
INFO: [Physopt 32-663] Processed net CHANNEL2D/din_0[15].  Re-placed instance CHANNEL2D/EVENTFIFO_i_8__2
INFO: [Physopt 32-662] Processed net CHANNEL3C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL2A/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_0_reg_n_0_[8].  Did not re-place instance CHANNEL3D/CH_0_reg[8]
INFO: [Physopt 32-663] Processed net CHANNEL3D/CH_0_reg_n_0_[9].  Re-placed instance CHANNEL3D/CH_0_reg[9]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_57__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_57__0
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_36__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_36__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_37__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_37__8
INFO: [Physopt 32-662] Processed net CHANNEL1D/ZS0[13].  Did not re-place instance CHANNEL1D/ZS0_reg[13]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1C/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL3A/Z_reg_n_0_[7].  Re-placed instance CHANNEL3A/Z_reg[7]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_2_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_9_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_9
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14]_i_6_n_0.  Did not re-place instance CHANNEL1C/ZS0[14]_i_6
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL1C/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_13
INFO: [Physopt 32-663] Processed net CHANNEL3C/ZS0[10]_i_20_n_0.  Re-placed instance CHANNEL3C/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[15].  Did not re-place instance CHANNEL1C/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net CHANNEL2D/EV_rdy.  Re-placed instance CHANNEL2D/EV_rdy_reg
INFO: [Physopt 32-663] Processed net CHANNEL1C/Z_reg_n_0_[0].  Re-placed instance CHANNEL1C/Z_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_4_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_4
INFO: [Physopt 32-663] Processed net CHANNEL3D/CH1_Z_reg_n_0_[11].  Re-placed instance CHANNEL3D/CH1_Z_reg[11]
INFO: [Physopt 32-663] Processed net CHANNEL1C/ZS0[10]_i_21_n_0.  Re-placed instance CHANNEL1C/ZS0[10]_i_21
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[10]_i_8_n_0.  Did not re-place instance CHANNEL1C/ZS0[10]_i_8
INFO: [Physopt 32-663] Processed net CHANNEL3C/din_1[15].  Re-placed instance CHANNEL3C/EVENTFIFO_i_8__7
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_56__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_56__8
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[12].  Did not re-place instance CHANNEL1C/ZS0_reg[12]
INFO: [Physopt 32-663] Processed net CHANNEL1C/din_0[13].  Re-placed instance CHANNEL1C/EVENTFIFO_i_10__9
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[12].  Re-placed instance CHANNEL2D/Ampl_corr_i_13__2
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_53__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_53__0
INFO: [Physopt 32-662] Processed net CHANNEL3B/ZS0[15]_i_13_n_0.  Did not re-place instance CHANNEL3B/ZS0[15]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL1D/Z_reg_n_0_[6].  Did not re-place instance CHANNEL1D/Z_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL2C/ZS0[14].  Did not re-place instance CHANNEL2C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net TDC1_CHB/CH_t_trig1_i_9__10_n_0.  Did not re-place instance TDC1_CHB/CH_t_trig1_i_9__10
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_51__7_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_51__7
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[3].  Did not re-place instance CHANNEL1B/Z_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1B/ZS0[14]_i_28_n_0.  Did not re-place instance CHANNEL1B/ZS0[14]_i_28
INFO: [Physopt 32-662] Processed net CHANNEL1C/ZS0[14].  Did not re-place instance CHANNEL1C/ZS0_reg[14]
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_reg_0.  Did not re-place instance CHANNEL3D/CH_trig_f_reg
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_1__8_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_1__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_2__8_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_2__8
INFO: [Physopt 32-662] Processed net CHANNEL3D/CH_trig_f_i_3__8_n_0.  Did not re-place instance CHANNEL3D/CH_trig_f_i_3__8
INFO: [Physopt 32-662] Processed net CH_t_trig1_i_6__8_n_0.  Did not re-place instance CH_t_trig1_i_6__8
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_8_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL3A/ZS0[15]_i_12_n_0.  Did not re-place instance CHANNEL3A/ZS0[15]_i_12
INFO: [Physopt 32-662] Processed net CHANNEL3D/Ampl_corr_i_41__8_n_0.  Did not re-place instance CHANNEL3D/Ampl_corr_i_41__8
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_49__6_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_49__6
INFO: [Physopt 32-662] Processed net TDC3_CHD/CH_TIME1[11]_i_9__8_n_0.  Did not re-place instance TDC3_CHD/CH_TIME1[11]_i_9__8
INFO: [Physopt 32-662] Processed net TDC3_CHD/dout_i_reg[4][1].  Did not re-place instance TDC3_CHD/CH_TIME1[11]_i_2__8
INFO: [Physopt 32-661] Optimized 80 nets.  Re-placed 80 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 80 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.700 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18006 ; free virtual = 54357
Phase 29 Single Cell Placement Optimization | Checksum: 209818673

Time (s): cpu = 00:21:03 ; elapsed = 00:04:10 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18006 ; free virtual = 54357

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 209818673

Time (s): cpu = 00:21:03 ; elapsed = 00:04:10 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18007 ; free virtual = 54357

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 209818673

Time (s): cpu = 00:21:03 ; elapsed = 00:04:10 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18007 ; free virtual = 54357

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.700 |
INFO: [Physopt 32-702] Processed net CHANNEL1B/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN.  Did not re-place instance CHANNEL1B/Z_reg[4]_replica
INFO: [Physopt 32-572] Net CHANNEL1B/Z_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL1B/Z_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL1B/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL1B/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.130 | TNS=-0.563 |
INFO: [Physopt 32-702] Processed net CHANNEL3C/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL3C/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3C/Z_reg[4]
INFO: [Physopt 32-572] Net CHANNEL3C/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL3C/Z_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL3C/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL3C/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-0.433 |
INFO: [Physopt 32-702] Processed net CHANNEL2C/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL2C/Z_reg_n_0_[5].  Did not re-place instance CHANNEL2C/Z_reg[5]
INFO: [Physopt 32-572] Net CHANNEL2C/Z_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL2C/Z_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL2C/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL2C/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.319 |
INFO: [Physopt 32-702] Processed net CHANNEL1A/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.091 | TNS=-0.298 |
INFO: [Physopt 32-702] Processed net CHANNEL2A/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL2A/Z_reg[5]_replica
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL2A/Z_reg_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL2A/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL2A/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.207 |
INFO: [Physopt 32-662] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN_1.  Did not re-place instance CHANNEL1A/Z_reg[5]_replica_1
INFO: [Physopt 32-572] Net CHANNEL1A/Z_reg_n_0_[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL1A/Z_reg_n_0_[5]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL1A/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL1A/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.071 | TNS=-0.134 |
INFO: [Physopt 32-702] Processed net CHANNEL2D/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL2D/Z_reg_n_0_[4].  Did not re-place instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL2D/Z_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL2D/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL2D/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.064 |
INFO: [Physopt 32-702] Processed net CHANNEL3B/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net CHANNEL3B/Z_reg_n_0_[4].  Did not re-place instance CHANNEL3B/Z_reg[4]
INFO: [Physopt 32-572] Net CHANNEL3B/Z_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL3B/Z_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL3B/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL3B/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.028 |
INFO: [Physopt 32-702] Processed net CHANNEL3A/ZS0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN.  Did not re-place instance CHANNEL3A/Z_reg[5]_replica
INFO: [Physopt 32-572] Net CHANNEL3A/Z_reg_n_0_[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net CHANNEL3A/Z_reg_n_0_[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CHANNEL3A/ZS0_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net CHANNEL3A/ZS0[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 1124093e6

Time (s): cpu = 00:22:11 ; elapsed = 00:04:30 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18007 ; free virtual = 54357

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 1124093e6

Time (s): cpu = 00:22:11 ; elapsed = 00:04:30 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18007 ; free virtual = 54357

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1124093e6

Time (s): cpu = 00:22:11 ; elapsed = 00:04:30 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18007 ; free virtual = 54357

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.028 | TNS=0.000 | WHS=-0.328 | THS=-81.820 |
INFO: [Physopt 32-45] Identified 52 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 52 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 52 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.028 | TNS=0.000 | WHS=-0.250 | THS=-68.284 |
Phase 35 Hold Fix Optimization | Checksum: 197142c82

Time (s): cpu = 00:22:18 ; elapsed = 00:04:33 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17988 ; free virtual = 54338
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17989 ; free virtual = 54339
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.028 | TNS=0.000 | WHS=-0.250 | THS=-68.284 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |           57  |              0  |                    35  |          16  |           3  |  00:00:33  |
|  Single Cell Placement   |          0.000  |          0.515  |            0  |              0  |                   110  |           0  |           4  |  00:02:40  |
|  Multi Cell Placement    |          0.000  |          0.030  |            0  |              0  |                     2  |           0  |           4  |  00:00:06  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.034  |           12  |              0  |                    12  |           0  |           3  |  00:00:28  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |           32  |              0  |                     2  |           0  |           2  |  00:00:09  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.144  |          0.515  |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            9  |              0  |                     4  |           0  |           1  |  00:00:08  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.166  |          0.700  |            0  |              0  |                     9  |           0  |           2  |  00:00:20  |
|  Total                   |          0.310  |          1.794  |          110  |              0  |                   182  |          16  |          33  |  00:04:24  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.078  |         13.536  |          52  |          0  |              52  |           0  |           1  |  00:00:01  |
|  Total                      |          0.078  |         13.536  |          52  |          0  |              52  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17989 ; free virtual = 54339
Ending Physical Synthesis Task | Checksum: 13b1ca505

Time (s): cpu = 00:22:18 ; elapsed = 00:04:34 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17989 ; free virtual = 54339
INFO: [Common 17-83] Releasing license: Implementation
944 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:22:30 ; elapsed = 00:04:37 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18010 ; free virtual = 54360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 18010 ; free virtual = 54360
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17940 ; free virtual = 54341
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17991 ; free virtual = 54356
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3b0278af ConstDB: 0 ShapeSum: 9fa10c69 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ce44360f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17784 ; free virtual = 54150
Post Restoration Checksum: NetGraph: f63cfaad NumContArr: d8073b62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ce44360f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17799 ; free virtual = 54164

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ce44360f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17757 ; free virtual = 54123

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ce44360f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17757 ; free virtual = 54123
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13b3cd971

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17733 ; free virtual = 54098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.079 | TNS=-0.104 | WHS=-0.376 | THS=-1728.885|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11f563fd8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17727 ; free virtual = 54093
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.079 | TNS=-0.003 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15499ff20

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17726 ; free virtual = 54092
Phase 2 Router Initialization | Checksum: 10ef8d317

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3480.453 ; gain = 0.000 ; free physical = 17726 ; free virtual = 54092

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36225
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36224
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f79d8fe

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17712 ; free virtual = 54077
INFO: [Route 35-580] Design has 18 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   CLK320 |                   CLK320 |CHANNEL3A/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/I|
|                 CLK600_2 |                 CLK300_2 |                                                                                     TDC2_CHD/C_STR1_reg/D|
|                 CLK600_1 |                 CLK300_1 |                                                                                            BC_STR11_reg/D|
|                 CLK600_1 |                 CLK300_1 |                                                                                     TDC1_CHD/C_STR1_reg/D|
|                 CLK600_2 |                 CLK300_2 |                                                                                     TDC2_CHC/C_STR1_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6911
 Number of Nodes with overlaps = 1851
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.115 | TNS=-0.240 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3182c9e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17715 ; free virtual = 54081

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1099
 Number of Nodes with overlaps = 352
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.033 | TNS=-0.078 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 83c65759

Time (s): cpu = 00:02:17 ; elapsed = 00:01:21 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17715 ; free virtual = 54081

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 606
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-0.148 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b3149e38

Time (s): cpu = 00:02:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17713 ; free virtual = 54078
Phase 4 Rip-up And Reroute | Checksum: 1b3149e38

Time (s): cpu = 00:02:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17713 ; free virtual = 54078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10728b7bc

Time (s): cpu = 00:02:28 ; elapsed = 00:01:29 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17714 ; free virtual = 54080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.002 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10d9f08f4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17713 ; free virtual = 54079

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10d9f08f4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17713 ; free virtual = 54079
Phase 5 Delay and Skew Optimization | Checksum: 10d9f08f4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17713 ; free virtual = 54079

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129eba9f1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:31 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17718 ; free virtual = 54083
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 133dd55e5

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17717 ; free virtual = 54083
Phase 6 Post Hold Fix | Checksum: 133dd55e5

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17717 ; free virtual = 54083

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.17705 %
  Global Horizontal Routing Utilization  = 7.54399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 108196ab6

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17718 ; free virtual = 54083

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 108196ab6

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17716 ; free virtual = 54082

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 76c1cbd4

Time (s): cpu = 00:02:35 ; elapsed = 00:01:34 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17711 ; free virtual = 54077

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 6ab5c8dc

Time (s): cpu = 00:02:48 ; elapsed = 00:01:39 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17696 ; free virtual = 54062
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:01:39 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17857 ; free virtual = 54223

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
967 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3576.723 ; gain = 96.270 ; free physical = 17857 ; free virtual = 54223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3576.723 ; gain = 0.000 ; free physical = 17857 ; free virtual = 54223
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3576.723 ; gain = 0.000 ; free physical = 17779 ; free virtual = 54207
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3576.723 ; gain = 0.000 ; free physical = 17836 ; free virtual = 54221
Command: write_bitstream -force PM12.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1A/Ampl_corr output CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1B/Ampl_corr output CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1C/Ampl_corr output CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1D/Ampl_corr output CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2A/Ampl_corr output CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2B/Ampl_corr output CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2C/Ampl_corr output CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2D/Ampl_corr output CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3A/Ampl_corr output CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3B/Ampl_corr output CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3C/Ampl_corr output CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3D/Ampl_corr output CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1A/Ampl_corr multiplier stage CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1B/Ampl_corr multiplier stage CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1C/Ampl_corr multiplier stage CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1D/Ampl_corr multiplier stage CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2A/Ampl_corr multiplier stage CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2B/Ampl_corr multiplier stage CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2C/Ampl_corr multiplier stage CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2D/Ampl_corr multiplier stage CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3A/Ampl_corr multiplier stage CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3B/Ampl_corr multiplier stage CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3C/Ampl_corr multiplier stage CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3D/Ampl_corr multiplier stage CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 152 net(s) have no routable loads. The problem bus(es) and/or net(s) are FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][5], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][6], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][7], FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 140 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 49 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "5D2B4A37" for option USR_ACCESS
TIMESTAMP = Mon Oct 11 20:40:55 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./PM12.bit...
Writing bitstream ./PM12.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
977 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3840.852 ; gain = 0.000 ; free physical = 17803 ; free virtual = 54200
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 20:41:05 2021...
[Mon Oct 11 20:41:05 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:38:33 ; elapsed = 00:16:56 . Memory (MB): peak = 2173.781 ; gain = 0.000 ; free physical = 19707 ; free virtual = 56104
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2173.781 ; gain = 0.000 ; free physical = 19624 ; free virtual = 56021
INFO: [Netlist 29-17] Analyzing 3069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.371 ; gain = 30.039 ; free physical = 18952 ; free virtual = 55349
Restored from archive | CPU: 1.680000 secs | Memory: 44.916847 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.371 ; gain = 30.039 ; free physical = 18952 ; free virtual = 55349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.371 ; gain = 0.000 ; free physical = 18956 ; free virtual = 55353
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2706.371 ; gain = 532.590 ; free physical = 18956 ; free virtual = 55353
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 20:41:36 2021...
