#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 16:02:00 2020
# Process ID: 16256
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_adv7511
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14080 E:\FPGA_DEMO\zedboard\hdmi_adv7511\hdmi.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_adv7511/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_adv7511\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.641 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v w ]
add_files -fileset sim_1 E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_control
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:59]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:60]
WARNING: [VRFC 10-3380] identifier 'wr_ack_1' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:61]
WARNING: [VRFC 10-3380] identifier 'wr_ack_2' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:62]
WARNING: [VRFC 10-3380] identifier 'wr_ack_3' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:63]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:66]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:67]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:69]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:70]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:71]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:72]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:73]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:74]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:75]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:76]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:77]
WARNING: [VRFC 10-3380] identifier 'wr_ack_1' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:79]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:80]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:82]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:83]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:84]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:85]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:86]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:87]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:88]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:89]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:90]
WARNING: [VRFC 10-3380] identifier 'wr_ack_2' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:92]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:93]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:95]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:96]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:97]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:98]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:99]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:100]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:101]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:102]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:103]
WARNING: [VRFC 10-3380] identifier 'wr_ack_3' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:106]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:107]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:110]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:111]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:113]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:115]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:118]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:122]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/I2C_OV7670_RGB565_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_ddr_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ddr_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/convert_444_422.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_444_422
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/colour_space_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colour_space_conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/sim/hdmi_display_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_display_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_color
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
"xelab -wto bee5719215db42d9862de25a54bc4cd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bee5719215db42d9862de25a54bc4cd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.create_color
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=11.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.convert_444_422
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module unisims_ver.DSP48E1(ADREG=0,CREG=0,DREG=0)
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.colour_space_conversion
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.hdmi_ddr_output_default
Compiling module xil_defaultlib.I2C_OV7670_RGB565_Config
Compiling module xil_defaultlib.sccb_control
Compiling module xil_defaultlib.sccb
Compiling module xil_defaultlib.hdmi_display
Compiling module xil_defaultlib.hdmi_display_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  3 17:17:58 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1236.477 ; gain = 15.879
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_control
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:59]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:60]
WARNING: [VRFC 10-3380] identifier 'wr_ack_1' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:61]
WARNING: [VRFC 10-3380] identifier 'wr_ack_2' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:62]
WARNING: [VRFC 10-3380] identifier 'wr_ack_3' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:63]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:66]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:67]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:69]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:70]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:71]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:72]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:73]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:74]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:75]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:76]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:77]
WARNING: [VRFC 10-3380] identifier 'wr_ack_1' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:79]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:80]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:82]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:83]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:84]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:85]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:86]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:87]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:88]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:89]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:90]
WARNING: [VRFC 10-3380] identifier 'wr_ack_2' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:92]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:93]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:95]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:96]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:97]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:98]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:99]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:100]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:101]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:102]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:103]
WARNING: [VRFC 10-3380] identifier 'wr_ack_3' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:106]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:107]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:110]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:111]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:113]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:115]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:118]
WARNING: [VRFC 10-3380] identifier 'sccb_sclk_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:122]
WARNING: [VRFC 10-3380] identifier 'sccb_data_reg' is used before its declaration [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb_control.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/I2C_OV7670_RGB565_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_ddr_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ddr_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/convert_444_422.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert_444_422
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/colour_space_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colour_space_conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/sccb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic/IPSRC/hdmi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/sim/hdmi_display_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_display_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_color
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
"xelab -wto bee5719215db42d9862de25a54bc4cd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bee5719215db42d9862de25a54bc4cd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.create_color
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=11.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.convert_444_422
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module unisims_ver.DSP48E1(ADREG=0,CREG=0,DREG=0)
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.colour_space_conversion
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.hdmi_ddr_output_default
Compiling module xil_defaultlib.I2C_OV7670_RGB565_Config
Compiling module xil_defaultlib.sccb_control
Compiling module xil_defaultlib.sccb
Compiling module xil_defaultlib.hdmi_display
Compiling module xil_defaultlib.hdmi_display_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1270.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:46 ; elapsed = 00:03:43 . Memory (MB): peak = 1270.750 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1660.742 ; gain = 240.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_color' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
	Parameter H_TOTAL bound to: 12'b011001110010 
	Parameter H_ACTIVE bound to: 12'b010100000000 
	Parameter H_FP bound to: 12'b000001101110 
	Parameter H_SYN bound to: 12'b000000101000 
	Parameter H_BP bound to: 12'b000011011100 
	Parameter V_TOTAL bound to: 12'b001011101110 
	Parameter V_ACTIVE bound to: 12'b001011010000 
	Parameter V_FP bound to: 12'b000000000101 
	Parameter V_SYN bound to: 12'b000000000101 
	Parameter V_BP bound to: 12'b000000010100 
INFO: [Synth 8-6155] done synthesizing module 'create_color' (1#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_display_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_display_0' (3#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1709.660 ; gain = 289.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.871 ; gain = 305.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1725.871 ; gain = 305.309
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.dcp' for cell 'hdmi_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1746.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 46 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1843.457 ; gain = 422.895
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1843.457 ; gain = 572.707
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.949 ; gain = 37.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_color' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
	Parameter H_TOTAL bound to: 12'b011001110010 
	Parameter H_ACTIVE bound to: 12'b010100000000 
	Parameter H_FP bound to: 12'b000001101110 
	Parameter H_SYN bound to: 12'b000000101000 
	Parameter H_BP bound to: 12'b000011011100 
	Parameter V_TOTAL bound to: 12'b001011101110 
	Parameter V_ACTIVE bound to: 12'b001011010000 
	Parameter V_FP bound to: 12'b000000000101 
	Parameter V_SYN bound to: 12'b000000000101 
	Parameter V_BP bound to: 12'b000000010100 
INFO: [Synth 8-6155] done synthesizing module 'create_color' (1#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_display_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_display_0' (3#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.637 ; gain = 66.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.480 ; gain = 89.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.480 ; gain = 89.023
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.dcp' for cell 'hdmi_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1935.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 22 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1975.770 ; gain = 132.313
place_ports hdmi_clk W18
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_clk]]
place_ports hdmi_vsync W17
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_vsync]]
place_ports hdmi_hsync V17
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_hsync]]
place_ports hdmi_de U16
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_de]]
place_ports hdmi_scl AA18
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_scl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_sda]]
place_ports hdmi_sda Y16
set_property package_pin "" [get_ports [list  rst]]
place_ports sys_clk Y9
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {hdmi_data[15]} {hdmi_data[14]} {hdmi_data[13]} {hdmi_data[12]} {hdmi_data[11]} {hdmi_data[10]} {hdmi_data[9]} {hdmi_data[8]} {hdmi_data[7]} {hdmi_data[6]} {hdmi_data[5]} {hdmi_data[4]} {hdmi_data[3]} {hdmi_data[2]} {hdmi_data[1]} {hdmi_data[0]}]]
place_ports {hdmi_data[0]} Y13
place_ports {hdmi_data[1]} AA12
place_ports {hdmi_data[2]} AA14
place_ports {hdmi_data[3]} Y14
place_ports {hdmi_data[4]} AB12
place_ports {hdmi_data[4]} AB15
place_ports {hdmi_data[5]} AB16
place_ports {hdmi_data[6]} AA16
place_ports {hdmi_data[7]} AB17
place_ports {hdmi_data[8]} AA17
place_ports {hdmi_data[9]} Y15
place_ports {hdmi_data[10]} W13
place_ports {hdmi_data[11]} W15
place_ports {hdmi_data[12]} V15
place_ports {hdmi_data[13]} U17
place_ports {hdmi_data[14]} V14
place_ports {hdmi_data[15]} V13
place_ports rst T18
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new
close [ open E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc w ]
add_files -fileset constrs_1 E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc
set_property target_constrs_file E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 17:35:25 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 17:35:25 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.938 ; gain = 0.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_color' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
	Parameter H_TOTAL bound to: 12'b011001110010 
	Parameter H_ACTIVE bound to: 12'b010100000000 
	Parameter H_FP bound to: 12'b000001101110 
	Parameter H_SYN bound to: 12'b000000101000 
	Parameter H_BP bound to: 12'b000011011100 
	Parameter V_TOTAL bound to: 12'b001011101110 
	Parameter V_ACTIVE bound to: 12'b001011010000 
	Parameter V_FP bound to: 12'b000000000101 
	Parameter V_SYN bound to: 12'b000000000101 
	Parameter V_BP bound to: 12'b000000010100 
INFO: [Synth 8-6155] done synthesizing module 'create_color' (1#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/create_color.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_display_0' [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_display_0' (3#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/.Xil/Vivado-16256-LAPTOP-43UBS83S/realtime/hdmi_display_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2126.313 ; gain = 4.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2150.141 ; gain = 28.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2150.141 ; gain = 28.055
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.dcp' for cell 'hdmi_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2150.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 22 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_inst/inst'
Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc]
Finished Parsing XDC File [E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.141 ; gain = 28.055
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 19:36:43 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 19:36:43 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

close_design
launch_runs synth_1 -jobs 8
[Tue Nov  3 19:38:08 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 19:40:28 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 19:40:28 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.855 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3183.648 ; gain = 764.793
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553016
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out65_25} CONFIG.CLK_OUT2_PORT {clk_out65_25_90} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {55.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17.000} CONFIG.MMCM_CLKOUT1_DIVIDE {17} CONFIG.MMCM_CLKOUT2_DIVIDE {11} CONFIG.CLKOUT1_JITTER {230.594} CONFIG.CLKOUT1_PHASE_ERROR {299.555} CONFIG.CLKOUT2_JITTER {230.594} CONFIG.CLKOUT2_PHASE_ERROR {299.555} CONFIG.CLKOUT3_JITTER {217.457} CONFIG.CLKOUT3_PHASE_ERROR {299.555}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1

launch_runs clk_wiz_0_synth_1 -jobs 8
[Tue Nov  3 20:17:49 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out65} CONFIG.CLK_OUT2_PORT {clk_out65_90}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1

launch_runs clk_wiz_0_synth_1 -jobs 8
[Tue Nov  3 20:19:10 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:20:28 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 20:20:28 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:20:48 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 20:20:48 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3501.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4110.480 ; gain = 0.000
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4110.480 ; gain = 618.402
INFO: [Common 17-344] 'open_run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4110.480 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out40} CONFIG.CLK_OUT2_PORT {clk_out40_90} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.CLKOUT1_JITTER {159.371} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {159.371} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1

launch_runs clk_wiz_0_synth_1 -jobs 8
[Tue Nov  3 20:27:09 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:30:48 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 20:30:48 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.965 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {40800} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Disable_Collision_Warnings {false} CONFIG.Disable_Out_of_Range_Warnings {true}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe' provided. It will be converted relative to IP Instance files '../../../../user/CrazyBird.coe'
generate_target {instantiation_template} [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
[Tue Nov  3 20:40:44 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:51:30 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 20:51:30 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.797 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 20:58:49 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 20:58:49 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4295.797 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:05:43 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:05:43 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:10:10 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:10:10 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:21:09 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:21:09 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

close_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:21:59 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:21:59 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4392.055 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:29:34 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:29:34 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4405.934 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553016
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:34:24 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:34:24 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:37:34 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:37:34 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  3 21:47:33 2020] Launched synth_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/synth_1/runme.log
[Tue Nov  3 21:47:33 2020] Launched impl_1...
Run output will be captured here: E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 21:50:42 2020...
