Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 20 22:48:47 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.332        0.000                      0                21581        0.229        0.000                      0                21581        8.870        0.000                       0                  2369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.332        0.000                      0                21511        0.229        0.000                      0                21511        8.870        0.000                       0                  2369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             16.024        0.000                      0                   70        0.690        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 3.539ns (19.304%)  route 14.794ns (80.696%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          0.499    13.479    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.267    13.746 r  u_pc_reg/g0_b2__0_i_12/O
                         net (fo=1, routed)           0.347    14.093    u_pc_reg/g0_b2__0_i_12_n_0
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.105    14.198 r  u_pc_reg/g0_b2__0_i_2/O
                         net (fo=2111, routed)        2.344    16.543    u_dmem/ram_reg_2560_2815_3_3/A1
    SLICE_X42Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.518    17.061 r  u_dmem/ram_reg_2560_2815_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.061    u_dmem/ram_reg_2560_2815_3_3/OC
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I1_O)      0.206    17.267 r  u_dmem/ram_reg_2560_2815_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.267    u_dmem/ram_reg_2560_2815_3_3/O0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    17.349 r  u_dmem/ram_reg_2560_2815_3_3/F8/O
                         net (fo=1, routed)           0.650    17.999    u_dmem/ram_reg_2560_2815_3_3_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.259    18.258 r  u_dmem/regs_reg_r1_0_31_0_5_i_120/O
                         net (fo=1, routed)           0.651    18.908    u_dmem/regs_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.105    19.013 r  u_dmem/regs_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           1.636    20.649    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[3]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.105    20.754 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_65/O
                         net (fo=2, routed)           0.908    21.662    u_pc_reg/bus_read_data[3]
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.105    21.767 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.435    22.202    u_pc_reg/regs_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    22.307 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.647    22.953    u_regfile/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X54Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.286    u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.286    
                         arrival time                         -22.953    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.402ns  (logic 3.132ns (17.020%)  route 15.270ns (82.980%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 24.349 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.192    12.454    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    12.718 r  u_pc_reg/g0_b2__0_i_25/O
                         net (fo=2, routed)           0.523    13.241    u_pc_reg/g0_b2__0_i_25_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.346 r  u_pc_reg/g0_b2__0_i_13/O
                         net (fo=17, routed)          1.034    14.380    u_pc_reg/g0_b2__0_i_13_n_0
    SLICE_X53Y74         LUT4 (Prop_lut4_I2_O)        0.126    14.506 r  u_pc_reg/g0_b6__0_i_2/O
                         net (fo=130, routed)         2.275    16.781    u_dmem/ram_reg_3584_3839_6_6/A2
    SLICE_X52Y34         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.267    17.048 r  u_dmem/ram_reg_3584_3839_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.048    u_dmem/ram_reg_3584_3839_6_6/OD
    SLICE_X52Y34         MUXF7 (Prop_muxf7_I0_O)      0.201    17.249 r  u_dmem/ram_reg_3584_3839_6_6/F7.B/O
                         net (fo=1, routed)           0.000    17.249    u_dmem/ram_reg_3584_3839_6_6/O0
    SLICE_X52Y34         MUXF8 (Prop_muxf8_I0_O)      0.082    17.331 r  u_dmem/ram_reg_3584_3839_6_6/F8/O
                         net (fo=1, routed)           0.804    18.135    u_dmem/ram_reg_3584_3839_6_6_n_0
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.259    18.394 r  u_dmem/regs_reg_r1_0_31_6_11_i_59/O
                         net (fo=1, routed)           0.983    19.377    u_dmem/regs_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.105    19.482 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           1.290    20.772    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[6]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.105    20.877 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=2, routed)           0.860    21.737    u_pc_reg/bus_read_data[6]
    SLICE_X49Y82         LUT4 (Prop_lut4_I2_O)        0.105    21.842 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.317    22.159    u_pc_reg/regs_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.105    22.264 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.758    23.022    u_regfile/regs_reg_r1_0_31_6_11/DIA0
    SLICE_X60Y83         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.308    24.349    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X60Y83         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.224    24.573    
                         clock uncertainty           -0.035    24.538    
    SLICE_X60Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.404    u_regfile/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.404    
                         arrival time                         -23.022    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.243ns  (logic 3.112ns (17.061%)  route 15.131ns (82.939%))
  Logic Levels:           16  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          1.051    14.031    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I3_O)        0.267    14.298 r  u_pc_reg/g0_b9__0_i_1/O
                         net (fo=161, routed)         2.472    16.770    u_dmem/ram_reg_2560_2815_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.232    17.003 r  u_dmem/ram_reg_2560_2815_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.003    u_dmem/ram_reg_2560_2815_1_1/OA
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    17.181 r  u_dmem/ram_reg_2560_2815_1_1/F7.A/O
                         net (fo=1, routed)           0.000    17.181    u_dmem/ram_reg_2560_2815_1_1/O1
    SLICE_X34Y43         MUXF8 (Prop_muxf8_I1_O)      0.074    17.255 r  u_dmem/ram_reg_2560_2815_1_1/F8/O
                         net (fo=1, routed)           0.782    18.037    u_dmem/ram_reg_2560_2815_1_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.259    18.296 r  u_dmem/regs_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.631    18.927    u_dmem/regs_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.105    19.032 r  u_dmem/regs_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           1.946    20.978    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[1]
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.105    21.083 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.430    21.513    u_pc_reg/cpu_rdata[1]
    SLICE_X53Y82         LUT5 (Prop_lut5_I4_O)        0.105    21.618 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.454    22.072    u_pc_reg/regs_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.105    22.177 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.686    22.863    u_regfile/regs_reg_r1_0_31_0_5/DIA1
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X56Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.262    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -22.863    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.246ns  (logic 3.539ns (19.397%)  route 14.707ns (80.603%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          0.499    13.479    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.267    13.746 r  u_pc_reg/g0_b2__0_i_12/O
                         net (fo=1, routed)           0.347    14.093    u_pc_reg/g0_b2__0_i_12_n_0
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.105    14.198 r  u_pc_reg/g0_b2__0_i_2/O
                         net (fo=2111, routed)        2.344    16.543    u_dmem/ram_reg_2560_2815_3_3/A1
    SLICE_X42Y35         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.518    17.061 r  u_dmem/ram_reg_2560_2815_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    17.061    u_dmem/ram_reg_2560_2815_3_3/OC
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I1_O)      0.206    17.267 r  u_dmem/ram_reg_2560_2815_3_3/F7.B/O
                         net (fo=1, routed)           0.000    17.267    u_dmem/ram_reg_2560_2815_3_3/O0
    SLICE_X42Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    17.349 r  u_dmem/ram_reg_2560_2815_3_3/F8/O
                         net (fo=1, routed)           0.650    17.999    u_dmem/ram_reg_2560_2815_3_3_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.259    18.258 r  u_dmem/regs_reg_r1_0_31_0_5_i_120/O
                         net (fo=1, routed)           0.651    18.908    u_dmem/regs_reg_r1_0_31_0_5_i_120_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.105    19.013 r  u_dmem/regs_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           1.636    20.649    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[3]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.105    20.754 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_65/O
                         net (fo=2, routed)           0.908    21.662    u_pc_reg/bus_read_data[3]
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.105    21.767 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.435    22.202    u_pc_reg/regs_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I5_O)        0.105    22.307 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.560    22.866    u_regfile/regs_reg_r1_0_31_0_5/DIB1
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X56Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.286    u_regfile/regs_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.286    
                         arrival time                         -22.866    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.220ns  (logic 3.132ns (17.190%)  route 15.088ns (82.810%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 24.285 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.192    12.454    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    12.718 r  u_pc_reg/g0_b2__0_i_25/O
                         net (fo=2, routed)           0.523    13.241    u_pc_reg/g0_b2__0_i_25_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.105    13.346 r  u_pc_reg/g0_b2__0_i_13/O
                         net (fo=17, routed)          1.034    14.380    u_pc_reg/g0_b2__0_i_13_n_0
    SLICE_X53Y74         LUT4 (Prop_lut4_I2_O)        0.126    14.506 r  u_pc_reg/g0_b6__0_i_2/O
                         net (fo=130, routed)         2.275    16.781    u_dmem/ram_reg_3584_3839_6_6/A2
    SLICE_X52Y34         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.267    17.048 r  u_dmem/ram_reg_3584_3839_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.048    u_dmem/ram_reg_3584_3839_6_6/OD
    SLICE_X52Y34         MUXF7 (Prop_muxf7_I0_O)      0.201    17.249 r  u_dmem/ram_reg_3584_3839_6_6/F7.B/O
                         net (fo=1, routed)           0.000    17.249    u_dmem/ram_reg_3584_3839_6_6/O0
    SLICE_X52Y34         MUXF8 (Prop_muxf8_I0_O)      0.082    17.331 r  u_dmem/ram_reg_3584_3839_6_6/F8/O
                         net (fo=1, routed)           0.804    18.135    u_dmem/ram_reg_3584_3839_6_6_n_0
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.259    18.394 r  u_dmem/regs_reg_r1_0_31_6_11_i_59/O
                         net (fo=1, routed)           0.983    19.377    u_dmem/regs_reg_r1_0_31_6_11_i_59_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.105    19.482 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           1.290    20.772    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[6]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.105    20.877 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_31/O
                         net (fo=2, routed)           0.860    21.737    u_pc_reg/bus_read_data[6]
    SLICE_X49Y82         LUT4 (Prop_lut4_I2_O)        0.105    21.842 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.317    22.159    u_pc_reg/regs_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.105    22.264 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.576    22.840    u_regfile/regs_reg_r2_0_31_6_11/DIA0
    SLICE_X56Y86         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.244    24.285    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y86         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.224    24.509    
                         clock uncertainty           -0.035    24.474    
    SLICE_X56Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.340    u_regfile/regs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                         -22.840    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.012ns  (logic 3.112ns (17.279%)  route 14.900ns (82.721%))
  Logic Levels:           16  (LUT2=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          1.051    14.031    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I3_O)        0.267    14.298 r  u_pc_reg/g0_b9__0_i_1/O
                         net (fo=161, routed)         2.472    16.770    u_dmem/ram_reg_2560_2815_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.232    17.003 r  u_dmem/ram_reg_2560_2815_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.003    u_dmem/ram_reg_2560_2815_1_1/OA
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    17.181 r  u_dmem/ram_reg_2560_2815_1_1/F7.A/O
                         net (fo=1, routed)           0.000    17.181    u_dmem/ram_reg_2560_2815_1_1/O1
    SLICE_X34Y43         MUXF8 (Prop_muxf8_I1_O)      0.074    17.255 r  u_dmem/ram_reg_2560_2815_1_1/F8/O
                         net (fo=1, routed)           0.782    18.037    u_dmem/ram_reg_2560_2815_1_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.259    18.296 r  u_dmem/regs_reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.631    18.927    u_dmem/regs_reg_r1_0_31_0_5_i_104_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.105    19.032 r  u_dmem/regs_reg_r1_0_31_0_5_i_79/O
                         net (fo=1, routed)           1.946    20.978    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[1]
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.105    21.083 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.430    21.513    u_pc_reg/cpu_rdata[1]
    SLICE_X53Y82         LUT5 (Prop_lut5_I4_O)        0.105    21.618 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.454    22.072    u_pc_reg/regs_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.105    22.177 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.455    22.632    u_regfile/regs_reg_r2_0_31_0_5/DIA1
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X54Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.262    u_regfile/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.928ns  (logic 3.016ns (16.823%)  route 14.912ns (83.177%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          1.137    14.118    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.267    14.385 r  u_pc_reg/g0_b5__0_i_1/O
                         net (fo=158, routed)         2.275    16.660    u_dmem/ram_reg_3072_3327_5_5/A0
    SLICE_X54Y33         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    16.765 r  u_dmem/ram_reg_3072_3327_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.765    u_dmem/ram_reg_3072_3327_5_5/OD
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.201    16.966 r  u_dmem/ram_reg_3072_3327_5_5/F7.B/O
                         net (fo=1, routed)           0.000    16.966    u_dmem/ram_reg_3072_3327_5_5/O0
    SLICE_X54Y33         MUXF8 (Prop_muxf8_I0_O)      0.082    17.048 r  u_dmem/ram_reg_3072_3327_5_5/F8/O
                         net (fo=1, routed)           0.962    18.010    u_dmem/ram_reg_3072_3327_5_5_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.259    18.269 r  u_dmem/regs_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.930    19.199    u_dmem/regs_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.105    19.304 r  u_dmem/regs_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           1.040    20.344    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[5]
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.105    20.449 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_70/O
                         net (fo=2, routed)           0.885    21.334    u_pc_reg/bus_read_data[5]
    SLICE_X51Y83         LUT4 (Prop_lut4_I2_O)        0.105    21.439 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.317    21.757    u_pc_reg/regs_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I5_O)        0.105    21.862 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.686    22.548    u_regfile/regs_reg_r1_0_31_0_5/DIC1
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X56Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.268    u_regfile/regs_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                         -22.548    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.907ns  (logic 3.016ns (16.843%)  route 14.891ns (83.157%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          1.137    14.118    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.267    14.385 r  u_pc_reg/g0_b5__0_i_1/O
                         net (fo=158, routed)         2.275    16.660    u_dmem/ram_reg_3072_3327_5_5/A0
    SLICE_X54Y33         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    16.765 r  u_dmem/ram_reg_3072_3327_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.765    u_dmem/ram_reg_3072_3327_5_5/OD
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.201    16.966 r  u_dmem/ram_reg_3072_3327_5_5/F7.B/O
                         net (fo=1, routed)           0.000    16.966    u_dmem/ram_reg_3072_3327_5_5/O0
    SLICE_X54Y33         MUXF8 (Prop_muxf8_I0_O)      0.082    17.048 r  u_dmem/ram_reg_3072_3327_5_5/F8/O
                         net (fo=1, routed)           0.962    18.010    u_dmem/ram_reg_3072_3327_5_5_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.259    18.269 r  u_dmem/regs_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.930    19.199    u_dmem/regs_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.105    19.304 r  u_dmem/regs_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           1.040    20.344    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[5]
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.105    20.449 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_70/O
                         net (fo=2, routed)           0.885    21.334    u_pc_reg/bus_read_data[5]
    SLICE_X51Y83         LUT4 (Prop_lut4_I2_O)        0.105    21.439 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.317    21.757    u_pc_reg/regs_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I5_O)        0.105    21.862 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.665    22.527    u_regfile/regs_reg_r2_0_31_0_5/DIC1
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X54Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.268    u_regfile/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.955ns  (logic 3.121ns (17.383%)  route 14.834ns (82.617%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          0.499    13.479    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.267    13.746 r  u_pc_reg/g0_b2__0_i_12/O
                         net (fo=1, routed)           0.347    14.093    u_pc_reg/g0_b2__0_i_12_n_0
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.105    14.198 r  u_pc_reg/g0_b2__0_i_2/O
                         net (fo=2111, routed)        2.689    16.888    u_dmem/ram_reg_1280_1535_4_4/A1
    SLICE_X38Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.105    16.993 r  u_dmem/ram_reg_1280_1535_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.993    u_dmem/ram_reg_1280_1535_4_4/OD
    SLICE_X38Y39         MUXF7 (Prop_muxf7_I0_O)      0.201    17.194 r  u_dmem/ram_reg_1280_1535_4_4/F7.B/O
                         net (fo=1, routed)           0.000    17.194    u_dmem/ram_reg_1280_1535_4_4/O0
    SLICE_X38Y39         MUXF8 (Prop_muxf8_I0_O)      0.082    17.276 r  u_dmem/ram_reg_1280_1535_4_4/F8/O
                         net (fo=1, routed)           0.752    18.028    u_dmem/ram_reg_1280_1535_4_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.259    18.287 r  u_dmem/regs_reg_r1_0_31_0_5_i_145/O
                         net (fo=1, routed)           0.604    18.891    u_dmem/regs_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.105    18.996 r  u_dmem/regs_reg_r1_0_31_0_5_i_98/O
                         net (fo=1, routed)           1.377    20.373    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[4]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.105    20.478 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_73/O
                         net (fo=2, routed)           0.769    21.247    u_pc_reg/bus_read_data[4]
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.105    21.352 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.317    21.669    u_pc_reg/regs_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.105    21.774 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.800    22.575    u_regfile/regs_reg_r1_0_31_0_5/DIC0
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y88         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X56Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    24.328    u_regfile/regs_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         24.328    
                         arrival time                         -22.575    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.831ns  (logic 3.121ns (17.503%)  route 14.710ns (82.497%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 24.286 - 20.000 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.420     4.620    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  u_pc_reg/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.379     4.999 r  u_pc_reg/pc_reg[2]/Q
                         net (fo=70, routed)          1.317     6.316    u_pc_reg/pc_wire[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I0_O)        0.105     6.421 r  u_pc_reg/g1_b20/O
                         net (fo=3, routed)           0.000     6.421    u_imem/fifo_mem_reg[15][5]_0
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.178     6.599 r  u_imem/regs_reg_r2_0_31_0_5_i_5/O
                         net (fo=45, routed)          1.398     7.998    u_regfile/regs_reg_r2_0_31_0_5/ADDRC0
    SLICE_X54Y88         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.255     8.253 f  u_regfile/regs_reg_r2_0_31_0_5/RAMC/O
                         net (fo=5, routed)           0.994     9.247    u_pc_reg/rs2_data_o0[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.268     9.515 f  u_pc_reg/fifo_mem[15][4]_i_1/O
                         net (fo=17, routed)          0.462     9.977    u_pc_reg/rs2_data[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.105    10.082 f  u_pc_reg/result_o0_carry__0_i_14/O
                         net (fo=29, routed)          1.062    11.144    u_pc_reg/alu_src_b[4]
    SLICE_X50Y93         LUT2 (Prop_lut2_I1_O)        0.118    11.262 r  u_pc_reg/g0_b2__0_i_21/O
                         net (fo=23, routed)          1.445    12.707    u_pc_reg/g0_b2__0_i_21_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.274    12.981 r  u_pc_reg/g0_b2__0_i_10/O
                         net (fo=15, routed)          0.499    13.479    u_pc_reg/g0_b2__0_i_10_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.267    13.746 r  u_pc_reg/g0_b2__0_i_12/O
                         net (fo=1, routed)           0.347    14.093    u_pc_reg/g0_b2__0_i_12_n_0
    SLICE_X55Y83         LUT4 (Prop_lut4_I2_O)        0.105    14.198 r  u_pc_reg/g0_b2__0_i_2/O
                         net (fo=2111, routed)        2.689    16.888    u_dmem/ram_reg_1280_1535_4_4/A1
    SLICE_X38Y39         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.105    16.993 r  u_dmem/ram_reg_1280_1535_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.993    u_dmem/ram_reg_1280_1535_4_4/OD
    SLICE_X38Y39         MUXF7 (Prop_muxf7_I0_O)      0.201    17.194 r  u_dmem/ram_reg_1280_1535_4_4/F7.B/O
                         net (fo=1, routed)           0.000    17.194    u_dmem/ram_reg_1280_1535_4_4/O0
    SLICE_X38Y39         MUXF8 (Prop_muxf8_I0_O)      0.082    17.276 r  u_dmem/ram_reg_1280_1535_4_4/F8/O
                         net (fo=1, routed)           0.752    18.028    u_dmem/ram_reg_1280_1535_4_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.259    18.287 r  u_dmem/regs_reg_r1_0_31_0_5_i_145/O
                         net (fo=1, routed)           0.604    18.891    u_dmem/regs_reg_r1_0_31_0_5_i_145_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I3_O)        0.105    18.996 r  u_dmem/regs_reg_r1_0_31_0_5_i_98/O
                         net (fo=1, routed)           1.377    20.373    u_pc_reg/regs_reg_r1_0_31_12_17_i_15_0[4]
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.105    20.478 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_73/O
                         net (fo=2, routed)           0.769    21.247    u_pc_reg/bus_read_data[4]
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.105    21.352 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.317    21.669    u_pc_reg/regs_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.105    21.774 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.677    22.451    u_regfile/regs_reg_r2_0_31_0_5/DIC0
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.245    24.286    u_regfile/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X54Y88         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.224    24.510    
                         clock uncertainty           -0.035    24.475    
    SLICE_X54Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    24.328    u_regfile/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         24.328    
                         arrival time                         -22.451    
  -------------------------------------------------------------------
                         slack                                  1.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_uart_mmio/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.227ns (70.780%)  route 0.094ns (29.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.587     1.509    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  u_uart_mmio/count_reg[3]/Q
                         net (fo=9, routed)           0.094     1.731    u_uart_mmio/Q[3]
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.099     1.830 r  u_uart_mmio/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    u_uart_mmio/count[4]
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[4]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092     1.601    u_uart_mmio/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.033%)  route 0.158ns (45.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    rst_cnt_reg[6]
    SLICE_X63Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.849 r  rst_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in__3[7]
    SLICE_X63Y79         FDRE                                         r  rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.850     2.019    sys_clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  rst_cnt_reg[7]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.091     1.608    rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_uart_mmio/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.269%)  route 0.167ns (47.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.591     1.513    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_uart_mmio/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_uart_mmio/rd_ptr_reg[0]/Q
                         net (fo=36, routed)          0.167     1.822    u_uart_mmio/rd_ptr_reg[0]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.042     1.864 r  u_uart_mmio/rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_uart_mmio/p_0_in__1[1]
    SLICE_X63Y95         FDCE                                         r  u_uart_mmio/rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.861     2.030    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  u_uart_mmio/rd_ptr_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.107     1.620    u_uart_mmio/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.590     1.512    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.168     1.821    u_uart_tx/bit_idx_reg[1]
    SLICE_X65Y90         LUT5 (Prop_lut5_I2_O)        0.043     1.864 r  u_uart_tx/bit_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.864    u_uart_tx/p_0_in__2[3]
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.860     2.029    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.107     1.619    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_uart_tx/shifter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.902%)  route 0.208ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.590     1.512    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  u_uart_tx/shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/shifter_reg[4]/Q
                         net (fo=1, routed)           0.208     1.862    u_uart_tx/shifter_reg_n_0_[4]
    SLICE_X60Y96         LUT3 (Prop_lut3_I0_O)        0.043     1.905 r  u_uart_tx/shifter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_uart_tx/shifter[3]_i_1_n_0
    SLICE_X60Y96         FDCE                                         r  u_uart_tx/shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.860     2.028    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  u_uart_tx/shifter_reg[3]/C
                         clock pessimism             -0.499     1.528    
    SLICE_X60Y96         FDCE (Hold_fdce_C_D)         0.131     1.659    u_uart_tx/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.587     1.509    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_uart_tx/cnt_reg[0]/Q
                         net (fo=8, routed)           0.177     1.828    u_uart_tx/cnt[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I1_O)        0.042     1.870 r  u_uart_tx/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_uart_tx/p_1_in[1]
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.107     1.616    u_uart_tx/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.184ns (50.622%)  route 0.179ns (49.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.587     1.509    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_uart_tx/cnt_reg[0]/Q
                         net (fo=8, routed)           0.179     1.830    u_uart_tx/cnt[0]
    SLICE_X65Y86         LUT5 (Prop_lut5_I2_O)        0.043     1.873 r  u_uart_tx/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_uart_tx/p_1_in[3]
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.107     1.616    u_uart_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.590     1.512    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.166     1.819    u_uart_tx/bit_idx_reg[1]
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  u_uart_tx/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_uart_tx/p_0_in__2[1]
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.860     2.029    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.091     1.603    u_uart_tx/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.558%)  route 0.168ns (47.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.590     1.512    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.168     1.821    u_uart_tx/bit_idx_reg[1]
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  u_uart_tx/bit_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_uart_tx/p_0_in__2[2]
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.860     2.029    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y90         FDCE                                         r  u_uart_tx/bit_idx_reg[2]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.092     1.604    u_uart_tx/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.589     1.511    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  u_uart_tx/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  u_uart_tx/cnt_reg[5]/Q
                         net (fo=3, routed)           0.167     1.819    u_uart_tx/cnt[5]
    SLICE_X65Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  u_uart_tx/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_uart_tx/p_1_in[5]
    SLICE_X65Y88         FDCE                                         r  u_uart_tx/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.860     2.028    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  u_uart_tx/cnt_reg[5]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.091     1.602    u_uart_tx/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y61     led_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y63    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y63    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y42    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y63    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X54Y63    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.589ns (16.781%)  route 2.921ns (83.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.685     8.122    u_uart_mmio/sel
    SLICE_X48Y96         FDCE                                         f  u_uart_mmio/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    24.146    u_uart_mmio/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.589ns (16.781%)  route 2.921ns (83.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.685     8.122    u_uart_mmio/sel
    SLICE_X48Y96         FDCE                                         f  u_uart_mmio/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    24.146    u_uart_mmio/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.589ns (16.781%)  route 2.921ns (83.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.685     8.122    u_uart_mmio/sel
    SLICE_X48Y96         FDCE                                         f  u_uart_mmio/wr_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_uart_mmio/wr_ptr_reg[2]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    24.146    u_uart_mmio/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.589ns (16.781%)  route 2.921ns (83.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.685     8.122    u_uart_mmio/sel
    SLICE_X48Y96         FDCE                                         f  u_uart_mmio/wr_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X48Y96         FDCE                                         r  u_uart_mmio/wr_ptr_reg[3]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.331    24.146    u_uart_mmio/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.191ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.589ns (17.419%)  route 2.792ns (82.581%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.556     7.993    u_uart_tx/sel
    SLICE_X52Y96         FDCE                                         f  u_uart_tx/shifter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  u_uart_tx/shifter_reg[7]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.292    24.185    u_uart_tx/shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.185    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 16.191    

Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.589ns (17.419%)  route 2.792ns (82.581%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.556     7.993    u_uart_tx/sel
    SLICE_X52Y96         FDCE                                         f  u_uart_tx/shifter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  u_uart_tx/shifter_reg[6]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.258    24.219    u_uart_tx/shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.589ns (17.419%)  route 2.792ns (82.581%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 24.288 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.556     7.993    u_uart_tx/sel
    SLICE_X52Y96         FDCE                                         f  u_uart_tx/shifter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.247    24.288    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  u_uart_tx/shifter_reg[8]/C
                         clock pessimism              0.224    24.512    
                         clock uncertainty           -0.035    24.477    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.258    24.219    u_uart_tx/shifter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.309ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.589ns (17.508%)  route 2.775ns (82.492%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 24.354 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.539     7.976    u_pc_reg/sel
    SLICE_X60Y90         FDCE                                         f  u_pc_reg/pc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.313    24.354    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  u_pc_reg/pc_reg[16]/C
                         clock pessimism              0.224    24.578    
                         clock uncertainty           -0.035    24.543    
    SLICE_X60Y90         FDCE (Recov_fdce_C_CLR)     -0.258    24.285    u_pc_reg/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.285    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 16.309    

Slack (MET) :             16.309ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.589ns (17.508%)  route 2.775ns (82.492%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 24.354 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.539     7.976    u_pc_reg/sel
    SLICE_X60Y90         FDCE                                         f  u_pc_reg/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.313    24.354    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  u_pc_reg/pc_reg[17]/C
                         clock pessimism              0.224    24.578    
                         clock uncertainty           -0.035    24.543    
    SLICE_X60Y90         FDCE (Recov_fdce_C_CLR)     -0.258    24.285    u_pc_reg/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.285    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 16.309    

Slack (MET) :             16.309ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.589ns (17.508%)  route 2.775ns (82.492%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 24.354 - 20.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.412     4.612    sys_clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     4.991 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.690     5.681    u_uart_mmio/fifo_mem[15][7]_i_3[0]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.105     5.786 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.546     6.332    u_pc_reg/pc_reg[31]_0
    SLICE_X63Y79         LUT5 (Prop_lut5_I0_O)        0.105     6.437 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          1.539     7.976    u_pc_reg/sel
    SLICE_X60Y90         FDCE                                         f  u_pc_reg/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.313    24.354    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  u_pc_reg/pc_reg[18]/C
                         clock pessimism              0.224    24.578    
                         clock uncertainty           -0.035    24.543    
    SLICE_X60Y90         FDCE (Recov_fdce_C_CLR)     -0.258    24.285    u_pc_reg/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         24.285    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 16.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_mmio/sel
    SLICE_X64Y86         FDCE                                         f  u_uart_mmio/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  u_uart_mmio/count_reg[0]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    u_uart_mmio/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_mmio/sel
    SLICE_X64Y86         FDCE                                         f  u_uart_mmio/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  u_uart_mmio/count_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.457    u_uart_mmio/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.995%)  route 0.434ns (70.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.276     2.125    u_uart_mmio/sel
    SLICE_X63Y86         FDCE                                         f  u_uart_mmio/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[2]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X63Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_mmio/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.995%)  route 0.434ns (70.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.276     2.125    u_uart_mmio/sel
    SLICE_X63Y86         FDCE                                         f  u_uart_mmio/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[3]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X63Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_mmio/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.995%)  route 0.434ns (70.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.276     2.125    u_uart_mmio/sel
    SLICE_X63Y86         FDCE                                         f  u_uart_mmio/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  u_uart_mmio/count_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X63Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_mmio/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_tx/sel
    SLICE_X65Y86         FDCE                                         f  u_uart_tx/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[0]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_tx/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_tx/sel
    SLICE_X65Y86         FDCE                                         f  u_uart_tx/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_tx/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_tx/sel
    SLICE_X65Y86         FDCE                                         f  u_uart_tx/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[2]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_tx/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.906%)  route 0.457ns (71.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.299     2.148    u_uart_tx/sel
    SLICE_X65Y86         FDCE                                         f  u_uart_tx/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.025    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  u_uart_tx/cnt_reg[3]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    u_uart_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.976%)  route 0.479ns (72.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.582     1.504    sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.158     1.804    u_pc_reg/pc_reg[31]_1[2]
    SLICE_X63Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.849 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=78, routed)          0.321     2.169    u_pc_reg/sel
    SLICE_X61Y87         FDCE                                         f  u_pc_reg/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.856     2.024    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  u_pc_reg/pc_reg[0]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X61Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    u_pc_reg/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.717    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 3.754ns (57.555%)  route 2.769ns (42.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.423     4.623    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDPE (Prop_fdpe_C_Q)         0.433     5.056 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           2.769     7.825    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.321    11.146 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.146    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.649ns (72.353%)  route 1.394ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        1.413     4.613    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     4.992 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           1.394     6.386    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.270     9.656 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.656    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.366ns (80.577%)  route 0.329ns (19.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.585     1.507    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           0.329     1.978    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.225     3.203 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.203    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.440ns (58.074%)  route 1.040ns (41.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2368, routed)        0.590     1.512    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.676 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           1.040     2.716    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.276     3.992 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





