// Programs
0;CONFIG0.RES0.INSTANCE0;OVENPCB;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;OVENPCB;
1;OUT;CONFIG0.RES0.INSTANCE0.MB_PWM_FREQ_H;CONFIG0.RES0.INSTANCE0.MB_PWM_FREQ_H;INT;
2;OUT;CONFIG0.RES0.INSTANCE0.MB_PWM_FREQ_L;CONFIG0.RES0.INSTANCE0.MB_PWM_FREQ_L;INT;
3;OUT;CONFIG0.RES0.INSTANCE0.MB_PWM_DUTY;CONFIG0.RES0.INSTANCE0.MB_PWM_DUTY;INT;
4;IN;CONFIG0.RES0.INSTANCE0.MB_TEMP;CONFIG0.RES0.INSTANCE0.MB_TEMP;INT;
5;IN;CONFIG0.RES0.INSTANCE0.MB_TEMPDS18B20;CONFIG0.RES0.INSTANCE0.MB_TEMPDS18B20;INT;
6;OUT;CONFIG0.RES0.INSTANCE0.MBSL_TEMP;CONFIG0.RES0.INSTANCE0.MBSL_TEMP;INT;
7;OUT;CONFIG0.RES0.INSTANCE0.MBSL_TEMPDS18B20;CONFIG0.RES0.INSTANCE0.MBSL_TEMPDS18B20;INT;
8;FB;CONFIG0.RES0.INSTANCE0.PID0;CONFIG0.RES0.INSTANCE0.PID0;PID;
9;VAR;CONFIG0.RES0.INSTANCE0.PID0.EN;CONFIG0.RES0.INSTANCE0.PID0.EN;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.PID0.ENO;CONFIG0.RES0.INSTANCE0.PID0.ENO;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.PID0.AUTO;CONFIG0.RES0.INSTANCE0.PID0.AUTO;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.PID0.PV;CONFIG0.RES0.INSTANCE0.PID0.PV;REAL;
13;VAR;CONFIG0.RES0.INSTANCE0.PID0.SP;CONFIG0.RES0.INSTANCE0.PID0.SP;REAL;
14;VAR;CONFIG0.RES0.INSTANCE0.PID0.X0;CONFIG0.RES0.INSTANCE0.PID0.X0;REAL;
15;VAR;CONFIG0.RES0.INSTANCE0.PID0.KP;CONFIG0.RES0.INSTANCE0.PID0.KP;REAL;
16;VAR;CONFIG0.RES0.INSTANCE0.PID0.TR;CONFIG0.RES0.INSTANCE0.PID0.TR;REAL;
17;VAR;CONFIG0.RES0.INSTANCE0.PID0.TD;CONFIG0.RES0.INSTANCE0.PID0.TD;REAL;
18;VAR;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.CYCLE;TIME;
19;VAR;CONFIG0.RES0.INSTANCE0.PID0.XOUT;CONFIG0.RES0.INSTANCE0.PID0.XOUT;REAL;
20;VAR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;CONFIG0.RES0.INSTANCE0.PID0.ERROR;REAL;
21;FB;CONFIG0.RES0.INSTANCE0.PID0.ITERM;CONFIG0.RES0.INSTANCE0.PID0.ITERM;INTEGRAL;
22;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.EN;BOOL;
23;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.ITERM.ENO;BOOL;
24;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.RUN;BOOL;
25;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;CONFIG0.RES0.INSTANCE0.PID0.ITERM.R1;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XIN;REAL;
27;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;CONFIG0.RES0.INSTANCE0.PID0.ITERM.X0;REAL;
28;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.ITERM.CYCLE;TIME;
29;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;CONFIG0.RES0.INSTANCE0.PID0.ITERM.Q;BOOL;
30;VAR;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.ITERM.XOUT;REAL;
31;FB;CONFIG0.RES0.INSTANCE0.PID0.DTERM;CONFIG0.RES0.INSTANCE0.PID0.DTERM;DERIVATIVE;
32;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.EN;BOOL;
33;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;CONFIG0.RES0.INSTANCE0.PID0.DTERM.ENO;BOOL;
34;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.RUN;BOOL;
35;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XIN;REAL;
36;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;CONFIG0.RES0.INSTANCE0.PID0.DTERM.CYCLE;TIME;
37;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;CONFIG0.RES0.INSTANCE0.PID0.DTERM.XOUT;REAL;
38;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X1;REAL;
39;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X2;REAL;
40;VAR;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;CONFIG0.RES0.INSTANCE0.PID0.DTERM.X3;REAL;
41;OUT;CONFIG0.RES0.INSTANCE0.PID_AUTO;CONFIG0.RES0.INSTANCE0.PID_AUTO;BOOL;
42;MEM;CONFIG0.RES0.INSTANCE0.PID_OUT;CONFIG0.RES0.INSTANCE0.PID_OUT;REAL;
43;MEM;CONFIG0.RES0.INSTANCE0.PID_P;CONFIG0.RES0.INSTANCE0.PID_P;REAL;
44;MEM;CONFIG0.RES0.INSTANCE0.PID_I;CONFIG0.RES0.INSTANCE0.PID_I;REAL;
45;MEM;CONFIG0.RES0.INSTANCE0.PID_D;CONFIG0.RES0.INSTANCE0.PID_D;REAL;
46;MEM;CONFIG0.RES0.INSTANCE0.PID_SP;CONFIG0.RES0.INSTANCE0.PID_SP;REAL;
47;MEM;CONFIG0.RES0.INSTANCE0.PWM_DUTY;CONFIG0.RES0.INSTANCE0.PWM_DUTY;DINT;
48;MEM;CONFIG0.RES0.INSTANCE0.PWM_DUTY_MANUAL;CONFIG0.RES0.INSTANCE0.PWM_DUTY_MANUAL;REAL;
49;VAR;CONFIG0.RES0.INSTANCE0._TMP_MUL26_OUT;CONFIG0.RES0.INSTANCE0._TMP_MUL26_OUT;INT;
50;VAR;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL34_OUT;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL34_OUT;REAL;
51;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV28_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV28_OUT;REAL;
52;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV32_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV32_OUT;REAL;
53;VAR;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_INT3_OUT;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_INT3_OUT;INT;
54;VAR;CONFIG0.RES0.INSTANCE0._TMP_SUB37_OUT;CONFIG0.RES0.INSTANCE0._TMP_SUB37_OUT;INT;
55;VAR;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL62_OUT;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL62_OUT;REAL;
56;VAR;CONFIG0.RES0.INSTANCE0._TMP_SUB71_OUT;CONFIG0.RES0.INSTANCE0._TMP_SUB71_OUT;REAL;
57;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV73_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV73_OUT;REAL;
58;VAR;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_INT54_OUT;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_INT54_OUT;INT;
59;VAR;CONFIG0.RES0.INSTANCE0._TMP_SUB65_OUT;CONFIG0.RES0.INSTANCE0._TMP_SUB65_OUT;INT;
60;VAR;CONFIG0.RES0.INSTANCE0._TMP_LIMIT60_OUT;CONFIG0.RES0.INSTANCE0._TMP_LIMIT60_OUT;INT;
61;VAR;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_DINT70_OUT;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_DINT70_OUT;DINT;
62;VAR;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL64_OUT;CONFIG0.RES0.INSTANCE0._TMP_INT_TO_REAL64_OUT;REAL;


// Ticktime
20000000
