Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4ded4c213a544fa0b989d40cb6abde1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hex_on' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:17]
ERROR: [VRFC 10-3180] cannot find port 'hex' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:16]
ERROR: [VRFC 10-3180] cannot find port 'led' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:15]
ERROR: [VRFC 10-3180] cannot find port 'btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:14]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:13]
ERROR: [VRFC 10-3180] cannot find port 'CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:12]
ERROR: [VRFC 10-3180] cannot find port 'KP_CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:23]
ERROR: [VRFC 10-3180] cannot find port 'KP_btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:22]
ERROR: [VRFC 10-3180] cannot find port 'register' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:33]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:32]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:31]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:30]
ERROR: [VRFC 10-3180] cannot find port 'd' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:29]
ERROR: [VRFC 10-3180] cannot find port 'counter' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:41]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:40]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:39]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
