// Seed: 3597325101
module module_0 (
    input tri id_0,
    output wire id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15,
    output wor id_16
    , id_21,
    input wand id_17,
    input tri1 id_18,
    input wor id_19
);
  tri0 id_22 = id_9;
  assign module_1.type_12 = 0;
  wire id_23;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1
    , id_31,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    output wire id_11,
    output tri id_12,
    output wand id_13,
    input tri0 id_14,
    output uwire id_15
    , id_32,
    input supply1 id_16,
    input tri id_17,
    output supply0 id_18,
    output tri0 id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    input wand id_23,
    output tri id_24,
    input wire id_25,
    input wor id_26,
    output tri1 id_27,
    input supply1 id_28,
    input wor id_29
);
  wire id_33;
  assign id_0 = 1;
  assign id_3 = 1;
  wire id_34 = id_28 - id_31;
  assign id_31 = 1;
  supply0 id_35 = id_25 < 1;
  uwire   id_36 = 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_0,
      id_25,
      id_20,
      id_29,
      id_4,
      id_16,
      id_25,
      id_21,
      id_4,
      id_6,
      id_22,
      id_5,
      id_21,
      id_12,
      id_10,
      id_6,
      id_22,
      id_23
  );
endmodule
