
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1481 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/pa.fromNetlist.tcl}
# create_project -name Experiment3 -dir "C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/planAhead_run_2" -part xc3s100ecp132-4
create_project: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 373.480 ; gain = 37.828
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/sequence_generator.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "sequence_generator.ucf" [current_fileset -constrset]
Adding file 'C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/sequence_generator.ucf' to fileset 'constrs_1'
# add_files [list {sequence_generator.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sequence_generator.ngc ...
WARNING:NetListWriters:298 - No output is written to sequence_generator.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1_cmp_gt0000_lut<11 :
   0> on block sequence_generator is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1k_cmp_gt0000_lut<11 :
   0> on block sequence_generator is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_7/XLXI_6/Mcompar_cnt1k_cmp_gt0000_lut<11 : 0> on block
   sequence_generator is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file sequence_generator.edif ...
ngc2edif: Total memory usage is 79336 kilobytes

Parsing EDIF File [./planAhead_run_2/Experiment3.data/cache/sequence_generator_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Experiment3.data/cache/sequence_generator_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'sequence_generator' is not ideal for floorplanning, since the cellview 'sequence_generator' defined in file 'sequence_generator.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/sequence_generator.ucf]
Finished Parsing UCF File [C:/Users/John Calderon/Documents/PHYS301/Lab9/Experiment3/sequence_generator.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: acf20947
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 439.953 ; gain = 63.063
