	component adc_pwm is
		port (
			adc_CONVST    : out std_logic;                           -- CONVST
			adc_SCK       : out std_logic;                           -- SCK
			adc_SDI       : out std_logic;                           -- SDI
			adc_SDO       : in  std_logic                    := 'X'; -- SDO
			clk_clk       : in  std_logic                    := 'X'; -- clk
			leds_export   : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n : in  std_logic                    := 'X'  -- reset_n
		);
	end component adc_pwm;

