-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_drdptvals_cu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_100 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_101 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_102 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_103 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_104 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_105 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_106 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_107 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_108 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_109 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_110 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_111 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_112 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_113 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_114 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_115 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_116 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_117 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_118 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_119 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_120 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_121 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_122 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_123 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_124 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_125 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_126 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_127 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_128 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_129 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_130 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_131 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_132 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_133 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_134 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_135 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_136 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_137 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_138 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_139 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_140 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_141 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_142 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_143 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_144 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_145 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_146 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_147 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_148 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_149 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_150 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_151 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_152 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_153 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_154 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_155 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_156 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_157 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_158 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_159 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_160 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_161 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_162 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_163 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_164 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_165 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_166 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_167 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_168 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_169 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_170 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_171 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_172 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_173 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_174 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_175 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_176 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_177 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_178 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_179 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_180 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_181 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_182 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_183 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_184 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_185 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_186 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_187 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_188 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_189 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_190 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_191 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_192 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_193 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_194 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_195 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_196 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_197 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_198 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_199 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_200 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_201 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_202 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_203 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_204 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_205 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_206 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_207 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_208 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_209 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_210 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_211 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_212 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_213 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_214 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_215 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_216 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_217 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_218 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_219 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_220 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_221 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_222 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_223 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_224 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_225 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_226 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_227 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_228 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_229 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_230 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_231 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_232 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_233 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_234 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_235 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_236 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_237 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_238 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_239 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_240 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_241 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_242 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_243 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_244 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_245 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_246 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_247 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_248 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_249 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_250 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_251 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_252 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_253 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_254 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_255 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_256 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_257 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_258 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_259 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_260 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_261 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_262 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_263 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_264 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_265 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_266 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_267 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_268 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_269 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_270 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_271 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_272 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_273 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_274 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_275 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_276 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_277 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_278 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_279 : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of tk2calo_drdptvals_cu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_EC4 : STD_LOGIC_VECTOR (11 downto 0) := "111011000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal p_dr2max_times_pterr2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce0 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce1 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce2 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_3105 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_3110 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_2_hwPhi_V_rea_reg_6370 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal track_2_hwEta_V_rea_reg_6412 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPtErr_V_r_reg_6454 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPtErr_V_r_reg_6460 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPtErr_V_r_reg_6466 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPhi_V_read_4_reg_6471 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_4_reg_6487 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_4_reg_6503 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_4_reg_6519 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_4_reg_6535 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_4_reg_6551 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_4_reg_6567 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_4_reg_6583 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_4_reg_6599 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_4_reg_6615 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_4_reg_6631 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_4_reg_6647 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_4_reg_6663 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_4_reg_6679 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_4_reg_6695 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_4_reg_6711 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_4_reg_6727 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_4_reg_6743 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_4_reg_6759 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_4_reg_6775 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_6791 : STD_LOGIC_VECTOR (0 downto 0);
    signal track_4_hwPhi_V_rea_reg_6811 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_reg_6839 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPtErr_V_r_reg_6867 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPtErr_V_r_reg_6873 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPtErr_V_r_reg_6879 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_fu_3146_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_1_reg_6885 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_7_hwPhi_V_rea_reg_6914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal track_7_hwEta_V_rea_reg_6956 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPtErr_V_r_reg_6998 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPtErr_V_r_reg_7004 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPtErr_V_r_reg_7010 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_dr2max_times_pterr2_8_reg_7016 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_10_reg_7021 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_12_reg_7026 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_9_hwPhi_V_rea_reg_7046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal track_9_hwEta_V_rea_reg_7074 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPtErr_V_s_reg_7102 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPtErr_V_s_reg_7108 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPtErr_V_r_reg_7114 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_dr2max_times_pterr2_14_reg_7120 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_16_reg_7125 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_18_reg_7130 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_13_hwPtErr_V_s_reg_7206 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPtErr_V_s_reg_7212 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2625_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_s_reg_7218 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_s_reg_7218_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2637_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_9_reg_7224 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_9_reg_7224_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2649_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_1_reg_7230 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_1_reg_7230_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2661_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_2_reg_7236 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_2_reg_7236_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2673_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_3_reg_7242 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_3_reg_7242_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2685_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_4_reg_7248 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_4_reg_7248_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2697_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_5_reg_7254 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_5_reg_7254_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2709_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_6_reg_7260 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_6_reg_7260_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2721_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_7_reg_7266 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_7_reg_7266_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2733_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_8_reg_7272 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_8_reg_7272_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_032_1_fu_3213_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_1_reg_7278 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2745_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_s_reg_7292 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_s_reg_7292_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2757_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_9_reg_7298 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_9_reg_7298_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2769_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_1_reg_7304 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_1_reg_7304_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2781_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_2_reg_7310 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_2_reg_7310_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2793_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_3_reg_7316 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_3_reg_7316_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2805_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_4_reg_7322 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_4_reg_7322_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2817_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_5_reg_7328 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_5_reg_7328_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2829_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_6_reg_7334 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_6_reg_7334_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2841_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_7_reg_7340 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_7_reg_7340_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2853_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_8_reg_7346 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_8_reg_7346_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_032_2_fu_3236_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_2_reg_7352 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2865_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_s_reg_7366 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_s_reg_7366_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2877_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_9_reg_7372 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_9_reg_7372_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2889_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_1_reg_7378 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_1_reg_7378_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2901_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_2_reg_7384 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_2_reg_7384_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_dr2max_times_pterr2_24_reg_7390 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_13_hwPt_V_rea_reg_7461 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_reg_7475 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_reg_7489 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_reg_7503 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_5_reg_7517 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_5_reg_7531 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_5_reg_7545 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_5_reg_7559 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_5_reg_7573 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_5_reg_7587 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_5_reg_7601 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_5_reg_7615 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPt_V_read_3_reg_7657 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_3_reg_7673 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_3_reg_7689 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_3_reg_7705 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_3_reg_7721 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_3_reg_7737 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_3_reg_7753 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_3_reg_7769 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_3_reg_7785 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_3_reg_7801 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_7817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_1_fu_3295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_1_reg_7821 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_2_fu_3301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_2_reg_7825 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_3_fu_3307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_3_reg_7829 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_4_fu_3313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_4_reg_7833 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_5_fu_3319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_5_reg_7837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_6_fu_3325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_6_reg_7841 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_7_fu_3331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_7_reg_7845 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_8_fu_3337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_8_reg_7849 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_9_fu_3343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_9_reg_7853 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_fu_3384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_reg_7857 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_1_fu_3390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_1_reg_7861 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_2_fu_3396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_2_reg_7865 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_3_fu_3402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_3_reg_7869 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_4_fu_3408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_4_reg_7873 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_5_fu_3414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_5_reg_7877 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_6_fu_3420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_6_reg_7881 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_7_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_7_reg_7885 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_8_fu_3432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_8_reg_7889 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_9_fu_3438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_9_reg_7893 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_fu_3479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_reg_7897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_1_fu_3485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_1_reg_7901 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_2_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_2_reg_7905 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_3_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_3_reg_7909 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_3_reg_7913 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_3_reg_7913_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_4_fu_3503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_4_reg_7919 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_4_reg_7919_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_4_reg_7923 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_4_reg_7923_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_5_fu_3509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_5_reg_7929 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_5_reg_7929_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_5_reg_7933 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_5_reg_7933_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_6_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_6_reg_7939 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_6_reg_7939_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_6_reg_7943 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_6_reg_7943_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_7_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_7_reg_7949 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_7_reg_7949_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_7_reg_7953 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_7_reg_7953_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_8_fu_3527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_8_reg_7959 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_8_reg_7959_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_2_8_reg_7963 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_8_reg_7963_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_2_9_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_9_reg_7969 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_9_reg_7969_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_3_fu_3569_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_3_reg_7973 : STD_LOGIC_VECTOR (16 downto 0);
    signal calo_track_drval_3_s_reg_7987 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_s_reg_7987_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_fu_3596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_reg_7993 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_reg_7993_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_9_reg_7997 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_9_reg_7997_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_1_fu_3602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_1_reg_8003 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_1_reg_8003_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_1_reg_8007 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_1_reg_8007_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_2_fu_3608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_2_reg_8013 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_2_reg_8013_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_2_reg_8017 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_2_reg_8017_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_3_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_3_reg_8023 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_3_reg_8023_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_3_reg_8027 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_3_reg_8027_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_4_fu_3620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_4_reg_8033 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_4_reg_8033_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_4_reg_8037 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_4_reg_8037_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_5_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_5_reg_8043 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_5_reg_8043_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_5_reg_8047 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_5_reg_8047_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_6_fu_3632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_6_reg_8053 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_6_reg_8053_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_6_reg_8057 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_6_reg_8057_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_7_fu_3638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_7_reg_8063 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_7_reg_8063_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_7_reg_8067 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_7_reg_8067_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_8_fu_3644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_8_reg_8073 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_8_reg_8073_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_3_8_reg_8077 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_8_reg_8077_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_3_9_fu_3650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_9_reg_8083 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_9_reg_8083_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_4_fu_3686_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_4_reg_8087 : STD_LOGIC_VECTOR (16 downto 0);
    signal calo_track_drval_4_s_reg_8101 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_s_reg_8101_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_reg_8107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_reg_8107_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_9_reg_8111 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_9_reg_8111_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_1_fu_3719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_1_reg_8117 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_1_reg_8117_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_1_reg_8121 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_1_reg_8121_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_2_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_2_reg_8127 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_2_reg_8127_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_2_reg_8131 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_2_reg_8131_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_3_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_3_reg_8137 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_3_reg_8137_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_3_reg_8141 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_3_reg_8141_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_4_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_4_reg_8147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_4_reg_8147_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_4_reg_8151 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_4_reg_8151_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_5_fu_3743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_5_reg_8157 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_5_reg_8157_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_5_reg_8161 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_5_reg_8161_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_6_fu_3749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_6_reg_8167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_6_reg_8167_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_6_reg_8171 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_6_reg_8171_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_4_7_fu_3755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_7_reg_8177 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_7_reg_8177_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_8_fu_3761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_8_reg_8181 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_8_reg_8181_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_9_fu_3767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_9_reg_8185 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_9_reg_8185_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_5_fu_3803_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_5_reg_8189 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_5_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_reg_8203 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_reg_8203_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_1_fu_3836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_1_reg_8207 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_1_reg_8207_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_2_fu_3842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_2_reg_8211 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_2_reg_8211_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_3_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_3_reg_8215 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_3_reg_8215_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_4_fu_3854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_4_reg_8219 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_4_reg_8219_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_5_fu_3860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_5_reg_8223 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_5_reg_8223_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_6_fu_3866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_6_reg_8227 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_6_reg_8227_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_7_fu_3872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_7_reg_8231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_7_reg_8231_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_8_fu_3878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_8_reg_8235 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_8_reg_8235_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_9_fu_3884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_9_reg_8239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_9_reg_8239_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_6_fu_3920_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_6_reg_8243 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_6_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_reg_8257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_reg_8257_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_1_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_1_reg_8261 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_1_reg_8261_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_2_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_2_reg_8265 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_2_reg_8265_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_3_fu_3965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_3_reg_8269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_3_reg_8269_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_4_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_4_reg_8273 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_4_reg_8273_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_5_fu_3977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_5_reg_8277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_5_reg_8277_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_6_fu_3983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_6_reg_8281 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_6_reg_8281_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_7_fu_3989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_7_reg_8285 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_7_reg_8285_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_8_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_8_reg_8289 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_8_reg_8289_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_9_fu_4001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_9_reg_8293 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_9_reg_8293_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_7_fu_4037_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_7_reg_8297 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_7_fu_4064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_reg_8311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_reg_8311_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_1_fu_4070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_1_reg_8315 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_1_reg_8315_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_2_fu_4076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_2_reg_8319 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_2_reg_8319_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_3_fu_4082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_3_reg_8323 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_3_reg_8323_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_4_fu_4088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_4_reg_8327 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_4_reg_8327_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_5_fu_4094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_5_reg_8331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_5_reg_8331_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_6_fu_4100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_6_reg_8335 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_6_reg_8335_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_7_fu_4106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_7_reg_8339 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_7_reg_8339_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_8_fu_4112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_8_reg_8343 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_8_reg_8343_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_9_fu_4118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_9_reg_8347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_9_reg_8347_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_8_fu_4154_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_8_reg_8351 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_8_fu_4181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_reg_8365 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_reg_8365_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_1_fu_4187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_1_reg_8369 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_1_reg_8369_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_2_fu_4193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_2_reg_8373 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_2_reg_8373_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_3_fu_4199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_3_reg_8377 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_3_reg_8377_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_4_fu_4205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_4_reg_8381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_4_reg_8381_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_5_fu_4211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_5_reg_8385 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_5_reg_8385_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_6_fu_4217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_6_reg_8389 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_6_reg_8389_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_7_fu_4223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_7_reg_8393 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_7_reg_8393_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_8_fu_4229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_8_reg_8397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_8_reg_8397_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_9_fu_4235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_9_reg_8401 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_9_reg_8401_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_9_fu_4271_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_9_reg_8405 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_9_fu_4299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_reg_8419 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_reg_8419_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_1_fu_4305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_1_reg_8423 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_1_reg_8423_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_2_fu_4311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_2_reg_8427 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_2_reg_8427_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_3_fu_4317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_3_reg_8431 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_3_reg_8431_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_4_fu_4323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_4_reg_8435 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_4_reg_8435_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_5_fu_4329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_5_reg_8439 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_5_reg_8439_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_6_fu_4335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_6_reg_8443 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_6_reg_8443_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_7_fu_4341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_7_reg_8447 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_7_reg_8447_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_8_fu_4347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_8_reg_8451 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_8_reg_8451_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_9_fu_4353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_9_reg_8455 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_9_reg_8455_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_s_fu_4389_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_s_reg_8459 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_s_fu_4417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_s_reg_8473 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_s_reg_8473_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_1_fu_4423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_1_reg_8477 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_1_reg_8477_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_2_fu_4429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_2_reg_8481 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_2_reg_8481_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_3_fu_4435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_3_reg_8485 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_3_reg_8485_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_4_fu_4441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_4_reg_8489 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_4_reg_8489_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_5_fu_4447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_5_reg_8493 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_5_reg_8493_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_6_fu_4453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_6_reg_8497 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_6_reg_8497_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_7_fu_4459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_7_reg_8501 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_7_reg_8501_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_8_fu_4465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_8_reg_8505 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_8_reg_8505_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_9_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_9_reg_8509 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_9_reg_8509_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_10_fu_4507_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_10_reg_8513 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_10_fu_4534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_reg_8527 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_reg_8527_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_1_fu_4540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_1_reg_8531 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_1_reg_8531_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_2_fu_4546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_2_reg_8535 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_2_reg_8535_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_3_fu_4552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_3_reg_8539 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_3_reg_8539_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_4_fu_4558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_4_reg_8543 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_4_reg_8543_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_5_fu_4564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_5_reg_8547 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_5_reg_8547_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_6_fu_4570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_6_reg_8551 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_6_reg_8551_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_7_fu_4576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_7_reg_8555 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_7_reg_8555_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_8_fu_4582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_8_reg_8559 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_8_reg_8559_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_9_fu_4588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_9_reg_8563 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_9_reg_8563_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_11_fu_4624_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_11_reg_8567 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_11_fu_4652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_reg_8581 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_reg_8581_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_1_fu_4658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_1_reg_8585 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_1_reg_8585_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_2_fu_4664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_2_reg_8589 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_2_reg_8589_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_3_fu_4670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_3_reg_8593 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_3_reg_8593_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_4_fu_4676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_4_reg_8597 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_4_reg_8597_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_5_fu_4682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_5_reg_8601 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_5_reg_8601_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_6_fu_4688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_6_reg_8605 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_6_reg_8605_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_7_fu_4694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_7_reg_8609 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_7_reg_8609_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_8_fu_4700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_8_reg_8613 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_8_reg_8613_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_9_fu_4706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_9_reg_8617 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_9_reg_8617_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_12_fu_4742_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_12_reg_8621 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_12_fu_4770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_reg_8635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_reg_8635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_1_fu_4776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_1_reg_8639 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_1_reg_8639_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_2_fu_4782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_2_reg_8643 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_2_reg_8643_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_3_fu_4788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_3_reg_8647 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_3_reg_8647_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_4_fu_4794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_4_reg_8651 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_4_reg_8651_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_5_fu_4800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_5_reg_8655 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_5_reg_8655_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_6_fu_4806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_6_reg_8659 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_6_reg_8659_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_7_fu_4812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_7_reg_8663 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_7_reg_8663_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_8_fu_4818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_8_reg_8667 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_8_reg_8667_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_9_fu_4824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_9_reg_8671 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_9_reg_8671_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_4_7_reg_8675 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_7_reg_8675_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_8_reg_8681 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_8_reg_8681_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_s_reg_8687 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_s_reg_8687_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_9_reg_8693 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_9_reg_8693_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_1_reg_8699 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_1_reg_8699_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_2_reg_8705 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_2_reg_8705_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_3_reg_8711 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_3_reg_8711_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_4_reg_8717 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_4_reg_8717_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_5_reg_8723 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_5_reg_8723_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_6_reg_8729 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_6_reg_8729_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_7_reg_8735 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_7_reg_8735_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_8_reg_8741 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_8_reg_8741_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_s_reg_8747 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_s_reg_8747_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_9_reg_8753 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_9_reg_8753_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_1_reg_8759 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_1_reg_8759_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_2_reg_8765 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_2_reg_8765_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_3_reg_8771 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_3_reg_8771_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_4_reg_8777 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_4_reg_8777_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_5_reg_8783 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_5_reg_8783_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_6_reg_8789 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_6_reg_8789_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_7_reg_8795 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_7_reg_8795_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_8_reg_8801 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_8_reg_8801_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_s_reg_8807 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_s_reg_8807_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_9_reg_8813 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_9_reg_8813_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_1_reg_8819 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_1_reg_8819_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_2_reg_8825 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_2_reg_8825_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_3_reg_8831 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_3_reg_8831_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_4_reg_8837 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_4_reg_8837_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_5_reg_8843 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_5_reg_8843_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_6_reg_8849 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_6_reg_8849_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_7_reg_8855 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_7_reg_8855_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_8_reg_8861 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_8_reg_8861_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_s_reg_8867 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_s_reg_8867_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_9_reg_8873 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_9_reg_8873_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_1_reg_8879 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_1_reg_8879_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_2_reg_8885 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_2_reg_8885_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_3_reg_8891 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_3_reg_8891_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_4_reg_8897 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_4_reg_8897_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_5_reg_8903 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_5_reg_8903_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_6_reg_8909 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_6_reg_8909_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_7_reg_8915 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_7_reg_8915_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_8_reg_8921 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_8_reg_8921_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_s_reg_8927 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_s_reg_8927_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_9_reg_8933 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_9_reg_8933_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_1_reg_8939 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_1_reg_8939_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_2_reg_8945 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_2_reg_8945_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_3_reg_8951 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_3_reg_8951_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_4_reg_8957 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_4_reg_8957_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_5_reg_8963 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_5_reg_8963_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_6_reg_8969 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_6_reg_8969_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_7_reg_8975 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_7_reg_8975_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_8_reg_8981 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_8_reg_8981_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_reg_8987 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_reg_8987_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_9_reg_8993 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_9_reg_8993_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_1_reg_8999 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_1_reg_8999_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_2_reg_9005 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_2_reg_9005_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_3_reg_9011 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_3_reg_9011_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_4_reg_9017 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_4_reg_9017_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_5_reg_9023 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_5_reg_9023_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_6_reg_9029 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_6_reg_9029_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_7_reg_9035 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_7_reg_9035_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_8_reg_9041 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_8_reg_9041_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_reg_9047 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_reg_9047_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_9_reg_9053 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_9_reg_9053_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_1_reg_9059 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_1_reg_9059_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_2_reg_9065 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_2_reg_9065_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_3_reg_9071 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_3_reg_9071_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_4_reg_9077 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_4_reg_9077_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_5_reg_9083 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_5_reg_9083_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_6_reg_9089 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_6_reg_9089_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_7_reg_9095 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_7_reg_9095_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_8_reg_9101 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_8_reg_9101_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_reg_9107 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_reg_9107_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_9_reg_9113 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_9_reg_9113_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_1_reg_9119 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_1_reg_9119_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_2_reg_9125 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_2_reg_9125_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_3_reg_9131 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_3_reg_9131_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_4_reg_9137 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_4_reg_9137_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_5_reg_9143 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_5_reg_9143_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_6_reg_9149 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_6_reg_9149_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_7_reg_9155 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_7_reg_9155_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_8_reg_9161 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_8_reg_9161_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_reg_9167 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_reg_9167_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_9_reg_9173 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_9_reg_9173_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_1_reg_9179 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_1_reg_9179_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_2_reg_9185 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_2_reg_9185_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_3_reg_9191 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_3_reg_9191_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_4_reg_9197 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_4_reg_9197_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_5_reg_9203 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_5_reg_9203_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_6_reg_9209 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_6_reg_9209_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_7_reg_9215 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_7_reg_9215_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_8_reg_9221 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_8_reg_9221_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_reg_9227 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2395_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_1_reg_9232 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2405_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_2_reg_9237 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2415_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_3_reg_9242 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2425_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_4_reg_9247 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2435_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_5_reg_9252 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2445_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_6_reg_9257 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2455_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_7_reg_9262 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2465_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_8_reg_9267 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2475_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_9_reg_9272 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2485_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_reg_9277 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2495_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_1_reg_9282 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2505_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_2_reg_9287 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2515_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_3_reg_9292 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2525_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_4_reg_9297 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2535_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_5_reg_9302 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2545_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_6_reg_9307 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2555_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_7_reg_9312 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2565_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_8_reg_9317 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2575_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_9_reg_9322 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2585_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_reg_9327 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2595_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_1_reg_9332 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2605_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_2_reg_9337 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2615_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_3_reg_9342 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_4_reg_9347 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_5_reg_9352 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_6_reg_9357 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_7_reg_9362 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_8_reg_9367 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_9_reg_9372 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_reg_9377 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_1_reg_9382 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_2_reg_9387 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_3_reg_9392 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_4_reg_9397 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_5_reg_9402 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_6_reg_9407 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_7_reg_9412 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_8_reg_9417 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_9_reg_9422 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_reg_9427 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_1_reg_9432 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_2_reg_9437 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_3_reg_9442 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_4_reg_9447 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_5_reg_9452 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_6_reg_9457 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_7_reg_9462 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_8_reg_9467 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_9_reg_9472 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_reg_9477 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_1_reg_9482 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_2_reg_9487 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_3_reg_9492 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_4_reg_9497 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_5_reg_9502 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_6_reg_9507 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_7_reg_9512 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_8_reg_9517 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_9_reg_9522 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_reg_9527 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_1_reg_9532 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_2_reg_9537 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_3_reg_9542 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_4_reg_9547 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_5_reg_9552 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_6_reg_9557 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_7_reg_9562 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_8_reg_9567 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_9_reg_9572 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_reg_9577 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_1_reg_9582 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_2_reg_9587 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_3_reg_9592 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_4_reg_9597 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_5_reg_9602 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_6_reg_9607 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_7_reg_9612 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_8_reg_9617 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_7_9_reg_9622 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_reg_9627 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_1_reg_9632 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_2_reg_9637 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_3_reg_9642 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_4_reg_9647 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_5_reg_9652 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_6_reg_9657 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_7_reg_9662 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_8_reg_9667 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_8_9_reg_9672 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_reg_9677 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_1_reg_9682 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_2_reg_9687 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_3_reg_9692 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_4_reg_9697 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_5_reg_9702 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_6_reg_9707 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_7_reg_9712 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_8_reg_9717 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_9_9_reg_9722 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_reg_9727 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_1_reg_9732 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_2_reg_9737 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_3_reg_9742 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_4_reg_9747 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_5_reg_9752 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_6_reg_9757 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_7_reg_9762 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_8_reg_9767 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_10_9_reg_9772 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_reg_9777 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_1_reg_9782 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_2_reg_9787 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_3_reg_9792 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_4_reg_9797 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_5_reg_9802 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_6_reg_9807 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_7_reg_9812 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_8_reg_9817 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_11_9_reg_9822 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_reg_9827 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_1_reg_9832 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_2_reg_9837 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_3_reg_9842 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_4_reg_9847 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_5_reg_9852 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_6_reg_9857 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_7_reg_9862 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_8_reg_9867 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_12_9_reg_9872 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_s_reg_9877 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_1_reg_9882 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_2_reg_9887 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_3_reg_9892 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_4_reg_9897 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_5_reg_9902 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_6_reg_9907 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_7_reg_9912 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_8_reg_9917 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_13_9_reg_9922 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_port_reg_calo_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_4_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_3_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_4_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2385_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2395_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2395_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2405_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2405_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2415_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2415_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2425_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2425_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2435_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2435_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2445_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2445_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2455_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2455_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2465_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2465_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2475_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2475_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2485_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2485_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2495_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2495_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2505_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2505_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2515_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2515_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2525_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2525_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2535_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2535_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2545_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2545_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2555_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2555_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2565_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2565_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2575_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2575_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2585_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2585_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2595_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2595_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2605_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2605_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_2615_dr2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_2615_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2625_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2625_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2625_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2625_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2625_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2637_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2637_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2637_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2637_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2637_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2649_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2649_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2649_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2649_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2649_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2661_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2661_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2661_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2661_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2661_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2673_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2673_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2673_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2673_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2673_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2685_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2685_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2685_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2685_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2685_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2697_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2697_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2697_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2697_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2697_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2709_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2709_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2709_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2709_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2709_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2721_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2721_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2721_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2721_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2721_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2733_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2733_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2733_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2733_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2733_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2745_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2745_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2745_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2745_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2745_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2757_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2757_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2757_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2757_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2757_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2769_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2769_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2769_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2769_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2769_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2781_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2781_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2781_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2781_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2781_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2793_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2793_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2793_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2793_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2793_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2805_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2805_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2805_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2805_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2805_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2817_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2817_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2817_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2817_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2817_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2829_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2829_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2829_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2829_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2829_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2841_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2841_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2841_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2841_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2841_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2853_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2853_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2853_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2853_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2853_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2865_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2865_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2865_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2865_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2865_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2877_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2877_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2877_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2877_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2877_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2889_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2889_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2889_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2889_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2889_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_2901_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2901_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2901_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2901_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_2901_ap_ce : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_845 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_845 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_reg_845 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_856 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_856 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_1_reg_856 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_867 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_867 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_2_reg_867 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_878 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_878 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_3_reg_878 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_889 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_889 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_4_reg_889 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_900 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_900 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_5_reg_900 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_911 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_911 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_6_reg_911 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_922 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_922 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_7_reg_922 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_933 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_933 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_8_reg_933 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_944 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_944 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_9_reg_944 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_955 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_955 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_139_reg_955 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_966 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_966 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_10_reg_966 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_977 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_977 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_11_reg_977 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_988 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_988 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_12_reg_988 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_999 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_999 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_13_reg_999 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1010 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1010 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_14_reg_1010 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1021 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1021 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_15_reg_1021 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1032 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1032 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_16_reg_1032 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1043 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1043 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_17_reg_1043 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1054 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1054 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_18_reg_1054 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1065 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1065 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_19_reg_1065 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1076 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1076 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_20_reg_1076 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1087 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1087 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_21_reg_1087 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_22_reg_1098 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1109 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1109 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_23_reg_1109 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1120 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1120 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_24_reg_1120 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1131 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1131 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_25_reg_1131 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1142 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1142 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_26_reg_1142 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1153 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1153 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_27_reg_1153 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1164 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1164 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_28_reg_1164 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1175 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1175 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_29_reg_1175 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1186 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1186 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_30_reg_1186 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1197 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1197 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_31_reg_1197 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1208 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1208 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_32_reg_1208 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1219 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1219 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_33_reg_1219 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1230 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1230 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_34_reg_1230 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1241 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1241 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_35_reg_1241 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1252 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1252 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_36_reg_1252 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1263 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1263 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_37_reg_1263 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1274 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1274 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_38_reg_1274 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1285 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1285 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_39_reg_1285 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1296 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1296 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_40_reg_1296 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1307 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1307 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_41_reg_1307 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1318 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1318 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_42_reg_1318 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1329 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1329 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_43_reg_1329 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1340 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1340 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_44_reg_1340 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1351 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1351 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_45_reg_1351 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1362 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1362 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_46_reg_1362 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1373 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1373 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_47_reg_1373 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1384 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1384 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_48_reg_1384 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1395 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1395 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_49_reg_1395 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1406 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1406 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_50_reg_1406 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1417 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1417 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_51_reg_1417 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1428 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1428 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_52_reg_1428 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1439 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1439 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_53_reg_1439 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1450 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1450 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_54_reg_1450 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1461 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1461 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_55_reg_1461 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1472 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1472 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_56_reg_1472 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1483 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1483 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_57_reg_1483 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1494 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1494 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_58_reg_1494 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1505 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1505 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_59_reg_1505 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1516 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1516 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_60_reg_1516 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1527 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1527 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_61_reg_1527 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1538 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1538 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_62_reg_1538 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1549 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1549 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_63_reg_1549 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1560 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1560 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_64_reg_1560 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1571 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1571 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_65_reg_1571 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1582 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1582 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_66_reg_1582 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1593 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1593 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_67_reg_1593 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1604 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1604 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_68_reg_1604 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1615 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1615 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_69_reg_1615 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1626 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1626 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_70_reg_1626 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1637 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1637 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_71_reg_1637 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1648 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1648 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_72_reg_1648 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1659 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1659 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_73_reg_1659 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1670 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1670 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_74_reg_1670 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1681 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1681 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_75_reg_1681 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1692 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1692 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_76_reg_1692 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1703 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1703 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_77_reg_1703 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1714 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1714 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_78_reg_1714 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1725 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1725 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_79_reg_1725 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1736 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1736 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_80_reg_1736 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1747 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1747 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_81_reg_1747 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_82_reg_1758 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1769 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1769 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_83_reg_1769 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_84_reg_1780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1791 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1791 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_85_reg_1791 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1802 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1802 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_86_reg_1802 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1813 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1813 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_87_reg_1813 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1824 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1824 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_88_reg_1824 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_1835 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_1835 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_89_reg_1835 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_1846 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_1846 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_90_reg_1846 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_1857 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_1857 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_91_reg_1857 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_92_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_1879 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_1879 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_93_reg_1879 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_1890 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_1890 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_94_reg_1890 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_1901 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_1901 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_95_reg_1901 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_1912 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_1912 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_96_reg_1912 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_1923 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_1923 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_97_reg_1923 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_1934 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_1934 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_98_reg_1934 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_1945 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_1945 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_99_reg_1945 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_1956 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_1956 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_100_reg_1956 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_1967 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_1967 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_101_reg_1967 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_1978 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_1978 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_102_reg_1978 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_1989 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_1989 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_103_reg_1989 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2000 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2000 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_104_reg_2000 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2011 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2011 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_105_reg_2011 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2022 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2022 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_106_reg_2022 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2033 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2033 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_107_reg_2033 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2044 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2044 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_108_reg_2044 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2055 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2055 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_109_reg_2055 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2066 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2066 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_110_reg_2066 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2077 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2077 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_111_reg_2077 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2088 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2088 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_112_reg_2088 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2099 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2099 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_113_reg_2099 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2110 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2110 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_114_reg_2110 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2121 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2121 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_115_reg_2121 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2132 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2132 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_116_reg_2132 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2143 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2143 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_117_reg_2143 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2154 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2154 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_118_reg_2154 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_119_phi_fu_2169_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_119_reg_2165 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2165 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2165 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_120_phi_fu_2180_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_120_reg_2176 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2176 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2176 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_121_phi_fu_2191_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_121_reg_2187 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2187 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2187 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_122_phi_fu_2202_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_122_reg_2198 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2198 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2198 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_123_phi_fu_2213_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_123_reg_2209 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2209 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2209 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_124_phi_fu_2224_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_124_reg_2220 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2220 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2220 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_125_phi_fu_2235_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_125_reg_2231 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2231 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2231 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_126_phi_fu_2246_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_126_reg_2242 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2242 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2242 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_127_phi_fu_2257_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_127_reg_2253 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2253 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2253 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_128_phi_fu_2268_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_128_reg_2264 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2264 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2264 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_129_phi_fu_2279_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_129_reg_2275 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2275 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2275 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_130_phi_fu_2290_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_130_reg_2286 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2286 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2286 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_131_phi_fu_2301_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_131_reg_2297 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2297 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2297 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_132_phi_fu_2312_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_132_reg_2308 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2308 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2308 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_133_phi_fu_2323_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_133_reg_2319 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2319 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2319 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_134_phi_fu_2334_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_134_reg_2330 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2330 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2330 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_135_phi_fu_2345_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_135_reg_2341 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2341 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2341 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_136_phi_fu_2356_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_136_reg_2352 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2352 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2352 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_137_phi_fu_2367_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_137_reg_2363 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2363 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2363 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_138_phi_fu_2378_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_calo_track_drval_cut_138_reg_2374 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2374 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2374 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_i_fu_3131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i2_fu_3136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i7_fu_3141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i1_fu_3153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i3_fu_3158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i4_fu_3163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i5_fu_3168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i6_fu_3173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i8_fu_3178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i9_fu_3183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i10_fu_3188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i11_fu_3193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i12_fu_3244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i13_fu_3249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_449_fu_3115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_449_fu_3115_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_fu_3131_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i2_fu_3136_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i7_fu_3141_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i1_fu_3153_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i3_fu_3158_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i4_fu_3163_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i5_fu_3168_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i6_fu_3173_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i8_fu_3178_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i9_fu_3183_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i10_fu_3188_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i11_fu_3193_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_453_fu_3198_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp1_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_457_fu_3221_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp2_fu_3230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i12_fu_3244_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i13_fu_3249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_3254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_fu_3259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_450_fu_3269_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_448_fu_3265_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_fu_3277_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_fu_3285_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_451_fu_3349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_1_fu_3354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_454_fu_3364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_452_fu_3360_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_39_fu_3372_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_cast_fu_3380_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_455_fu_3444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_2_fu_3449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_458_fu_3459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_456_fu_3455_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_2_fu_3467_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_2_cast_fu_3475_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_459_fu_3539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_3_fu_3544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_461_fu_3554_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp3_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_462_fu_3576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_460_fu_3550_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_3_fu_3584_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_3_cast_fu_3592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_463_fu_3656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_4_fu_3661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_465_fu_3671_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp4_fu_3680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_466_fu_3693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_464_fu_3667_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_4_fu_3701_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_4_cast_fu_3709_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_467_fu_3773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_5_fu_3778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_469_fu_3788_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp5_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_470_fu_3810_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_fu_3784_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_5_fu_3818_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_5_cast_fu_3826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_471_fu_3890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_6_fu_3895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_473_fu_3905_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp6_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_474_fu_3927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_472_fu_3901_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_6_fu_3935_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_6_cast_fu_3943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_475_fu_4007_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_7_fu_4012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_477_fu_4022_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp7_fu_4031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_478_fu_4044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_476_fu_4018_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_7_fu_4052_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_7_cast_fu_4060_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_479_fu_4124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_8_fu_4129_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_481_fu_4139_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp8_fu_4148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_482_fu_4161_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_480_fu_4135_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_8_fu_4169_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_8_cast_fu_4177_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_483_fu_4241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_9_fu_4246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_485_fu_4256_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp9_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_fu_4279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_484_fu_4252_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_9_fu_4287_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_9_cast_fu_4295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_487_fu_4359_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_s_fu_4364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_489_fu_4374_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp10_fu_4383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_490_fu_4397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_488_fu_4370_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_40_fu_4405_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_41_fu_4413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_491_fu_4477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_10_fu_4482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_493_fu_4492_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp11_fu_4501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_494_fu_4514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_492_fu_4488_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_10_fu_4522_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_10_cast_fu_4530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_495_fu_4594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_11_fu_4599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_497_fu_4609_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp12_fu_4618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_498_fu_4632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_496_fu_4605_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_11_fu_4640_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_11_cast_fu_4648_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_499_fu_4712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_12_fu_4717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_501_fu_4727_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp13_fu_4736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_502_fu_4750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_500_fu_4723_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_12_fu_4758_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_12_cast_fu_4766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_2193 : BOOLEAN;

    component dr2_plus_dpt_int_cap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        dr2 : IN STD_LOGIC_VECTOR (13 downto 0);
        pt1_V : IN STD_LOGIC_VECTOR (15 downto 0);
        pt2_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ptscale_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dr2_int_cap_14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component tk2calo_drdptvalsjbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    p_dr2max_times_pterr2_U : component tk2calo_drdptvalsjbC
    generic map (
        DataWidth => 17,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_dr2max_times_pterr2_address0,
        ce0 => p_dr2max_times_pterr2_ce0,
        q0 => p_dr2max_times_pterr2_q0,
        address1 => p_dr2max_times_pterr2_address1,
        ce1 => p_dr2max_times_pterr2_ce1,
        q1 => p_dr2max_times_pterr2_q1,
        address2 => p_dr2max_times_pterr2_address2,
        ce2 => p_dr2max_times_pterr2_ce2,
        q2 => p_dr2max_times_pterr2_q2);

    grp_dr2_plus_dpt_int_cap_fu_2385 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2385_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2385_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2385_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2395 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2395_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2395_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2395_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2405 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2405_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2405_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2405_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2415 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2415_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2415_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2415_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2425 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2425_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2425_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2425_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2435 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2435_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2435_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2435_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2445 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2445_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2445_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2445_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2455 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2455_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2455_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2455_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2465 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2465_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2465_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2465_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2475 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2475_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2475_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2475_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2485 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2485_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2485_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2485_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2495 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2495_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2495_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2495_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2505 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2505_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2505_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2505_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2515 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2515_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2515_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2515_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2525 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2525_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2525_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2525_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2535 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2535_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2535_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2535_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2545 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2545_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2545_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2545_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2555 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2555_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2555_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2555_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2565 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2565_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2565_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2565_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2575 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2575_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2575_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2575_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2585 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2585_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2585_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2585_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2595 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2595_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2595_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2595_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2605 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2605_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2605_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2605_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_2615 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_2615_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_2615_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_2615_ap_ce);

    grp_dr2_int_cap_14_s_fu_2625 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2625_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2625_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2625_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2625_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2625_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2625_ap_ce);

    grp_dr2_int_cap_14_s_fu_2637 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2637_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2637_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2637_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2637_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2637_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2637_ap_ce);

    grp_dr2_int_cap_14_s_fu_2649 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2649_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2649_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2649_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2649_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2649_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2649_ap_ce);

    grp_dr2_int_cap_14_s_fu_2661 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2661_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2661_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2661_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2661_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2661_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2661_ap_ce);

    grp_dr2_int_cap_14_s_fu_2673 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2673_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2673_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2673_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2673_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2673_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2673_ap_ce);

    grp_dr2_int_cap_14_s_fu_2685 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2685_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2685_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2685_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2685_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2685_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2685_ap_ce);

    grp_dr2_int_cap_14_s_fu_2697 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2697_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2697_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2697_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2697_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2697_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2697_ap_ce);

    grp_dr2_int_cap_14_s_fu_2709 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2709_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2709_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2709_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2709_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2709_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2709_ap_ce);

    grp_dr2_int_cap_14_s_fu_2721 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2721_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2721_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2721_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2721_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2721_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2721_ap_ce);

    grp_dr2_int_cap_14_s_fu_2733 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2733_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2733_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2733_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2733_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2733_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2733_ap_ce);

    grp_dr2_int_cap_14_s_fu_2745 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2745_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2745_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2745_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2745_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2745_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2745_ap_ce);

    grp_dr2_int_cap_14_s_fu_2757 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2757_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2757_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2757_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2757_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2757_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2757_ap_ce);

    grp_dr2_int_cap_14_s_fu_2769 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2769_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2769_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2769_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2769_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2769_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2769_ap_ce);

    grp_dr2_int_cap_14_s_fu_2781 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2781_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2781_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2781_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2781_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2781_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2781_ap_ce);

    grp_dr2_int_cap_14_s_fu_2793 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2793_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2793_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2793_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2793_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2793_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2793_ap_ce);

    grp_dr2_int_cap_14_s_fu_2805 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2805_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2805_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2805_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2805_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2805_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2805_ap_ce);

    grp_dr2_int_cap_14_s_fu_2817 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2817_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2817_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2817_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2817_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2817_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2817_ap_ce);

    grp_dr2_int_cap_14_s_fu_2829 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2829_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2829_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2829_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2829_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2829_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2829_ap_ce);

    grp_dr2_int_cap_14_s_fu_2841 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2841_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2841_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2841_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2841_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2841_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2841_ap_ce);

    grp_dr2_int_cap_14_s_fu_2853 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2853_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2853_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2853_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2853_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2853_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2853_ap_ce);

    grp_dr2_int_cap_14_s_fu_2865 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2865_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2865_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2865_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2865_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2865_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2865_ap_ce);

    grp_dr2_int_cap_14_s_fu_2877 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2877_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2877_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2877_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2877_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2877_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2877_ap_ce);

    grp_dr2_int_cap_14_s_fu_2889 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2889_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2889_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2889_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2889_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2889_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2889_ap_ce);

    grp_dr2_int_cap_14_s_fu_2901 : component dr2_int_cap_14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_14_s_fu_2901_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_2901_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_2901_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_2901_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_2901_ap_return,
        ap_ce => grp_dr2_int_cap_14_s_fu_2901_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_1956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_1_reg_8477 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_1956 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_1956 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_1956;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_1967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_2_reg_8481 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_1967 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_1967 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_1967;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_3_reg_8485 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_1978 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_1978 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_1978;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_1989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_4_reg_8489 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_1989 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_1989 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_1989;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2000_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_5_reg_8493 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2000 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2000 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2000;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2011_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_6_reg_8497 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2011 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2011 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2011;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_7_reg_8501 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2022 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2022 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2022;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_8_reg_8505 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2033 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2033 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2033;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_9_reg_8509 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2044 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2044 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2044;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_10_reg_8527 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2055 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2055 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2055;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_1_reg_7861 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_966 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_966 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_966;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_1_reg_8531 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2066 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2066 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2066;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2077_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_2_reg_8535 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2077 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2077 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2077;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2088_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_3_reg_8539 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2088 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2088 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2088;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_4_reg_8543 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2099 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2099 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2099;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_5_reg_8547 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2110 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2110 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2110;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_6_reg_8551 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2121 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2121 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2121;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_7_reg_8555 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2132 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2132 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2132;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_8_reg_8559 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2143 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2143 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2143;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_9_reg_8563 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2154 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2154 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2154;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_11_reg_8581 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2165 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2165 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2165;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_977_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_2_reg_7865 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_977 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_977 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_977;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_1_reg_8585 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2176 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2176 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2176;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_2_reg_8589 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2187 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2187 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2187;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_3_reg_8593 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2198 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2198 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2198;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_4_reg_8597 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2209 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2209 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2209;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_5_reg_8601 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2220 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2220 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2220;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_6_reg_8605 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2231 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2231 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2231;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_7_reg_8609 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2242 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2242 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2242;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_8_reg_8613 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2253 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2253 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2253;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_9_reg_8617 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2264 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2264 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2264;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_12_reg_8635 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2275 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2275 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2275;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_3_reg_7869 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_988 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_988 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_988;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_1_reg_8639 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2286 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2286 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2286;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_2_reg_8643 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2297 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2297 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2297;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_3_reg_8647 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2308 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2308 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2308;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_4_reg_8651 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2319 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2319 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2319;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_5_reg_8655 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2330 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2330 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2330;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_6_reg_8659 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2341 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2341 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2341;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_7_reg_8663 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2352 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2352 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2352;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_8_reg_8667 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2363 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2363 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2363;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_13_9_reg_8671 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2374 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2374 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2374;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_reg_7857 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_955 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_955 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_955;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_4_reg_7873 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_999 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_999 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_999;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_5_reg_7877 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1010 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1010 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1010;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_6_reg_7881 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1021 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1021 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1021;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1032_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_7_reg_7885 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1032 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1032 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1032;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_8_reg_7889 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1043 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1043 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1043;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_9_reg_7893 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1054 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1054 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1054;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_reg_7897 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1065 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1065 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1065;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_1_reg_7821 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_856 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_856 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_856;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_1_reg_7901 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1076 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1076 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1076;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1087_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_2_reg_7905 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1087 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1087 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1087;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_3_reg_7909 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1098 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1098 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1098;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1109 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1109 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1109;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1120 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1120 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1120;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1131 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1131 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1131;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1142 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1142 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1142;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1153 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1153 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1153;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1164 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1164 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1164;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1175 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1175 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1175;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_2_reg_7825 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_867 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_867 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_867;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1186 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1186 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1186;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1197 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1197 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1197;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1208 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1208 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1208;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1219 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1219 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1219;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1230 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1230 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1230;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1241 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1241 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1241;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1252 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1252 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1252;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1263 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1263 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1263;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1274 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1274 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1274;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1285 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1285 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1285;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_3_reg_7829 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_878 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_878 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_878;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1296 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1296 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1296;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1307 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1307 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1307;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1318 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1318 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1318;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1329 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1329 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1329;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1340 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1340 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1340;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1351 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1351 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1351;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1362 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1362 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1362;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_8_reg_8181 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1373 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1373 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1373;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_9_reg_8185 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1384 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1384 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1384;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_reg_8203 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1395 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1395 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1395;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_4_reg_7833 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_889 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_889 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_889;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_1_reg_8207 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1406 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1406 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1406;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_2_reg_8211 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1417 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1417 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1417;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_3_reg_8215 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1428 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1428 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1428;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_4_reg_8219 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1439 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1439 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1439;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_5_reg_8223 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1450 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1450 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1450;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_6_reg_8227 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1461 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1461 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1461;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_7_reg_8231 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1472 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1472 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1472;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_8_reg_8235 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1483 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1483 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1483;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_9_reg_8239 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1494 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1494 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1494;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_reg_8257 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1505 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1505 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1505;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_5_reg_7837 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_900 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_900 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_900;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_1_reg_8261 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1516 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1516 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1516;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_2_reg_8265 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1527 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1527 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1527;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_3_reg_8269 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1538 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1538 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1538;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_4_reg_8273 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1549 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1549 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1549;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_5_reg_8277 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1560 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1560 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1560;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_6_reg_8281 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1571 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1571 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1571;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_7_reg_8285 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1582 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1582 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1582;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_8_reg_8289 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1593 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1593 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1593;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_9_reg_8293 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1604 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1604 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1604;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_reg_8311 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1615 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1615 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1615;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_6_reg_7841 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_911 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_911 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_911;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_1_reg_8315 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1626 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1626 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1626;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_2_reg_8319 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1637 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1637 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1637;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_3_reg_8323 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1648 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1648 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1648;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_4_reg_8327 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1659 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1659 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1659;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_5_reg_8331 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1670 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1670 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1670;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_6_reg_8335 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1681 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1681 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1681;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_7_reg_8339 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1692 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1692 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1692;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1703_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_8_reg_8343 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1703 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1703 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1703;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_9_reg_8347 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1714 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1714 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1714;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_reg_8365 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1725 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1725 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1725;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_7_reg_7845 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_922 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_922 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_922;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_1_reg_8369 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1736 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1736 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1736;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_2_reg_8373 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1747 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1747 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1747;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_3_reg_8377 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1758 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1758 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1758;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_4_reg_8381 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1769 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1769 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1769;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_5_reg_8385 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1780 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1780 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1780;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_6_reg_8389 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1791 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1791 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1791;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_7_reg_8393 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1802 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1802 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1802;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_8_reg_8397 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1813 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1813 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1813;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_9_reg_8401 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1824 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1824 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1824;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_1835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_reg_8419 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_1835 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_1835 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_1835;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_8_reg_7849 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_933 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_933 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_933;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_1_reg_8423 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_1846 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_1846 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_1846;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_1857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_2_reg_8427 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_1857 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_1857 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_1857;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_1868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_3_reg_8431 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_1868 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_1868 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_1868;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_1879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_4_reg_8435 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_1879 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_1879 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_1879;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_1890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_5_reg_8439 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_1890 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_1890 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_1890;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_1901_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_6_reg_8443 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_1901 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_1901 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_1901;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_1912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_7_reg_8447 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_1912 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_1912 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_1912;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_1923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_8_reg_8451 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_1923 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_1923 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_1923;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_1934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_9_9_reg_8455 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_1934 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_1934 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_1934;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_1945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_s_reg_8473 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_1945 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_1945 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_1945;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_9_reg_7853 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_944 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_944 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_944;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_s_reg_7817 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_845 <= ap_const_lv12_EC4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_845 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_845;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_100_reg_1956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_1_reg_8477_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_100_reg_1956 <= op2_V_assign_0_10_1_reg_9732;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_100_reg_1956 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_1956;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_101_reg_1967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_2_reg_8481_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_101_reg_1967 <= op2_V_assign_0_10_2_reg_9737;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_101_reg_1967 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_1967;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_102_reg_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_3_reg_8485_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_102_reg_1978 <= op2_V_assign_0_10_3_reg_9742;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_102_reg_1978 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_1978;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_103_reg_1989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_4_reg_8489_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_103_reg_1989 <= op2_V_assign_0_10_4_reg_9747;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_103_reg_1989 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_1989;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_104_reg_2000_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_5_reg_8493_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_104_reg_2000 <= op2_V_assign_0_10_5_reg_9752;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_104_reg_2000 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2000;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_105_reg_2011_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_6_reg_8497_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_105_reg_2011 <= op2_V_assign_0_10_6_reg_9757;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_105_reg_2011 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2011;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_106_reg_2022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_7_reg_8501_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_106_reg_2022 <= op2_V_assign_0_10_7_reg_9762;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_106_reg_2022 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2022;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_107_reg_2033_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_8_reg_8505_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_107_reg_2033 <= op2_V_assign_0_10_8_reg_9767;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_107_reg_2033 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2033;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_108_reg_2044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_9_reg_8509_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_108_reg_2044 <= op2_V_assign_0_10_9_reg_9772;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_108_reg_2044 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2044;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_109_reg_2055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_reg_8527_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_109_reg_2055 <= op2_V_assign_0_11_reg_9777;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_109_reg_2055 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2055;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_10_reg_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_1_reg_7861 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_10_reg_966 <= op2_V_assign_0_1_1_reg_9282;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_10_reg_966 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_966;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_110_reg_2066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_1_reg_8531_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_110_reg_2066 <= op2_V_assign_0_11_1_reg_9782;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_110_reg_2066 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2066;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_111_reg_2077_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_2_reg_8535_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_111_reg_2077 <= op2_V_assign_0_11_2_reg_9787;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_111_reg_2077 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2077;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_112_reg_2088_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_3_reg_8539_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_112_reg_2088 <= op2_V_assign_0_11_3_reg_9792;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_112_reg_2088 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2088;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_113_reg_2099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_4_reg_8543_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_113_reg_2099 <= op2_V_assign_0_11_4_reg_9797;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_113_reg_2099 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2099;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_114_reg_2110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_5_reg_8547_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_114_reg_2110 <= op2_V_assign_0_11_5_reg_9802;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_114_reg_2110 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2110;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_115_reg_2121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_6_reg_8551_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_115_reg_2121 <= op2_V_assign_0_11_6_reg_9807;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_115_reg_2121 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2121;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_116_reg_2132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_7_reg_8555_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_116_reg_2132 <= op2_V_assign_0_11_7_reg_9812;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_116_reg_2132 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2132;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_117_reg_2143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_8_reg_8559_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_117_reg_2143 <= op2_V_assign_0_11_8_reg_9817;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_117_reg_2143 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2143;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_118_reg_2154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_9_reg_8563_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_118_reg_2154 <= op2_V_assign_0_11_9_reg_9822;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_118_reg_2154 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2154;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_11_reg_977_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_2_reg_7865 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_11_reg_977 <= op2_V_assign_0_1_2_reg_9287;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_11_reg_977 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_977;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_12_reg_988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_3_reg_7869 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_12_reg_988 <= op2_V_assign_0_1_3_reg_9292;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_12_reg_988 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_988;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_139_reg_955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_reg_7857 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_139_reg_955 <= op2_V_assign_0_1_reg_9277;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_139_reg_955 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_955;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_13_reg_999_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_4_reg_7873 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_13_reg_999 <= op2_V_assign_0_1_4_reg_9297;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_13_reg_999 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_999;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_14_reg_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_5_reg_7877 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_14_reg_1010 <= op2_V_assign_0_1_5_reg_9302;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_14_reg_1010 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1010;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_15_reg_1021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_6_reg_7881 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_15_reg_1021 <= op2_V_assign_0_1_6_reg_9307;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_15_reg_1021 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1021;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_16_reg_1032_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_7_reg_7885 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_16_reg_1032 <= op2_V_assign_0_1_7_reg_9312;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_16_reg_1032 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1032;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_17_reg_1043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_8_reg_7889 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_17_reg_1043 <= op2_V_assign_0_1_8_reg_9317;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_17_reg_1043 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1043;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_18_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_1_9_reg_7893 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_18_reg_1054 <= op2_V_assign_0_1_9_reg_9322;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_18_reg_1054 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1054;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_19_reg_1065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_2_reg_7897 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_19_reg_1065 <= op2_V_assign_0_2_reg_9327;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_19_reg_1065 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1065;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_1_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_1_reg_7821 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_1_reg_856 <= op2_V_assign_0_0_1_reg_9232;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_1_reg_856 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_856;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_20_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_2_1_reg_7901 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_20_reg_1076 <= op2_V_assign_0_2_1_reg_9332;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_20_reg_1076 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1076;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_21_reg_1087_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_2_2_reg_7905 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_21_reg_1087 <= op2_V_assign_0_2_2_reg_9337;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_21_reg_1087 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1087;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_22_reg_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_2_3_reg_7909 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_22_reg_1098 <= op2_V_assign_0_2_3_reg_9342;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_22_reg_1098 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1098;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_23_reg_1109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_23_reg_1109 <= op2_V_assign_0_2_4_reg_9347;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_23_reg_1109 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1109;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_24_reg_1120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_24_reg_1120 <= op2_V_assign_0_2_5_reg_9352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_24_reg_1120 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1120;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_25_reg_1131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_25_reg_1131 <= op2_V_assign_0_2_6_reg_9357;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_25_reg_1131 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1131;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_26_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_26_reg_1142 <= op2_V_assign_0_2_7_reg_9362;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_26_reg_1142 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1142;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_27_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_27_reg_1153 <= op2_V_assign_0_2_8_reg_9367;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_27_reg_1153 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1153;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_28_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_28_reg_1164 <= op2_V_assign_0_2_9_reg_9372;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_28_reg_1164 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1164;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_29_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_29_reg_1175 <= op2_V_assign_0_3_reg_9377;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_29_reg_1175 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1175;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_2_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_2_reg_7825 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_2_reg_867 <= op2_V_assign_0_0_2_reg_9237;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_2_reg_867 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_867;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_30_reg_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_30_reg_1186 <= op2_V_assign_0_3_1_reg_9382;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_30_reg_1186 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1186;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_31_reg_1197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_31_reg_1197 <= op2_V_assign_0_3_2_reg_9387;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_31_reg_1197 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1197;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_32_reg_1208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_32_reg_1208 <= op2_V_assign_0_3_3_reg_9392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_32_reg_1208 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1208;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_33_reg_1219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_33_reg_1219 <= op2_V_assign_0_3_4_reg_9397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_33_reg_1219 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1219;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_34_reg_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_34_reg_1230 <= op2_V_assign_0_3_5_reg_9402;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_34_reg_1230 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1230;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_35_reg_1241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_35_reg_1241 <= op2_V_assign_0_3_6_reg_9407;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_35_reg_1241 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1241;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_36_reg_1252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_36_reg_1252 <= op2_V_assign_0_3_7_reg_9412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_36_reg_1252 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1252;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_37_reg_1263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_37_reg_1263 <= op2_V_assign_0_3_8_reg_9417;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_37_reg_1263 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1263;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_38_reg_1274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_38_reg_1274 <= op2_V_assign_0_3_9_reg_9422;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_38_reg_1274 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1274;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_39_reg_1285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_39_reg_1285 <= op2_V_assign_0_4_reg_9427;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_39_reg_1285 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1285;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_3_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_3_reg_7829 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_3_reg_878 <= op2_V_assign_0_0_3_reg_9242;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_3_reg_878 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_878;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_40_reg_1296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_40_reg_1296 <= op2_V_assign_0_4_1_reg_9432;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_40_reg_1296 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1296;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_41_reg_1307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_41_reg_1307 <= op2_V_assign_0_4_2_reg_9437;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_41_reg_1307 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1307;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_42_reg_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_42_reg_1318 <= op2_V_assign_0_4_3_reg_9442;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_42_reg_1318 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1318;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_43_reg_1329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_43_reg_1329 <= op2_V_assign_0_4_4_reg_9447;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_43_reg_1329 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1329;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_44_reg_1340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_44_reg_1340 <= op2_V_assign_0_4_5_reg_9452;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_44_reg_1340 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1340;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_45_reg_1351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_45_reg_1351 <= op2_V_assign_0_4_6_reg_9457;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_45_reg_1351 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1351;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_46_reg_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_46_reg_1362 <= op2_V_assign_0_4_7_reg_9462;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_46_reg_1362 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1362;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_47_reg_1373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_4_8_reg_8181_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_47_reg_1373 <= op2_V_assign_0_4_8_reg_9467;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_47_reg_1373 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1373;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_48_reg_1384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_4_9_reg_8185_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_48_reg_1384 <= op2_V_assign_0_4_9_reg_9472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_48_reg_1384 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1384;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_49_reg_1395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_reg_8203_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_49_reg_1395 <= op2_V_assign_0_5_reg_9477;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_49_reg_1395 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1395;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_4_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_4_reg_7833 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_4_reg_889 <= op2_V_assign_0_0_4_reg_9247;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_4_reg_889 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_50_reg_1406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_1_reg_8207_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_50_reg_1406 <= op2_V_assign_0_5_1_reg_9482;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_50_reg_1406 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1406;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_51_reg_1417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_2_reg_8211_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_51_reg_1417 <= op2_V_assign_0_5_2_reg_9487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_51_reg_1417 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1417;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_52_reg_1428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_3_reg_8215_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_52_reg_1428 <= op2_V_assign_0_5_3_reg_9492;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_52_reg_1428 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1428;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_53_reg_1439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_4_reg_8219_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_53_reg_1439 <= op2_V_assign_0_5_4_reg_9497;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_53_reg_1439 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1439;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_54_reg_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_5_reg_8223_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_54_reg_1450 <= op2_V_assign_0_5_5_reg_9502;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_54_reg_1450 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1450;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_55_reg_1461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_6_reg_8227_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_55_reg_1461 <= op2_V_assign_0_5_6_reg_9507;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_55_reg_1461 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1461;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_56_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_7_reg_8231_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_56_reg_1472 <= op2_V_assign_0_5_7_reg_9512;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_56_reg_1472 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1472;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_57_reg_1483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_8_reg_8235_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_57_reg_1483 <= op2_V_assign_0_5_8_reg_9517;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_57_reg_1483 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1483;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_58_reg_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_5_9_reg_8239_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_58_reg_1494 <= op2_V_assign_0_5_9_reg_9522;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_58_reg_1494 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1494;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_59_reg_1505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_reg_8257_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_59_reg_1505 <= op2_V_assign_0_6_reg_9527;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_59_reg_1505 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1505;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_5_reg_900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_5_reg_7837 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_5_reg_900 <= op2_V_assign_0_0_5_reg_9252;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_5_reg_900 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_900;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_60_reg_1516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_1_reg_8261_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_60_reg_1516 <= op2_V_assign_0_6_1_reg_9532;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_60_reg_1516 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1516;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_61_reg_1527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_2_reg_8265_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_61_reg_1527 <= op2_V_assign_0_6_2_reg_9537;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_61_reg_1527 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1527;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_62_reg_1538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_3_reg_8269_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_62_reg_1538 <= op2_V_assign_0_6_3_reg_9542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_62_reg_1538 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1538;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_63_reg_1549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_4_reg_8273_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_63_reg_1549 <= op2_V_assign_0_6_4_reg_9547;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_63_reg_1549 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1549;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_64_reg_1560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_5_reg_8277_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_64_reg_1560 <= op2_V_assign_0_6_5_reg_9552;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_64_reg_1560 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1560;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_65_reg_1571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_6_reg_8281_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_65_reg_1571 <= op2_V_assign_0_6_6_reg_9557;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_65_reg_1571 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1571;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_66_reg_1582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_7_reg_8285_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_66_reg_1582 <= op2_V_assign_0_6_7_reg_9562;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_66_reg_1582 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1582;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_67_reg_1593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_8_reg_8289_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_67_reg_1593 <= op2_V_assign_0_6_8_reg_9567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_67_reg_1593 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1593;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_68_reg_1604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_6_9_reg_8293_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_68_reg_1604 <= op2_V_assign_0_6_9_reg_9572;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_68_reg_1604 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1604;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_69_reg_1615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_reg_8311_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_69_reg_1615 <= op2_V_assign_0_7_reg_9577;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_69_reg_1615 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1615;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_6_reg_911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_6_reg_7841 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_6_reg_911 <= op2_V_assign_0_0_6_reg_9257;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_6_reg_911 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_911;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_70_reg_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_1_reg_8315_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_70_reg_1626 <= op2_V_assign_0_7_1_reg_9582;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_70_reg_1626 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1626;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_71_reg_1637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_2_reg_8319_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_71_reg_1637 <= op2_V_assign_0_7_2_reg_9587;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_71_reg_1637 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1637;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_72_reg_1648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_3_reg_8323_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_72_reg_1648 <= op2_V_assign_0_7_3_reg_9592;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_72_reg_1648 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1648;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_73_reg_1659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_4_reg_8327_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_73_reg_1659 <= op2_V_assign_0_7_4_reg_9597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_73_reg_1659 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1659;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_74_reg_1670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_5_reg_8331_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_74_reg_1670 <= op2_V_assign_0_7_5_reg_9602;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_74_reg_1670 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1670;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_75_reg_1681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_6_reg_8335_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_75_reg_1681 <= op2_V_assign_0_7_6_reg_9607;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_75_reg_1681 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1681;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_76_reg_1692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_7_reg_8339_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_76_reg_1692 <= op2_V_assign_0_7_7_reg_9612;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_76_reg_1692 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1692;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_77_reg_1703_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_8_reg_8343_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_77_reg_1703 <= op2_V_assign_0_7_8_reg_9617;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_77_reg_1703 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1703;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_78_reg_1714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_9_reg_8347_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_78_reg_1714 <= op2_V_assign_0_7_9_reg_9622;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_78_reg_1714 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1714;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_79_reg_1725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_reg_8365_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_79_reg_1725 <= op2_V_assign_0_8_reg_9627;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_79_reg_1725 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1725;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_7_reg_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_7_reg_7845 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_7_reg_922 <= op2_V_assign_0_0_7_reg_9262;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_7_reg_922 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_922;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_80_reg_1736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_1_reg_8369_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_80_reg_1736 <= op2_V_assign_0_8_1_reg_9632;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_80_reg_1736 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1736;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_81_reg_1747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_2_reg_8373_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_81_reg_1747 <= op2_V_assign_0_8_2_reg_9637;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_81_reg_1747 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1747;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_82_reg_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_3_reg_8377_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_82_reg_1758 <= op2_V_assign_0_8_3_reg_9642;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_82_reg_1758 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1758;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_83_reg_1769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_4_reg_8381_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_83_reg_1769 <= op2_V_assign_0_8_4_reg_9647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_83_reg_1769 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1769;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_84_reg_1780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_5_reg_8385_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_84_reg_1780 <= op2_V_assign_0_8_5_reg_9652;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_84_reg_1780 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1780;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_85_reg_1791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_6_reg_8389_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_85_reg_1791 <= op2_V_assign_0_8_6_reg_9657;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_85_reg_1791 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1791;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_86_reg_1802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_7_reg_8393_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_86_reg_1802 <= op2_V_assign_0_8_7_reg_9662;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_86_reg_1802 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1802;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_87_reg_1813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_8_reg_8397_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_87_reg_1813 <= op2_V_assign_0_8_8_reg_9667;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_87_reg_1813 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1813;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_88_reg_1824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_9_reg_8401_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_88_reg_1824 <= op2_V_assign_0_8_9_reg_9672;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_88_reg_1824 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1824;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_89_reg_1835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_reg_8419_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_89_reg_1835 <= op2_V_assign_0_9_reg_9677;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_89_reg_1835 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_1835;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_8_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_8_reg_7849 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_8_reg_933 <= op2_V_assign_0_0_8_reg_9267;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_8_reg_933 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_933;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_90_reg_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_1_reg_8423_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_90_reg_1846 <= op2_V_assign_0_9_1_reg_9682;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_90_reg_1846 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_1846;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_91_reg_1857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_2_reg_8427_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_91_reg_1857 <= op2_V_assign_0_9_2_reg_9687;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_91_reg_1857 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_1857;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_92_reg_1868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_3_reg_8431_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_92_reg_1868 <= op2_V_assign_0_9_3_reg_9692;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_92_reg_1868 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_1868;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_93_reg_1879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_4_reg_8435_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_93_reg_1879 <= op2_V_assign_0_9_4_reg_9697;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_93_reg_1879 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_1879;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_94_reg_1890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_5_reg_8439_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_94_reg_1890 <= op2_V_assign_0_9_5_reg_9702;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_94_reg_1890 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_1890;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_95_reg_1901_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_6_reg_8443_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_95_reg_1901 <= op2_V_assign_0_9_6_reg_9707;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_95_reg_1901 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_1901;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_96_reg_1912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_7_reg_8447_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_96_reg_1912 <= op2_V_assign_0_9_7_reg_9712;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_96_reg_1912 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_1912;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_97_reg_1923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_8_reg_8451_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_97_reg_1923 <= op2_V_assign_0_9_8_reg_9717;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_97_reg_1923 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_1923;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_98_reg_1934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_9_reg_8455_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_98_reg_1934 <= op2_V_assign_0_9_9_reg_9722;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_98_reg_1934 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_1934;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_99_reg_1945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_s_reg_8473_pp0_iter1_reg = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_99_reg_1945 <= op2_V_assign_0_10_reg_9727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_99_reg_1945 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_1945;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_9_reg_944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_29_0_9_reg_7853 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_9_reg_944 <= op2_V_assign_0_0_9_reg_9272;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_9_reg_944 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_944;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_calo_track_drval_cut_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2193)) then
                if ((tmp_s_reg_7817 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_reg_845 <= op2_V_assign_reg_9227;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_calo_track_drval_cut_reg_845 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_845;
                end if;
            end if; 
        end if;
    end process;

    reg_3105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    reg_3105 <= p_dr2max_times_pterr2_q0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    reg_3105 <= p_dr2max_times_pterr2_q1;
                end if;
            end if; 
        end if;
    end process;

    reg_3110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    reg_3110 <= p_dr2max_times_pterr2_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    reg_3110 <= p_dr2max_times_pterr2_q2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_119_reg_2165 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2165;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_120_reg_2176 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2176;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_121_reg_2187 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2187;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_122_reg_2198 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2198;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_123_reg_2209 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2209;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_124_reg_2220 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2220;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_125_reg_2231 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2231;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_126_reg_2242 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2242;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_127_reg_2253 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2253;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_128_reg_2264 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2264;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_129_reg_2275 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2275;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_130_reg_2286 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2286;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_131_reg_2297 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2297;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_132_reg_2308 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2308;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_133_reg_2319 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2319;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_134_reg_2330 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2330;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_135_reg_2341 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2341;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_136_reg_2352 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2352;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_137_reg_2363 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2363;
                ap_phi_reg_pp0_iter2_calo_track_drval_cut_138_reg_2374 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2374;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_calo_0_hwPt_V_read <= calo_0_hwPt_V_read;
                ap_port_reg_calo_1_hwPt_V_read <= calo_1_hwPt_V_read;
                ap_port_reg_calo_2_hwPt_V_read <= calo_2_hwPt_V_read;
                ap_port_reg_calo_3_hwPt_V_read <= calo_3_hwPt_V_read;
                ap_port_reg_calo_4_hwPt_V_read <= calo_4_hwPt_V_read;
                ap_port_reg_calo_5_hwPt_V_read <= calo_5_hwPt_V_read;
                ap_port_reg_calo_6_hwPt_V_read <= calo_6_hwPt_V_read;
                ap_port_reg_calo_7_hwPt_V_read <= calo_7_hwPt_V_read;
                ap_port_reg_calo_8_hwPt_V_read <= calo_8_hwPt_V_read;
                ap_port_reg_calo_9_hwPt_V_read <= calo_9_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwEta_V_read <= track_10_hwEta_V_read;
                ap_port_reg_track_10_hwPhi_V_read <= track_10_hwPhi_V_read;
                ap_port_reg_track_10_hwPtErr_V_read <= track_10_hwPtErr_V_read;
                ap_port_reg_track_10_hwPt_V_read <= track_10_hwPt_V_read;
                ap_port_reg_track_11_hwEta_V_read <= track_11_hwEta_V_read;
                ap_port_reg_track_11_hwPhi_V_read <= track_11_hwPhi_V_read;
                ap_port_reg_track_11_hwPtErr_V_read <= track_11_hwPtErr_V_read;
                ap_port_reg_track_11_hwPt_V_read <= track_11_hwPt_V_read;
                ap_port_reg_track_12_hwEta_V_read <= track_12_hwEta_V_read;
                ap_port_reg_track_12_hwPhi_V_read <= track_12_hwPhi_V_read;
                ap_port_reg_track_12_hwPtErr_V_read <= track_12_hwPtErr_V_read;
                ap_port_reg_track_12_hwPt_V_read <= track_12_hwPt_V_read;
                ap_port_reg_track_13_hwEta_V_read <= track_13_hwEta_V_read;
                ap_port_reg_track_13_hwPhi_V_read <= track_13_hwPhi_V_read;
                ap_port_reg_track_13_hwPtErr_V_read <= track_13_hwPtErr_V_read;
                ap_port_reg_track_13_hwPt_V_read <= track_13_hwPt_V_read;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwEta_V_read <= track_3_hwEta_V_read;
                ap_port_reg_track_3_hwPhi_V_read <= track_3_hwPhi_V_read;
                ap_port_reg_track_3_hwPtErr_V_read <= track_3_hwPtErr_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwEta_V_read <= track_4_hwEta_V_read;
                ap_port_reg_track_4_hwPhi_V_read <= track_4_hwPhi_V_read;
                ap_port_reg_track_4_hwPtErr_V_read <= track_4_hwPtErr_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwEta_V_read <= track_5_hwEta_V_read;
                ap_port_reg_track_5_hwPhi_V_read <= track_5_hwPhi_V_read;
                ap_port_reg_track_5_hwPtErr_V_read <= track_5_hwPtErr_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwEta_V_read <= track_6_hwEta_V_read;
                ap_port_reg_track_6_hwPhi_V_read <= track_6_hwPhi_V_read;
                ap_port_reg_track_6_hwPtErr_V_read <= track_6_hwPtErr_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwEta_V_read <= track_7_hwEta_V_read;
                ap_port_reg_track_7_hwPhi_V_read <= track_7_hwPhi_V_read;
                ap_port_reg_track_7_hwPtErr_V_read <= track_7_hwPtErr_V_read;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwEta_V_read <= track_8_hwEta_V_read;
                ap_port_reg_track_8_hwPhi_V_read <= track_8_hwPhi_V_read;
                ap_port_reg_track_8_hwPtErr_V_read <= track_8_hwPtErr_V_read;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwEta_V_read <= track_9_hwEta_V_read;
                ap_port_reg_track_9_hwPhi_V_read <= track_9_hwPhi_V_read;
                ap_port_reg_track_9_hwPtErr_V_read <= track_9_hwPtErr_V_read;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                calo_0_hwEta_V_read_4_reg_6775 <= calo_0_hwEta_V_read;
                calo_0_hwPhi_V_read_4_reg_6615 <= calo_0_hwPhi_V_read;
                calo_1_hwEta_V_read_4_reg_6759 <= calo_1_hwEta_V_read;
                calo_1_hwPhi_V_read_4_reg_6599 <= calo_1_hwPhi_V_read;
                calo_2_hwEta_V_read_4_reg_6743 <= calo_2_hwEta_V_read;
                calo_2_hwPhi_V_read_4_reg_6583 <= calo_2_hwPhi_V_read;
                calo_3_hwEta_V_read_4_reg_6727 <= calo_3_hwEta_V_read;
                calo_3_hwPhi_V_read_4_reg_6567 <= calo_3_hwPhi_V_read;
                calo_4_hwEta_V_read_4_reg_6711 <= calo_4_hwEta_V_read;
                calo_4_hwPhi_V_read_4_reg_6551 <= calo_4_hwPhi_V_read;
                calo_5_hwEta_V_read_4_reg_6695 <= calo_5_hwEta_V_read;
                calo_5_hwPhi_V_read_4_reg_6535 <= calo_5_hwPhi_V_read;
                calo_6_hwEta_V_read_4_reg_6679 <= calo_6_hwEta_V_read;
                calo_6_hwPhi_V_read_4_reg_6519 <= calo_6_hwPhi_V_read;
                calo_7_hwEta_V_read_4_reg_6663 <= calo_7_hwEta_V_read;
                calo_7_hwPhi_V_read_4_reg_6503 <= calo_7_hwPhi_V_read;
                calo_8_hwEta_V_read_4_reg_6647 <= calo_8_hwEta_V_read;
                calo_8_hwPhi_V_read_4_reg_6487 <= calo_8_hwPhi_V_read;
                calo_9_hwEta_V_read_4_reg_6631 <= calo_9_hwEta_V_read;
                calo_9_hwPhi_V_read_4_reg_6471 <= calo_9_hwPhi_V_read;
                calo_track_drval_4_7_reg_8675_pp0_iter2_reg <= calo_track_drval_4_7_reg_8675;
                calo_track_drval_4_8_reg_8681_pp0_iter2_reg <= calo_track_drval_4_8_reg_8681;
                calo_track_drval_5_1_reg_8699_pp0_iter2_reg <= calo_track_drval_5_1_reg_8699;
                calo_track_drval_5_2_reg_8705_pp0_iter2_reg <= calo_track_drval_5_2_reg_8705;
                calo_track_drval_5_3_reg_8711_pp0_iter2_reg <= calo_track_drval_5_3_reg_8711;
                calo_track_drval_5_4_reg_8717_pp0_iter2_reg <= calo_track_drval_5_4_reg_8717;
                calo_track_drval_5_5_reg_8723_pp0_iter2_reg <= calo_track_drval_5_5_reg_8723;
                calo_track_drval_5_6_reg_8729_pp0_iter2_reg <= calo_track_drval_5_6_reg_8729;
                calo_track_drval_5_7_reg_8735_pp0_iter2_reg <= calo_track_drval_5_7_reg_8735;
                calo_track_drval_5_8_reg_8741_pp0_iter2_reg <= calo_track_drval_5_8_reg_8741;
                calo_track_drval_5_9_reg_8693_pp0_iter2_reg <= calo_track_drval_5_9_reg_8693;
                calo_track_drval_5_s_reg_8687_pp0_iter2_reg <= calo_track_drval_5_s_reg_8687;
                calo_track_drval_6_1_reg_8759_pp0_iter2_reg <= calo_track_drval_6_1_reg_8759;
                calo_track_drval_6_2_reg_8765_pp0_iter2_reg <= calo_track_drval_6_2_reg_8765;
                calo_track_drval_6_3_reg_8771_pp0_iter2_reg <= calo_track_drval_6_3_reg_8771;
                calo_track_drval_6_4_reg_8777_pp0_iter2_reg <= calo_track_drval_6_4_reg_8777;
                calo_track_drval_6_5_reg_8783_pp0_iter2_reg <= calo_track_drval_6_5_reg_8783;
                calo_track_drval_6_6_reg_8789_pp0_iter2_reg <= calo_track_drval_6_6_reg_8789;
                calo_track_drval_6_7_reg_8795_pp0_iter2_reg <= calo_track_drval_6_7_reg_8795;
                calo_track_drval_6_8_reg_8801_pp0_iter2_reg <= calo_track_drval_6_8_reg_8801;
                calo_track_drval_6_9_reg_8753_pp0_iter2_reg <= calo_track_drval_6_9_reg_8753;
                calo_track_drval_6_s_reg_8747_pp0_iter2_reg <= calo_track_drval_6_s_reg_8747;
                calo_track_drval_7_9_reg_8813_pp0_iter2_reg <= calo_track_drval_7_9_reg_8813;
                calo_track_drval_7_s_reg_8807_pp0_iter2_reg <= calo_track_drval_7_s_reg_8807;
                icmp_reg_6791 <= icmp_fu_3125_p2;
                track_0_hwPtErr_V_r_reg_6466 <= track_0_hwPtErr_V_read;
                track_1_hwPtErr_V_r_reg_6460 <= track_1_hwPtErr_V_read;
                track_2_hwEta_V_rea_reg_6412 <= track_2_hwEta_V_read;
                track_2_hwPhi_V_rea_reg_6370 <= track_2_hwPhi_V_read;
                track_2_hwPtErr_V_r_reg_6454 <= track_2_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                calo_0_hwPt_V_read_3_reg_7801 <= ap_port_reg_calo_0_hwPt_V_read;
                calo_1_hwPt_V_read_3_reg_7785 <= ap_port_reg_calo_1_hwPt_V_read;
                calo_2_hwPt_V_read_3_reg_7769 <= ap_port_reg_calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_3_reg_7753 <= ap_port_reg_calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_3_reg_7737 <= ap_port_reg_calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_3_reg_7721 <= ap_port_reg_calo_5_hwPt_V_read;
                calo_6_hwPt_V_read_3_reg_7705 <= ap_port_reg_calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_3_reg_7689 <= ap_port_reg_calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_3_reg_7673 <= ap_port_reg_calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_3_reg_7657 <= ap_port_reg_calo_9_hwPt_V_read;
                calo_track_drval_2_3_reg_7913_pp0_iter1_reg <= calo_track_drval_2_3_reg_7913;
                calo_track_drval_2_4_reg_7923_pp0_iter1_reg <= calo_track_drval_2_4_reg_7923;
                calo_track_drval_2_5_reg_7933_pp0_iter1_reg <= calo_track_drval_2_5_reg_7933;
                calo_track_drval_2_6_reg_7943_pp0_iter1_reg <= calo_track_drval_2_6_reg_7943;
                calo_track_drval_2_7_reg_7953_pp0_iter1_reg <= calo_track_drval_2_7_reg_7953;
                calo_track_drval_2_8_reg_7963_pp0_iter1_reg <= calo_track_drval_2_8_reg_7963;
                calo_track_drval_3_1_reg_8007_pp0_iter1_reg <= calo_track_drval_3_1_reg_8007;
                calo_track_drval_3_2_reg_8017_pp0_iter1_reg <= calo_track_drval_3_2_reg_8017;
                calo_track_drval_3_3_reg_8027_pp0_iter1_reg <= calo_track_drval_3_3_reg_8027;
                calo_track_drval_3_4_reg_8037_pp0_iter1_reg <= calo_track_drval_3_4_reg_8037;
                calo_track_drval_3_5_reg_8047_pp0_iter1_reg <= calo_track_drval_3_5_reg_8047;
                calo_track_drval_3_6_reg_8057_pp0_iter1_reg <= calo_track_drval_3_6_reg_8057;
                calo_track_drval_3_7_reg_8067_pp0_iter1_reg <= calo_track_drval_3_7_reg_8067;
                calo_track_drval_3_8_reg_8077_pp0_iter1_reg <= calo_track_drval_3_8_reg_8077;
                calo_track_drval_3_9_reg_7997_pp0_iter1_reg <= calo_track_drval_3_9_reg_7997;
                calo_track_drval_3_s_reg_7987_pp0_iter1_reg <= calo_track_drval_3_s_reg_7987;
                calo_track_drval_4_1_reg_8121_pp0_iter1_reg <= calo_track_drval_4_1_reg_8121;
                calo_track_drval_4_2_reg_8131_pp0_iter1_reg <= calo_track_drval_4_2_reg_8131;
                calo_track_drval_4_3_reg_8141_pp0_iter1_reg <= calo_track_drval_4_3_reg_8141;
                calo_track_drval_4_4_reg_8151_pp0_iter1_reg <= calo_track_drval_4_4_reg_8151;
                calo_track_drval_4_5_reg_8161_pp0_iter1_reg <= calo_track_drval_4_5_reg_8161;
                calo_track_drval_4_6_reg_8171_pp0_iter1_reg <= calo_track_drval_4_6_reg_8171;
                calo_track_drval_4_9_reg_8111_pp0_iter1_reg <= calo_track_drval_4_9_reg_8111;
                calo_track_drval_4_s_reg_8101_pp0_iter1_reg <= calo_track_drval_4_s_reg_8101;
                p_032_10_reg_8513 <= p_032_10_fu_4507_p3;
                p_032_11_reg_8567 <= p_032_11_fu_4624_p3;
                p_032_12_reg_8621 <= p_032_12_fu_4742_p3;
                p_032_3_reg_7973 <= p_032_3_fu_3569_p3;
                p_032_4_reg_8087 <= p_032_4_fu_3686_p3;
                p_032_5_reg_8189 <= p_032_5_fu_3803_p3;
                p_032_6_reg_8243 <= p_032_6_fu_3920_p3;
                p_032_7_reg_8297 <= p_032_7_fu_4037_p3;
                p_032_8_reg_8351 <= p_032_8_fu_4154_p3;
                p_032_9_reg_8405 <= p_032_9_fu_4271_p3;
                p_032_s_reg_8459 <= p_032_s_fu_4389_p3;
                tmp_29_0_1_reg_7821 <= tmp_29_0_1_fu_3295_p2;
                tmp_29_0_2_reg_7825 <= tmp_29_0_2_fu_3301_p2;
                tmp_29_0_3_reg_7829 <= tmp_29_0_3_fu_3307_p2;
                tmp_29_0_4_reg_7833 <= tmp_29_0_4_fu_3313_p2;
                tmp_29_0_5_reg_7837 <= tmp_29_0_5_fu_3319_p2;
                tmp_29_0_6_reg_7841 <= tmp_29_0_6_fu_3325_p2;
                tmp_29_0_7_reg_7845 <= tmp_29_0_7_fu_3331_p2;
                tmp_29_0_8_reg_7849 <= tmp_29_0_8_fu_3337_p2;
                tmp_29_0_9_reg_7853 <= tmp_29_0_9_fu_3343_p2;
                tmp_29_10_1_reg_8477 <= tmp_29_10_1_fu_4423_p2;
                tmp_29_10_1_reg_8477_pp0_iter1_reg <= tmp_29_10_1_reg_8477;
                tmp_29_10_2_reg_8481 <= tmp_29_10_2_fu_4429_p2;
                tmp_29_10_2_reg_8481_pp0_iter1_reg <= tmp_29_10_2_reg_8481;
                tmp_29_10_3_reg_8485 <= tmp_29_10_3_fu_4435_p2;
                tmp_29_10_3_reg_8485_pp0_iter1_reg <= tmp_29_10_3_reg_8485;
                tmp_29_10_4_reg_8489 <= tmp_29_10_4_fu_4441_p2;
                tmp_29_10_4_reg_8489_pp0_iter1_reg <= tmp_29_10_4_reg_8489;
                tmp_29_10_5_reg_8493 <= tmp_29_10_5_fu_4447_p2;
                tmp_29_10_5_reg_8493_pp0_iter1_reg <= tmp_29_10_5_reg_8493;
                tmp_29_10_6_reg_8497 <= tmp_29_10_6_fu_4453_p2;
                tmp_29_10_6_reg_8497_pp0_iter1_reg <= tmp_29_10_6_reg_8497;
                tmp_29_10_7_reg_8501 <= tmp_29_10_7_fu_4459_p2;
                tmp_29_10_7_reg_8501_pp0_iter1_reg <= tmp_29_10_7_reg_8501;
                tmp_29_10_8_reg_8505 <= tmp_29_10_8_fu_4465_p2;
                tmp_29_10_8_reg_8505_pp0_iter1_reg <= tmp_29_10_8_reg_8505;
                tmp_29_10_9_reg_8509 <= tmp_29_10_9_fu_4471_p2;
                tmp_29_10_9_reg_8509_pp0_iter1_reg <= tmp_29_10_9_reg_8509;
                tmp_29_10_reg_8527 <= tmp_29_10_fu_4534_p2;
                tmp_29_10_reg_8527_pp0_iter1_reg <= tmp_29_10_reg_8527;
                tmp_29_11_1_reg_8531 <= tmp_29_11_1_fu_4540_p2;
                tmp_29_11_1_reg_8531_pp0_iter1_reg <= tmp_29_11_1_reg_8531;
                tmp_29_11_2_reg_8535 <= tmp_29_11_2_fu_4546_p2;
                tmp_29_11_2_reg_8535_pp0_iter1_reg <= tmp_29_11_2_reg_8535;
                tmp_29_11_3_reg_8539 <= tmp_29_11_3_fu_4552_p2;
                tmp_29_11_3_reg_8539_pp0_iter1_reg <= tmp_29_11_3_reg_8539;
                tmp_29_11_4_reg_8543 <= tmp_29_11_4_fu_4558_p2;
                tmp_29_11_4_reg_8543_pp0_iter1_reg <= tmp_29_11_4_reg_8543;
                tmp_29_11_5_reg_8547 <= tmp_29_11_5_fu_4564_p2;
                tmp_29_11_5_reg_8547_pp0_iter1_reg <= tmp_29_11_5_reg_8547;
                tmp_29_11_6_reg_8551 <= tmp_29_11_6_fu_4570_p2;
                tmp_29_11_6_reg_8551_pp0_iter1_reg <= tmp_29_11_6_reg_8551;
                tmp_29_11_7_reg_8555 <= tmp_29_11_7_fu_4576_p2;
                tmp_29_11_7_reg_8555_pp0_iter1_reg <= tmp_29_11_7_reg_8555;
                tmp_29_11_8_reg_8559 <= tmp_29_11_8_fu_4582_p2;
                tmp_29_11_8_reg_8559_pp0_iter1_reg <= tmp_29_11_8_reg_8559;
                tmp_29_11_9_reg_8563 <= tmp_29_11_9_fu_4588_p2;
                tmp_29_11_9_reg_8563_pp0_iter1_reg <= tmp_29_11_9_reg_8563;
                tmp_29_11_reg_8581 <= tmp_29_11_fu_4652_p2;
                tmp_29_11_reg_8581_pp0_iter1_reg <= tmp_29_11_reg_8581;
                tmp_29_12_1_reg_8585 <= tmp_29_12_1_fu_4658_p2;
                tmp_29_12_1_reg_8585_pp0_iter1_reg <= tmp_29_12_1_reg_8585;
                tmp_29_12_2_reg_8589 <= tmp_29_12_2_fu_4664_p2;
                tmp_29_12_2_reg_8589_pp0_iter1_reg <= tmp_29_12_2_reg_8589;
                tmp_29_12_3_reg_8593 <= tmp_29_12_3_fu_4670_p2;
                tmp_29_12_3_reg_8593_pp0_iter1_reg <= tmp_29_12_3_reg_8593;
                tmp_29_12_4_reg_8597 <= tmp_29_12_4_fu_4676_p2;
                tmp_29_12_4_reg_8597_pp0_iter1_reg <= tmp_29_12_4_reg_8597;
                tmp_29_12_5_reg_8601 <= tmp_29_12_5_fu_4682_p2;
                tmp_29_12_5_reg_8601_pp0_iter1_reg <= tmp_29_12_5_reg_8601;
                tmp_29_12_6_reg_8605 <= tmp_29_12_6_fu_4688_p2;
                tmp_29_12_6_reg_8605_pp0_iter1_reg <= tmp_29_12_6_reg_8605;
                tmp_29_12_7_reg_8609 <= tmp_29_12_7_fu_4694_p2;
                tmp_29_12_7_reg_8609_pp0_iter1_reg <= tmp_29_12_7_reg_8609;
                tmp_29_12_8_reg_8613 <= tmp_29_12_8_fu_4700_p2;
                tmp_29_12_8_reg_8613_pp0_iter1_reg <= tmp_29_12_8_reg_8613;
                tmp_29_12_9_reg_8617 <= tmp_29_12_9_fu_4706_p2;
                tmp_29_12_9_reg_8617_pp0_iter1_reg <= tmp_29_12_9_reg_8617;
                tmp_29_12_reg_8635 <= tmp_29_12_fu_4770_p2;
                tmp_29_12_reg_8635_pp0_iter1_reg <= tmp_29_12_reg_8635;
                tmp_29_13_1_reg_8639 <= tmp_29_13_1_fu_4776_p2;
                tmp_29_13_1_reg_8639_pp0_iter1_reg <= tmp_29_13_1_reg_8639;
                tmp_29_13_2_reg_8643 <= tmp_29_13_2_fu_4782_p2;
                tmp_29_13_2_reg_8643_pp0_iter1_reg <= tmp_29_13_2_reg_8643;
                tmp_29_13_3_reg_8647 <= tmp_29_13_3_fu_4788_p2;
                tmp_29_13_3_reg_8647_pp0_iter1_reg <= tmp_29_13_3_reg_8647;
                tmp_29_13_4_reg_8651 <= tmp_29_13_4_fu_4794_p2;
                tmp_29_13_4_reg_8651_pp0_iter1_reg <= tmp_29_13_4_reg_8651;
                tmp_29_13_5_reg_8655 <= tmp_29_13_5_fu_4800_p2;
                tmp_29_13_5_reg_8655_pp0_iter1_reg <= tmp_29_13_5_reg_8655;
                tmp_29_13_6_reg_8659 <= tmp_29_13_6_fu_4806_p2;
                tmp_29_13_6_reg_8659_pp0_iter1_reg <= tmp_29_13_6_reg_8659;
                tmp_29_13_7_reg_8663 <= tmp_29_13_7_fu_4812_p2;
                tmp_29_13_7_reg_8663_pp0_iter1_reg <= tmp_29_13_7_reg_8663;
                tmp_29_13_8_reg_8667 <= tmp_29_13_8_fu_4818_p2;
                tmp_29_13_8_reg_8667_pp0_iter1_reg <= tmp_29_13_8_reg_8667;
                tmp_29_13_9_reg_8671 <= tmp_29_13_9_fu_4824_p2;
                tmp_29_13_9_reg_8671_pp0_iter1_reg <= tmp_29_13_9_reg_8671;
                tmp_29_1_1_reg_7861 <= tmp_29_1_1_fu_3390_p2;
                tmp_29_1_2_reg_7865 <= tmp_29_1_2_fu_3396_p2;
                tmp_29_1_3_reg_7869 <= tmp_29_1_3_fu_3402_p2;
                tmp_29_1_4_reg_7873 <= tmp_29_1_4_fu_3408_p2;
                tmp_29_1_5_reg_7877 <= tmp_29_1_5_fu_3414_p2;
                tmp_29_1_6_reg_7881 <= tmp_29_1_6_fu_3420_p2;
                tmp_29_1_7_reg_7885 <= tmp_29_1_7_fu_3426_p2;
                tmp_29_1_8_reg_7889 <= tmp_29_1_8_fu_3432_p2;
                tmp_29_1_9_reg_7893 <= tmp_29_1_9_fu_3438_p2;
                tmp_29_1_reg_7857 <= tmp_29_1_fu_3384_p2;
                tmp_29_2_1_reg_7901 <= tmp_29_2_1_fu_3485_p2;
                tmp_29_2_2_reg_7905 <= tmp_29_2_2_fu_3491_p2;
                tmp_29_2_3_reg_7909 <= tmp_29_2_3_fu_3497_p2;
                tmp_29_2_4_reg_7919 <= tmp_29_2_4_fu_3503_p2;
                tmp_29_2_4_reg_7919_pp0_iter1_reg <= tmp_29_2_4_reg_7919;
                tmp_29_2_5_reg_7929 <= tmp_29_2_5_fu_3509_p2;
                tmp_29_2_5_reg_7929_pp0_iter1_reg <= tmp_29_2_5_reg_7929;
                tmp_29_2_6_reg_7939 <= tmp_29_2_6_fu_3515_p2;
                tmp_29_2_6_reg_7939_pp0_iter1_reg <= tmp_29_2_6_reg_7939;
                tmp_29_2_7_reg_7949 <= tmp_29_2_7_fu_3521_p2;
                tmp_29_2_7_reg_7949_pp0_iter1_reg <= tmp_29_2_7_reg_7949;
                tmp_29_2_8_reg_7959 <= tmp_29_2_8_fu_3527_p2;
                tmp_29_2_8_reg_7959_pp0_iter1_reg <= tmp_29_2_8_reg_7959;
                tmp_29_2_9_reg_7969 <= tmp_29_2_9_fu_3533_p2;
                tmp_29_2_9_reg_7969_pp0_iter1_reg <= tmp_29_2_9_reg_7969;
                tmp_29_2_reg_7897 <= tmp_29_2_fu_3479_p2;
                tmp_29_3_1_reg_8003 <= tmp_29_3_1_fu_3602_p2;
                tmp_29_3_1_reg_8003_pp0_iter1_reg <= tmp_29_3_1_reg_8003;
                tmp_29_3_2_reg_8013 <= tmp_29_3_2_fu_3608_p2;
                tmp_29_3_2_reg_8013_pp0_iter1_reg <= tmp_29_3_2_reg_8013;
                tmp_29_3_3_reg_8023 <= tmp_29_3_3_fu_3614_p2;
                tmp_29_3_3_reg_8023_pp0_iter1_reg <= tmp_29_3_3_reg_8023;
                tmp_29_3_4_reg_8033 <= tmp_29_3_4_fu_3620_p2;
                tmp_29_3_4_reg_8033_pp0_iter1_reg <= tmp_29_3_4_reg_8033;
                tmp_29_3_5_reg_8043 <= tmp_29_3_5_fu_3626_p2;
                tmp_29_3_5_reg_8043_pp0_iter1_reg <= tmp_29_3_5_reg_8043;
                tmp_29_3_6_reg_8053 <= tmp_29_3_6_fu_3632_p2;
                tmp_29_3_6_reg_8053_pp0_iter1_reg <= tmp_29_3_6_reg_8053;
                tmp_29_3_7_reg_8063 <= tmp_29_3_7_fu_3638_p2;
                tmp_29_3_7_reg_8063_pp0_iter1_reg <= tmp_29_3_7_reg_8063;
                tmp_29_3_8_reg_8073 <= tmp_29_3_8_fu_3644_p2;
                tmp_29_3_8_reg_8073_pp0_iter1_reg <= tmp_29_3_8_reg_8073;
                tmp_29_3_9_reg_8083 <= tmp_29_3_9_fu_3650_p2;
                tmp_29_3_9_reg_8083_pp0_iter1_reg <= tmp_29_3_9_reg_8083;
                tmp_29_3_reg_7993 <= tmp_29_3_fu_3596_p2;
                tmp_29_3_reg_7993_pp0_iter1_reg <= tmp_29_3_reg_7993;
                tmp_29_4_1_reg_8117 <= tmp_29_4_1_fu_3719_p2;
                tmp_29_4_1_reg_8117_pp0_iter1_reg <= tmp_29_4_1_reg_8117;
                tmp_29_4_2_reg_8127 <= tmp_29_4_2_fu_3725_p2;
                tmp_29_4_2_reg_8127_pp0_iter1_reg <= tmp_29_4_2_reg_8127;
                tmp_29_4_3_reg_8137 <= tmp_29_4_3_fu_3731_p2;
                tmp_29_4_3_reg_8137_pp0_iter1_reg <= tmp_29_4_3_reg_8137;
                tmp_29_4_4_reg_8147 <= tmp_29_4_4_fu_3737_p2;
                tmp_29_4_4_reg_8147_pp0_iter1_reg <= tmp_29_4_4_reg_8147;
                tmp_29_4_5_reg_8157 <= tmp_29_4_5_fu_3743_p2;
                tmp_29_4_5_reg_8157_pp0_iter1_reg <= tmp_29_4_5_reg_8157;
                tmp_29_4_6_reg_8167 <= tmp_29_4_6_fu_3749_p2;
                tmp_29_4_6_reg_8167_pp0_iter1_reg <= tmp_29_4_6_reg_8167;
                tmp_29_4_7_reg_8177 <= tmp_29_4_7_fu_3755_p2;
                tmp_29_4_7_reg_8177_pp0_iter1_reg <= tmp_29_4_7_reg_8177;
                tmp_29_4_8_reg_8181 <= tmp_29_4_8_fu_3761_p2;
                tmp_29_4_8_reg_8181_pp0_iter1_reg <= tmp_29_4_8_reg_8181;
                tmp_29_4_9_reg_8185 <= tmp_29_4_9_fu_3767_p2;
                tmp_29_4_9_reg_8185_pp0_iter1_reg <= tmp_29_4_9_reg_8185;
                tmp_29_4_reg_8107 <= tmp_29_4_fu_3713_p2;
                tmp_29_4_reg_8107_pp0_iter1_reg <= tmp_29_4_reg_8107;
                tmp_29_5_1_reg_8207 <= tmp_29_5_1_fu_3836_p2;
                tmp_29_5_1_reg_8207_pp0_iter1_reg <= tmp_29_5_1_reg_8207;
                tmp_29_5_2_reg_8211 <= tmp_29_5_2_fu_3842_p2;
                tmp_29_5_2_reg_8211_pp0_iter1_reg <= tmp_29_5_2_reg_8211;
                tmp_29_5_3_reg_8215 <= tmp_29_5_3_fu_3848_p2;
                tmp_29_5_3_reg_8215_pp0_iter1_reg <= tmp_29_5_3_reg_8215;
                tmp_29_5_4_reg_8219 <= tmp_29_5_4_fu_3854_p2;
                tmp_29_5_4_reg_8219_pp0_iter1_reg <= tmp_29_5_4_reg_8219;
                tmp_29_5_5_reg_8223 <= tmp_29_5_5_fu_3860_p2;
                tmp_29_5_5_reg_8223_pp0_iter1_reg <= tmp_29_5_5_reg_8223;
                tmp_29_5_6_reg_8227 <= tmp_29_5_6_fu_3866_p2;
                tmp_29_5_6_reg_8227_pp0_iter1_reg <= tmp_29_5_6_reg_8227;
                tmp_29_5_7_reg_8231 <= tmp_29_5_7_fu_3872_p2;
                tmp_29_5_7_reg_8231_pp0_iter1_reg <= tmp_29_5_7_reg_8231;
                tmp_29_5_8_reg_8235 <= tmp_29_5_8_fu_3878_p2;
                tmp_29_5_8_reg_8235_pp0_iter1_reg <= tmp_29_5_8_reg_8235;
                tmp_29_5_9_reg_8239 <= tmp_29_5_9_fu_3884_p2;
                tmp_29_5_9_reg_8239_pp0_iter1_reg <= tmp_29_5_9_reg_8239;
                tmp_29_5_reg_8203 <= tmp_29_5_fu_3830_p2;
                tmp_29_5_reg_8203_pp0_iter1_reg <= tmp_29_5_reg_8203;
                tmp_29_6_1_reg_8261 <= tmp_29_6_1_fu_3953_p2;
                tmp_29_6_1_reg_8261_pp0_iter1_reg <= tmp_29_6_1_reg_8261;
                tmp_29_6_2_reg_8265 <= tmp_29_6_2_fu_3959_p2;
                tmp_29_6_2_reg_8265_pp0_iter1_reg <= tmp_29_6_2_reg_8265;
                tmp_29_6_3_reg_8269 <= tmp_29_6_3_fu_3965_p2;
                tmp_29_6_3_reg_8269_pp0_iter1_reg <= tmp_29_6_3_reg_8269;
                tmp_29_6_4_reg_8273 <= tmp_29_6_4_fu_3971_p2;
                tmp_29_6_4_reg_8273_pp0_iter1_reg <= tmp_29_6_4_reg_8273;
                tmp_29_6_5_reg_8277 <= tmp_29_6_5_fu_3977_p2;
                tmp_29_6_5_reg_8277_pp0_iter1_reg <= tmp_29_6_5_reg_8277;
                tmp_29_6_6_reg_8281 <= tmp_29_6_6_fu_3983_p2;
                tmp_29_6_6_reg_8281_pp0_iter1_reg <= tmp_29_6_6_reg_8281;
                tmp_29_6_7_reg_8285 <= tmp_29_6_7_fu_3989_p2;
                tmp_29_6_7_reg_8285_pp0_iter1_reg <= tmp_29_6_7_reg_8285;
                tmp_29_6_8_reg_8289 <= tmp_29_6_8_fu_3995_p2;
                tmp_29_6_8_reg_8289_pp0_iter1_reg <= tmp_29_6_8_reg_8289;
                tmp_29_6_9_reg_8293 <= tmp_29_6_9_fu_4001_p2;
                tmp_29_6_9_reg_8293_pp0_iter1_reg <= tmp_29_6_9_reg_8293;
                tmp_29_6_reg_8257 <= tmp_29_6_fu_3947_p2;
                tmp_29_6_reg_8257_pp0_iter1_reg <= tmp_29_6_reg_8257;
                tmp_29_7_1_reg_8315 <= tmp_29_7_1_fu_4070_p2;
                tmp_29_7_1_reg_8315_pp0_iter1_reg <= tmp_29_7_1_reg_8315;
                tmp_29_7_2_reg_8319 <= tmp_29_7_2_fu_4076_p2;
                tmp_29_7_2_reg_8319_pp0_iter1_reg <= tmp_29_7_2_reg_8319;
                tmp_29_7_3_reg_8323 <= tmp_29_7_3_fu_4082_p2;
                tmp_29_7_3_reg_8323_pp0_iter1_reg <= tmp_29_7_3_reg_8323;
                tmp_29_7_4_reg_8327 <= tmp_29_7_4_fu_4088_p2;
                tmp_29_7_4_reg_8327_pp0_iter1_reg <= tmp_29_7_4_reg_8327;
                tmp_29_7_5_reg_8331 <= tmp_29_7_5_fu_4094_p2;
                tmp_29_7_5_reg_8331_pp0_iter1_reg <= tmp_29_7_5_reg_8331;
                tmp_29_7_6_reg_8335 <= tmp_29_7_6_fu_4100_p2;
                tmp_29_7_6_reg_8335_pp0_iter1_reg <= tmp_29_7_6_reg_8335;
                tmp_29_7_7_reg_8339 <= tmp_29_7_7_fu_4106_p2;
                tmp_29_7_7_reg_8339_pp0_iter1_reg <= tmp_29_7_7_reg_8339;
                tmp_29_7_8_reg_8343 <= tmp_29_7_8_fu_4112_p2;
                tmp_29_7_8_reg_8343_pp0_iter1_reg <= tmp_29_7_8_reg_8343;
                tmp_29_7_9_reg_8347 <= tmp_29_7_9_fu_4118_p2;
                tmp_29_7_9_reg_8347_pp0_iter1_reg <= tmp_29_7_9_reg_8347;
                tmp_29_7_reg_8311 <= tmp_29_7_fu_4064_p2;
                tmp_29_7_reg_8311_pp0_iter1_reg <= tmp_29_7_reg_8311;
                tmp_29_8_1_reg_8369 <= tmp_29_8_1_fu_4187_p2;
                tmp_29_8_1_reg_8369_pp0_iter1_reg <= tmp_29_8_1_reg_8369;
                tmp_29_8_2_reg_8373 <= tmp_29_8_2_fu_4193_p2;
                tmp_29_8_2_reg_8373_pp0_iter1_reg <= tmp_29_8_2_reg_8373;
                tmp_29_8_3_reg_8377 <= tmp_29_8_3_fu_4199_p2;
                tmp_29_8_3_reg_8377_pp0_iter1_reg <= tmp_29_8_3_reg_8377;
                tmp_29_8_4_reg_8381 <= tmp_29_8_4_fu_4205_p2;
                tmp_29_8_4_reg_8381_pp0_iter1_reg <= tmp_29_8_4_reg_8381;
                tmp_29_8_5_reg_8385 <= tmp_29_8_5_fu_4211_p2;
                tmp_29_8_5_reg_8385_pp0_iter1_reg <= tmp_29_8_5_reg_8385;
                tmp_29_8_6_reg_8389 <= tmp_29_8_6_fu_4217_p2;
                tmp_29_8_6_reg_8389_pp0_iter1_reg <= tmp_29_8_6_reg_8389;
                tmp_29_8_7_reg_8393 <= tmp_29_8_7_fu_4223_p2;
                tmp_29_8_7_reg_8393_pp0_iter1_reg <= tmp_29_8_7_reg_8393;
                tmp_29_8_8_reg_8397 <= tmp_29_8_8_fu_4229_p2;
                tmp_29_8_8_reg_8397_pp0_iter1_reg <= tmp_29_8_8_reg_8397;
                tmp_29_8_9_reg_8401 <= tmp_29_8_9_fu_4235_p2;
                tmp_29_8_9_reg_8401_pp0_iter1_reg <= tmp_29_8_9_reg_8401;
                tmp_29_8_reg_8365 <= tmp_29_8_fu_4181_p2;
                tmp_29_8_reg_8365_pp0_iter1_reg <= tmp_29_8_reg_8365;
                tmp_29_9_1_reg_8423 <= tmp_29_9_1_fu_4305_p2;
                tmp_29_9_1_reg_8423_pp0_iter1_reg <= tmp_29_9_1_reg_8423;
                tmp_29_9_2_reg_8427 <= tmp_29_9_2_fu_4311_p2;
                tmp_29_9_2_reg_8427_pp0_iter1_reg <= tmp_29_9_2_reg_8427;
                tmp_29_9_3_reg_8431 <= tmp_29_9_3_fu_4317_p2;
                tmp_29_9_3_reg_8431_pp0_iter1_reg <= tmp_29_9_3_reg_8431;
                tmp_29_9_4_reg_8435 <= tmp_29_9_4_fu_4323_p2;
                tmp_29_9_4_reg_8435_pp0_iter1_reg <= tmp_29_9_4_reg_8435;
                tmp_29_9_5_reg_8439 <= tmp_29_9_5_fu_4329_p2;
                tmp_29_9_5_reg_8439_pp0_iter1_reg <= tmp_29_9_5_reg_8439;
                tmp_29_9_6_reg_8443 <= tmp_29_9_6_fu_4335_p2;
                tmp_29_9_6_reg_8443_pp0_iter1_reg <= tmp_29_9_6_reg_8443;
                tmp_29_9_7_reg_8447 <= tmp_29_9_7_fu_4341_p2;
                tmp_29_9_7_reg_8447_pp0_iter1_reg <= tmp_29_9_7_reg_8447;
                tmp_29_9_8_reg_8451 <= tmp_29_9_8_fu_4347_p2;
                tmp_29_9_8_reg_8451_pp0_iter1_reg <= tmp_29_9_8_reg_8451;
                tmp_29_9_9_reg_8455 <= tmp_29_9_9_fu_4353_p2;
                tmp_29_9_9_reg_8455_pp0_iter1_reg <= tmp_29_9_9_reg_8455;
                tmp_29_9_reg_8419 <= tmp_29_9_fu_4299_p2;
                tmp_29_9_reg_8419_pp0_iter1_reg <= tmp_29_9_reg_8419;
                tmp_29_s_reg_8473 <= tmp_29_s_fu_4417_p2;
                tmp_29_s_reg_8473_pp0_iter1_reg <= tmp_29_s_reg_8473;
                tmp_s_reg_7817 <= tmp_s_fu_3289_p2;
                track_10_hwPt_V_rea_reg_7503 <= ap_port_reg_track_10_hwPt_V_read;
                track_11_hwPt_V_rea_reg_7489 <= ap_port_reg_track_11_hwPt_V_read;
                track_12_hwPt_V_rea_reg_7475 <= ap_port_reg_track_12_hwPt_V_read;
                track_13_hwPt_V_rea_reg_7461 <= ap_port_reg_track_13_hwPt_V_read;
                track_2_hwPt_V_read_5_reg_7615 <= ap_port_reg_track_2_hwPt_V_read;
                track_3_hwPt_V_read_5_reg_7601 <= ap_port_reg_track_3_hwPt_V_read;
                track_4_hwPt_V_read_5_reg_7587 <= ap_port_reg_track_4_hwPt_V_read;
                track_5_hwPt_V_read_5_reg_7573 <= ap_port_reg_track_5_hwPt_V_read;
                track_6_hwPt_V_read_5_reg_7559 <= ap_port_reg_track_6_hwPt_V_read;
                track_7_hwPt_V_read_5_reg_7545 <= ap_port_reg_track_7_hwPt_V_read;
                track_8_hwPt_V_read_5_reg_7531 <= ap_port_reg_track_8_hwPt_V_read;
                track_9_hwPt_V_read_5_reg_7517 <= ap_port_reg_track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                calo_track_drval_0_1_reg_7230 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_0_2_reg_7236 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
                calo_track_drval_0_3_reg_7242 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_0_4_reg_7248 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_0_5_reg_7254 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_0_6_reg_7260 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_0_7_reg_7266 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_0_8_reg_7272 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_0_9_reg_7224 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_0_s_reg_7218 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_1_1_reg_7304 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_1_2_reg_7310 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_1_3_reg_7316 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_1_4_reg_7322 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_1_5_reg_7328 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
                calo_track_drval_1_6_reg_7334 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_1_7_reg_7340 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
                calo_track_drval_1_8_reg_7346 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_1_9_reg_7298 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_1_s_reg_7292 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
                calo_track_drval_2_1_reg_7378 <= grp_dr2_int_cap_14_s_fu_2889_ap_return;
                calo_track_drval_2_2_reg_7384 <= grp_dr2_int_cap_14_s_fu_2901_ap_return;
                calo_track_drval_2_9_reg_7372 <= grp_dr2_int_cap_14_s_fu_2877_ap_return;
                calo_track_drval_2_s_reg_7366 <= grp_dr2_int_cap_14_s_fu_2865_ap_return;
                p_dr2max_times_pterr2_24_reg_7390 <= p_dr2max_times_pterr2_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                calo_track_drval_0_1_reg_7230_pp0_iter1_reg <= calo_track_drval_0_1_reg_7230;
                calo_track_drval_0_2_reg_7236_pp0_iter1_reg <= calo_track_drval_0_2_reg_7236;
                calo_track_drval_0_3_reg_7242_pp0_iter1_reg <= calo_track_drval_0_3_reg_7242;
                calo_track_drval_0_4_reg_7248_pp0_iter1_reg <= calo_track_drval_0_4_reg_7248;
                calo_track_drval_0_5_reg_7254_pp0_iter1_reg <= calo_track_drval_0_5_reg_7254;
                calo_track_drval_0_6_reg_7260_pp0_iter1_reg <= calo_track_drval_0_6_reg_7260;
                calo_track_drval_0_7_reg_7266_pp0_iter1_reg <= calo_track_drval_0_7_reg_7266;
                calo_track_drval_0_8_reg_7272_pp0_iter1_reg <= calo_track_drval_0_8_reg_7272;
                calo_track_drval_0_9_reg_7224_pp0_iter1_reg <= calo_track_drval_0_9_reg_7224;
                calo_track_drval_0_s_reg_7218_pp0_iter1_reg <= calo_track_drval_0_s_reg_7218;
                calo_track_drval_1_1_reg_7304_pp0_iter1_reg <= calo_track_drval_1_1_reg_7304;
                calo_track_drval_1_2_reg_7310_pp0_iter1_reg <= calo_track_drval_1_2_reg_7310;
                calo_track_drval_1_3_reg_7316_pp0_iter1_reg <= calo_track_drval_1_3_reg_7316;
                calo_track_drval_1_4_reg_7322_pp0_iter1_reg <= calo_track_drval_1_4_reg_7322;
                calo_track_drval_1_5_reg_7328_pp0_iter1_reg <= calo_track_drval_1_5_reg_7328;
                calo_track_drval_1_6_reg_7334_pp0_iter1_reg <= calo_track_drval_1_6_reg_7334;
                calo_track_drval_1_7_reg_7340_pp0_iter1_reg <= calo_track_drval_1_7_reg_7340;
                calo_track_drval_1_8_reg_7346_pp0_iter1_reg <= calo_track_drval_1_8_reg_7346;
                calo_track_drval_1_9_reg_7298_pp0_iter1_reg <= calo_track_drval_1_9_reg_7298;
                calo_track_drval_1_s_reg_7292_pp0_iter1_reg <= calo_track_drval_1_s_reg_7292;
                calo_track_drval_2_1_reg_7378_pp0_iter1_reg <= calo_track_drval_2_1_reg_7378;
                calo_track_drval_2_2_reg_7384_pp0_iter1_reg <= calo_track_drval_2_2_reg_7384;
                calo_track_drval_2_9_reg_7372_pp0_iter1_reg <= calo_track_drval_2_9_reg_7372;
                calo_track_drval_2_s_reg_7366_pp0_iter1_reg <= calo_track_drval_2_s_reg_7366;
                p_032_1_reg_7278 <= p_032_1_fu_3213_p3;
                p_032_2_reg_7352 <= p_032_2_fu_3236_p3;
                track_12_hwPtErr_V_s_reg_7212 <= ap_port_reg_track_12_hwPtErr_V_read;
                track_13_hwPtErr_V_s_reg_7206 <= ap_port_reg_track_13_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                calo_track_drval_10_1_reg_8999 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_10_2_reg_9005 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_10_3_reg_9011 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_10_4_reg_9017 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_10_5_reg_9023 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
                calo_track_drval_10_6_reg_9029 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_10_7_reg_9035 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_10_8_reg_9041 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_10_9_reg_8993 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_10_reg_8987 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_11_1_reg_9059 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
                calo_track_drval_11_2_reg_9065 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_11_3_reg_9071 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
                calo_track_drval_11_4_reg_9077 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_11_5_reg_9083 <= grp_dr2_int_cap_14_s_fu_2865_ap_return;
                calo_track_drval_11_6_reg_9089 <= grp_dr2_int_cap_14_s_fu_2877_ap_return;
                calo_track_drval_11_7_reg_9095 <= grp_dr2_int_cap_14_s_fu_2889_ap_return;
                calo_track_drval_11_8_reg_9101 <= grp_dr2_int_cap_14_s_fu_2901_ap_return;
                calo_track_drval_11_9_reg_9053 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_11_reg_9047 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_9_5_reg_8963 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_9_6_reg_8969 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_9_7_reg_8975 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_9_8_reg_8981 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                calo_track_drval_10_1_reg_8999_pp0_iter2_reg <= calo_track_drval_10_1_reg_8999;
                calo_track_drval_10_2_reg_9005_pp0_iter2_reg <= calo_track_drval_10_2_reg_9005;
                calo_track_drval_10_3_reg_9011_pp0_iter2_reg <= calo_track_drval_10_3_reg_9011;
                calo_track_drval_10_4_reg_9017_pp0_iter2_reg <= calo_track_drval_10_4_reg_9017;
                calo_track_drval_10_5_reg_9023_pp0_iter2_reg <= calo_track_drval_10_5_reg_9023;
                calo_track_drval_10_6_reg_9029_pp0_iter2_reg <= calo_track_drval_10_6_reg_9029;
                calo_track_drval_10_7_reg_9035_pp0_iter2_reg <= calo_track_drval_10_7_reg_9035;
                calo_track_drval_10_8_reg_9041_pp0_iter2_reg <= calo_track_drval_10_8_reg_9041;
                calo_track_drval_10_9_reg_8993_pp0_iter2_reg <= calo_track_drval_10_9_reg_8993;
                calo_track_drval_10_reg_8987_pp0_iter2_reg <= calo_track_drval_10_reg_8987;
                calo_track_drval_11_1_reg_9059_pp0_iter2_reg <= calo_track_drval_11_1_reg_9059;
                calo_track_drval_11_2_reg_9065_pp0_iter2_reg <= calo_track_drval_11_2_reg_9065;
                calo_track_drval_11_3_reg_9071_pp0_iter2_reg <= calo_track_drval_11_3_reg_9071;
                calo_track_drval_11_4_reg_9077_pp0_iter2_reg <= calo_track_drval_11_4_reg_9077;
                calo_track_drval_11_5_reg_9083_pp0_iter2_reg <= calo_track_drval_11_5_reg_9083;
                calo_track_drval_11_6_reg_9089_pp0_iter2_reg <= calo_track_drval_11_6_reg_9089;
                calo_track_drval_11_7_reg_9095_pp0_iter2_reg <= calo_track_drval_11_7_reg_9095;
                calo_track_drval_11_8_reg_9101_pp0_iter2_reg <= calo_track_drval_11_8_reg_9101;
                calo_track_drval_11_9_reg_9053_pp0_iter2_reg <= calo_track_drval_11_9_reg_9053;
                calo_track_drval_11_reg_9047_pp0_iter2_reg <= calo_track_drval_11_reg_9047;
                calo_track_drval_9_5_reg_8963_pp0_iter2_reg <= calo_track_drval_9_5_reg_8963;
                calo_track_drval_9_6_reg_8969_pp0_iter2_reg <= calo_track_drval_9_6_reg_8969;
                calo_track_drval_9_7_reg_8975_pp0_iter2_reg <= calo_track_drval_9_7_reg_8975;
                calo_track_drval_9_8_reg_8981_pp0_iter2_reg <= calo_track_drval_9_8_reg_8981;
                track_6_hwPtErr_V_r_reg_7010 <= ap_port_reg_track_6_hwPtErr_V_read;
                track_7_hwEta_V_rea_reg_6956 <= ap_port_reg_track_7_hwEta_V_read;
                track_7_hwPhi_V_rea_reg_6914 <= ap_port_reg_track_7_hwPhi_V_read;
                track_7_hwPtErr_V_r_reg_7004 <= ap_port_reg_track_7_hwPtErr_V_read;
                track_8_hwPtErr_V_r_reg_6998 <= ap_port_reg_track_8_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                calo_track_drval_12_1_reg_9119 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_12_2_reg_9125 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
                calo_track_drval_12_3_reg_9131 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_12_4_reg_9137 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_12_5_reg_9143 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_12_6_reg_9149 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_12_7_reg_9155 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_12_8_reg_9161 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_12_9_reg_9113 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_12_reg_9107 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_13_1_reg_9179 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_13_2_reg_9185 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_13_3_reg_9191 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_13_4_reg_9197 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_13_5_reg_9203 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
                calo_track_drval_13_6_reg_9209 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_13_7_reg_9215 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
                calo_track_drval_13_8_reg_9221 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_13_9_reg_9173 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_13_reg_9167 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                calo_track_drval_12_1_reg_9119_pp0_iter2_reg <= calo_track_drval_12_1_reg_9119;
                calo_track_drval_12_2_reg_9125_pp0_iter2_reg <= calo_track_drval_12_2_reg_9125;
                calo_track_drval_12_3_reg_9131_pp0_iter2_reg <= calo_track_drval_12_3_reg_9131;
                calo_track_drval_12_4_reg_9137_pp0_iter2_reg <= calo_track_drval_12_4_reg_9137;
                calo_track_drval_12_5_reg_9143_pp0_iter2_reg <= calo_track_drval_12_5_reg_9143;
                calo_track_drval_12_6_reg_9149_pp0_iter2_reg <= calo_track_drval_12_6_reg_9149;
                calo_track_drval_12_7_reg_9155_pp0_iter2_reg <= calo_track_drval_12_7_reg_9155;
                calo_track_drval_12_8_reg_9161_pp0_iter2_reg <= calo_track_drval_12_8_reg_9161;
                calo_track_drval_12_9_reg_9113_pp0_iter2_reg <= calo_track_drval_12_9_reg_9113;
                calo_track_drval_12_reg_9107_pp0_iter2_reg <= calo_track_drval_12_reg_9107;
                calo_track_drval_13_1_reg_9179_pp0_iter2_reg <= calo_track_drval_13_1_reg_9179;
                calo_track_drval_13_2_reg_9185_pp0_iter2_reg <= calo_track_drval_13_2_reg_9185;
                calo_track_drval_13_3_reg_9191_pp0_iter2_reg <= calo_track_drval_13_3_reg_9191;
                calo_track_drval_13_4_reg_9197_pp0_iter2_reg <= calo_track_drval_13_4_reg_9197;
                calo_track_drval_13_5_reg_9203_pp0_iter2_reg <= calo_track_drval_13_5_reg_9203;
                calo_track_drval_13_6_reg_9209_pp0_iter2_reg <= calo_track_drval_13_6_reg_9209;
                calo_track_drval_13_7_reg_9215_pp0_iter2_reg <= calo_track_drval_13_7_reg_9215;
                calo_track_drval_13_8_reg_9221_pp0_iter2_reg <= calo_track_drval_13_8_reg_9221;
                calo_track_drval_13_9_reg_9173_pp0_iter2_reg <= calo_track_drval_13_9_reg_9173;
                calo_track_drval_13_reg_9167_pp0_iter2_reg <= calo_track_drval_13_reg_9167;
                track_10_hwPtErr_V_s_reg_7108 <= ap_port_reg_track_10_hwPtErr_V_read;
                track_11_hwPtErr_V_s_reg_7102 <= ap_port_reg_track_11_hwPtErr_V_read;
                track_9_hwEta_V_rea_reg_7074 <= ap_port_reg_track_9_hwEta_V_read;
                track_9_hwPhi_V_rea_reg_7046 <= ap_port_reg_track_9_hwPhi_V_read;
                track_9_hwPtErr_V_r_reg_7114 <= ap_port_reg_track_9_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                calo_track_drval_2_3_reg_7913 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_2_4_reg_7923 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_2_5_reg_7933 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_2_6_reg_7943 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
                calo_track_drval_2_7_reg_7953 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_2_8_reg_7963 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_3_1_reg_8007 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_3_2_reg_8017 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_3_3_reg_8027 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
                calo_track_drval_3_4_reg_8037 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_3_5_reg_8047 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_3_6_reg_8057 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_3_7_reg_8067 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_3_8_reg_8077 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_3_9_reg_7997 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_3_s_reg_7987 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_4_1_reg_8121 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
                calo_track_drval_4_2_reg_8131 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_4_3_reg_8141 <= grp_dr2_int_cap_14_s_fu_2865_ap_return;
                calo_track_drval_4_4_reg_8151 <= grp_dr2_int_cap_14_s_fu_2877_ap_return;
                calo_track_drval_4_5_reg_8161 <= grp_dr2_int_cap_14_s_fu_2889_ap_return;
                calo_track_drval_4_6_reg_8171 <= grp_dr2_int_cap_14_s_fu_2901_ap_return;
                calo_track_drval_4_9_reg_8111 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_4_s_reg_8101 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                calo_track_drval_4_7_reg_8675 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_4_8_reg_8681 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_5_1_reg_8699 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_5_2_reg_8705 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_5_3_reg_8711 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_5_4_reg_8717 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_5_5_reg_8723 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_5_6_reg_8729 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_5_7_reg_8735 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
                calo_track_drval_5_8_reg_8741 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_5_9_reg_8693 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
                calo_track_drval_5_s_reg_8687 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_6_1_reg_8759 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_6_2_reg_8765 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_6_3_reg_8771 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
                calo_track_drval_6_4_reg_8777 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_6_5_reg_8783 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
                calo_track_drval_6_6_reg_8789 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_6_7_reg_8795 <= grp_dr2_int_cap_14_s_fu_2865_ap_return;
                calo_track_drval_6_8_reg_8801 <= grp_dr2_int_cap_14_s_fu_2877_ap_return;
                calo_track_drval_6_9_reg_8753 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_6_s_reg_8747 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_7_9_reg_8813 <= grp_dr2_int_cap_14_s_fu_2901_ap_return;
                calo_track_drval_7_s_reg_8807 <= grp_dr2_int_cap_14_s_fu_2889_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                calo_track_drval_7_1_reg_8819 <= grp_dr2_int_cap_14_s_fu_2625_ap_return;
                calo_track_drval_7_2_reg_8825 <= grp_dr2_int_cap_14_s_fu_2637_ap_return;
                calo_track_drval_7_3_reg_8831 <= grp_dr2_int_cap_14_s_fu_2649_ap_return;
                calo_track_drval_7_4_reg_8837 <= grp_dr2_int_cap_14_s_fu_2661_ap_return;
                calo_track_drval_7_5_reg_8843 <= grp_dr2_int_cap_14_s_fu_2673_ap_return;
                calo_track_drval_7_6_reg_8849 <= grp_dr2_int_cap_14_s_fu_2685_ap_return;
                calo_track_drval_7_7_reg_8855 <= grp_dr2_int_cap_14_s_fu_2697_ap_return;
                calo_track_drval_7_8_reg_8861 <= grp_dr2_int_cap_14_s_fu_2709_ap_return;
                calo_track_drval_8_1_reg_8879 <= grp_dr2_int_cap_14_s_fu_2745_ap_return;
                calo_track_drval_8_2_reg_8885 <= grp_dr2_int_cap_14_s_fu_2757_ap_return;
                calo_track_drval_8_3_reg_8891 <= grp_dr2_int_cap_14_s_fu_2769_ap_return;
                calo_track_drval_8_4_reg_8897 <= grp_dr2_int_cap_14_s_fu_2781_ap_return;
                calo_track_drval_8_5_reg_8903 <= grp_dr2_int_cap_14_s_fu_2793_ap_return;
                calo_track_drval_8_6_reg_8909 <= grp_dr2_int_cap_14_s_fu_2805_ap_return;
                calo_track_drval_8_7_reg_8915 <= grp_dr2_int_cap_14_s_fu_2817_ap_return;
                calo_track_drval_8_8_reg_8921 <= grp_dr2_int_cap_14_s_fu_2829_ap_return;
                calo_track_drval_8_9_reg_8873 <= grp_dr2_int_cap_14_s_fu_2733_ap_return;
                calo_track_drval_8_s_reg_8867 <= grp_dr2_int_cap_14_s_fu_2721_ap_return;
                calo_track_drval_9_1_reg_8939 <= grp_dr2_int_cap_14_s_fu_2865_ap_return;
                calo_track_drval_9_2_reg_8945 <= grp_dr2_int_cap_14_s_fu_2877_ap_return;
                calo_track_drval_9_3_reg_8951 <= grp_dr2_int_cap_14_s_fu_2889_ap_return;
                calo_track_drval_9_4_reg_8957 <= grp_dr2_int_cap_14_s_fu_2901_ap_return;
                calo_track_drval_9_9_reg_8933 <= grp_dr2_int_cap_14_s_fu_2853_ap_return;
                calo_track_drval_9_s_reg_8927 <= grp_dr2_int_cap_14_s_fu_2841_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                calo_track_drval_7_1_reg_8819_pp0_iter2_reg <= calo_track_drval_7_1_reg_8819;
                calo_track_drval_7_2_reg_8825_pp0_iter2_reg <= calo_track_drval_7_2_reg_8825;
                calo_track_drval_7_3_reg_8831_pp0_iter2_reg <= calo_track_drval_7_3_reg_8831;
                calo_track_drval_7_4_reg_8837_pp0_iter2_reg <= calo_track_drval_7_4_reg_8837;
                calo_track_drval_7_5_reg_8843_pp0_iter2_reg <= calo_track_drval_7_5_reg_8843;
                calo_track_drval_7_6_reg_8849_pp0_iter2_reg <= calo_track_drval_7_6_reg_8849;
                calo_track_drval_7_7_reg_8855_pp0_iter2_reg <= calo_track_drval_7_7_reg_8855;
                calo_track_drval_7_8_reg_8861_pp0_iter2_reg <= calo_track_drval_7_8_reg_8861;
                calo_track_drval_8_1_reg_8879_pp0_iter2_reg <= calo_track_drval_8_1_reg_8879;
                calo_track_drval_8_2_reg_8885_pp0_iter2_reg <= calo_track_drval_8_2_reg_8885;
                calo_track_drval_8_3_reg_8891_pp0_iter2_reg <= calo_track_drval_8_3_reg_8891;
                calo_track_drval_8_4_reg_8897_pp0_iter2_reg <= calo_track_drval_8_4_reg_8897;
                calo_track_drval_8_5_reg_8903_pp0_iter2_reg <= calo_track_drval_8_5_reg_8903;
                calo_track_drval_8_6_reg_8909_pp0_iter2_reg <= calo_track_drval_8_6_reg_8909;
                calo_track_drval_8_7_reg_8915_pp0_iter2_reg <= calo_track_drval_8_7_reg_8915;
                calo_track_drval_8_8_reg_8921_pp0_iter2_reg <= calo_track_drval_8_8_reg_8921;
                calo_track_drval_8_9_reg_8873_pp0_iter2_reg <= calo_track_drval_8_9_reg_8873;
                calo_track_drval_8_s_reg_8867_pp0_iter2_reg <= calo_track_drval_8_s_reg_8867;
                calo_track_drval_9_1_reg_8939_pp0_iter2_reg <= calo_track_drval_9_1_reg_8939;
                calo_track_drval_9_2_reg_8945_pp0_iter2_reg <= calo_track_drval_9_2_reg_8945;
                calo_track_drval_9_3_reg_8951_pp0_iter2_reg <= calo_track_drval_9_3_reg_8951;
                calo_track_drval_9_4_reg_8957_pp0_iter2_reg <= calo_track_drval_9_4_reg_8957;
                calo_track_drval_9_9_reg_8933_pp0_iter2_reg <= calo_track_drval_9_9_reg_8933;
                calo_track_drval_9_s_reg_8927_pp0_iter2_reg <= calo_track_drval_9_s_reg_8927;
                p_1_reg_6885 <= p_1_fu_3146_p3;
                track_3_hwPtErr_V_r_reg_6879 <= ap_port_reg_track_3_hwPtErr_V_read;
                track_4_hwEta_V_rea_reg_6839 <= ap_port_reg_track_4_hwEta_V_read;
                track_4_hwPhi_V_rea_reg_6811 <= ap_port_reg_track_4_hwPhi_V_read;
                track_4_hwPtErr_V_r_reg_6873 <= ap_port_reg_track_4_hwPtErr_V_read;
                track_5_hwPtErr_V_r_reg_6867 <= ap_port_reg_track_5_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_1_reg_7821 = ap_const_lv1_1))) then
                op2_V_assign_0_0_1_reg_9232 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_2_reg_7825 = ap_const_lv1_1))) then
                op2_V_assign_0_0_2_reg_9237 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_3_reg_7829 = ap_const_lv1_1))) then
                op2_V_assign_0_0_3_reg_9242 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_4_reg_7833 = ap_const_lv1_1))) then
                op2_V_assign_0_0_4_reg_9247 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_5_reg_7837 = ap_const_lv1_1))) then
                op2_V_assign_0_0_5_reg_9252 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_6_reg_7841 = ap_const_lv1_1))) then
                op2_V_assign_0_0_6_reg_9257 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_7_reg_7845 = ap_const_lv1_1))) then
                op2_V_assign_0_0_7_reg_9262 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_8_reg_7849 = ap_const_lv1_1))) then
                op2_V_assign_0_0_8_reg_9267 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_0_9_reg_7853 = ap_const_lv1_1))) then
                op2_V_assign_0_0_9_reg_9272 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_1_reg_8477_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_1_reg_9732 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_2_reg_8481_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_2_reg_9737 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_3_reg_8485_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_3_reg_9742 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_4_reg_8489_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_4_reg_9747 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_5_reg_8493_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_5_reg_9752 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_6_reg_8497_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_6_reg_9757 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_7_reg_8501_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_7_reg_9762 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_8_reg_8505_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_8_reg_9767 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_9_reg_8509_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_9_reg_9772 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_s_reg_8473_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_10_reg_9727 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_1_reg_8531_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_1_reg_9782 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_2_reg_8535_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_2_reg_9787 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_3_reg_8539_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_3_reg_9792 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_4_reg_8543_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_4_reg_9797 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_5_reg_8547_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_5_reg_9802 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_6_reg_8551_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_6_reg_9807 <= grp_dr2_plus_dpt_int_cap_fu_2585_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_7_reg_8555_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_7_reg_9812 <= grp_dr2_plus_dpt_int_cap_fu_2595_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_8_reg_8559_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_8_reg_9817 <= grp_dr2_plus_dpt_int_cap_fu_2605_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_9_reg_8563_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_9_reg_9822 <= grp_dr2_plus_dpt_int_cap_fu_2615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_10_reg_8527_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_11_reg_9777 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_1_reg_8585_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_1_reg_9832 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_2_reg_8589_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_2_reg_9837 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_3_reg_8593_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_3_reg_9842 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_4_reg_8597_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_4_reg_9847 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_5_reg_8601_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_5_reg_9852 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_6_reg_8605_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_6_reg_9857 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_7_reg_8609_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_7_reg_9862 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_8_reg_8613_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_8_reg_9867 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_9_reg_8617_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_9_reg_9872 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_reg_8581_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_12_reg_9827 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_1_reg_8639_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_1_reg_9882 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_2_reg_8643_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_2_reg_9887 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_3_reg_8647_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_3_reg_9892 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_4_reg_8651_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_4_reg_9897 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_5_reg_8655_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_5_reg_9902 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_6_reg_8659_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_6_reg_9907 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_7_reg_8663_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_7_reg_9912 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_8_reg_8667_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_8_reg_9917 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_9_reg_8671_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_13_9_reg_9922 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_1_reg_7861 = ap_const_lv1_1))) then
                op2_V_assign_0_1_1_reg_9282 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_2_reg_7865 = ap_const_lv1_1))) then
                op2_V_assign_0_1_2_reg_9287 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_3_reg_7869 = ap_const_lv1_1))) then
                op2_V_assign_0_1_3_reg_9292 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_4_reg_7873 = ap_const_lv1_1))) then
                op2_V_assign_0_1_4_reg_9297 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_5_reg_7877 = ap_const_lv1_1))) then
                op2_V_assign_0_1_5_reg_9302 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_6_reg_7881 = ap_const_lv1_1))) then
                op2_V_assign_0_1_6_reg_9307 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_7_reg_7885 = ap_const_lv1_1))) then
                op2_V_assign_0_1_7_reg_9312 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_8_reg_7889 = ap_const_lv1_1))) then
                op2_V_assign_0_1_8_reg_9317 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_9_reg_7893 = ap_const_lv1_1))) then
                op2_V_assign_0_1_9_reg_9322 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_1_reg_7857 = ap_const_lv1_1))) then
                op2_V_assign_0_1_reg_9277 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_1_reg_7901 = ap_const_lv1_1))) then
                op2_V_assign_0_2_1_reg_9332 <= grp_dr2_plus_dpt_int_cap_fu_2595_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_2_reg_7905 = ap_const_lv1_1))) then
                op2_V_assign_0_2_2_reg_9337 <= grp_dr2_plus_dpt_int_cap_fu_2605_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_3_reg_7909 = ap_const_lv1_1))) then
                op2_V_assign_0_2_3_reg_9342 <= grp_dr2_plus_dpt_int_cap_fu_2615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_4_reg_7919 = ap_const_lv1_1))) then
                op2_V_assign_0_2_4_reg_9347 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_5_reg_7929 = ap_const_lv1_1))) then
                op2_V_assign_0_2_5_reg_9352 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_6_reg_7939 = ap_const_lv1_1))) then
                op2_V_assign_0_2_6_reg_9357 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_7_reg_7949 = ap_const_lv1_1))) then
                op2_V_assign_0_2_7_reg_9362 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_8_reg_7959 = ap_const_lv1_1))) then
                op2_V_assign_0_2_8_reg_9367 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_9_reg_7969 = ap_const_lv1_1))) then
                op2_V_assign_0_2_9_reg_9372 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_2_reg_7897 = ap_const_lv1_1))) then
                op2_V_assign_0_2_reg_9327 <= grp_dr2_plus_dpt_int_cap_fu_2585_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_1_reg_8003 = ap_const_lv1_1))) then
                op2_V_assign_0_3_1_reg_9382 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_2_reg_8013 = ap_const_lv1_1))) then
                op2_V_assign_0_3_2_reg_9387 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_3_reg_8023 = ap_const_lv1_1))) then
                op2_V_assign_0_3_3_reg_9392 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_4_reg_8033 = ap_const_lv1_1))) then
                op2_V_assign_0_3_4_reg_9397 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_5_reg_8043 = ap_const_lv1_1))) then
                op2_V_assign_0_3_5_reg_9402 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_6_reg_8053 = ap_const_lv1_1))) then
                op2_V_assign_0_3_6_reg_9407 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_7_reg_8063 = ap_const_lv1_1))) then
                op2_V_assign_0_3_7_reg_9412 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_8_reg_8073 = ap_const_lv1_1))) then
                op2_V_assign_0_3_8_reg_9417 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_9_reg_8083 = ap_const_lv1_1))) then
                op2_V_assign_0_3_9_reg_9422 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_3_reg_7993 = ap_const_lv1_1))) then
                op2_V_assign_0_3_reg_9377 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_1_reg_8117 = ap_const_lv1_1))) then
                op2_V_assign_0_4_1_reg_9432 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_2_reg_8127 = ap_const_lv1_1))) then
                op2_V_assign_0_4_2_reg_9437 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_3_reg_8137 = ap_const_lv1_1))) then
                op2_V_assign_0_4_3_reg_9442 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_4_reg_8147 = ap_const_lv1_1))) then
                op2_V_assign_0_4_4_reg_9447 <= grp_dr2_plus_dpt_int_cap_fu_2585_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_5_reg_8157 = ap_const_lv1_1))) then
                op2_V_assign_0_4_5_reg_9452 <= grp_dr2_plus_dpt_int_cap_fu_2595_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_6_reg_8167 = ap_const_lv1_1))) then
                op2_V_assign_0_4_6_reg_9457 <= grp_dr2_plus_dpt_int_cap_fu_2605_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_7_reg_8177 = ap_const_lv1_1))) then
                op2_V_assign_0_4_7_reg_9462 <= grp_dr2_plus_dpt_int_cap_fu_2615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_8_reg_8181_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_4_8_reg_9467 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_9_reg_8185_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_4_9_reg_9472 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_reg_8107 = ap_const_lv1_1))) then
                op2_V_assign_0_4_reg_9427 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_1_reg_8207_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_1_reg_9482 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_2_reg_8211_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_2_reg_9487 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_3_reg_8215_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_3_reg_9492 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_4_reg_8219_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_4_reg_9497 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_5_reg_8223_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_5_reg_9502 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_6_reg_8227_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_6_reg_9507 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_7_reg_8231_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_7_reg_9512 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_8_reg_8235_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_8_reg_9517 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_9_reg_8239_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_9_reg_9522 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_reg_8203_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_5_reg_9477 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_1_reg_8261_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_1_reg_9532 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_2_reg_8265_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_2_reg_9537 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_3_reg_8269_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_3_reg_9542 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_4_reg_8273_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_4_reg_9547 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_5_reg_8277_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_5_reg_9552 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_6_reg_8281_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_6_reg_9557 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_7_reg_8285_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_7_reg_9562 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_8_reg_8289_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_8_reg_9567 <= grp_dr2_plus_dpt_int_cap_fu_2585_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_9_reg_8293_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_9_reg_9572 <= grp_dr2_plus_dpt_int_cap_fu_2595_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_reg_8257_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_6_reg_9527 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_1_reg_8315_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_1_reg_9582 <= grp_dr2_plus_dpt_int_cap_fu_2615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_2_reg_8319_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_2_reg_9587 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_3_reg_8323_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_3_reg_9592 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_4_reg_8327_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_4_reg_9597 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_5_reg_8331_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_5_reg_9602 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_6_reg_8335_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_6_reg_9607 <= grp_dr2_plus_dpt_int_cap_fu_2425_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_7_reg_8339_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_7_reg_9612 <= grp_dr2_plus_dpt_int_cap_fu_2435_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_8_reg_8343_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_8_reg_9617 <= grp_dr2_plus_dpt_int_cap_fu_2445_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_7_9_reg_8347_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_9_reg_9622 <= grp_dr2_plus_dpt_int_cap_fu_2455_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_reg_8311_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_7_reg_9577 <= grp_dr2_plus_dpt_int_cap_fu_2605_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_1_reg_8369_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_1_reg_9632 <= grp_dr2_plus_dpt_int_cap_fu_2475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_2_reg_8373_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_2_reg_9637 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_3_reg_8377_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_3_reg_9642 <= grp_dr2_plus_dpt_int_cap_fu_2495_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_4_reg_8381_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_4_reg_9647 <= grp_dr2_plus_dpt_int_cap_fu_2505_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_5_reg_8385_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_5_reg_9652 <= grp_dr2_plus_dpt_int_cap_fu_2515_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_6_reg_8389_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_6_reg_9657 <= grp_dr2_plus_dpt_int_cap_fu_2525_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_7_reg_8393_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_7_reg_9662 <= grp_dr2_plus_dpt_int_cap_fu_2535_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_8_reg_8397_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_8_reg_9667 <= grp_dr2_plus_dpt_int_cap_fu_2545_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_9_reg_8401_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_9_reg_9672 <= grp_dr2_plus_dpt_int_cap_fu_2555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_8_reg_8365_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_8_reg_9627 <= grp_dr2_plus_dpt_int_cap_fu_2465_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_1_reg_8423_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_1_reg_9682 <= grp_dr2_plus_dpt_int_cap_fu_2575_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_2_reg_8427_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_2_reg_9687 <= grp_dr2_plus_dpt_int_cap_fu_2585_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_3_reg_8431_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_3_reg_9692 <= grp_dr2_plus_dpt_int_cap_fu_2595_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_4_reg_8435_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_4_reg_9697 <= grp_dr2_plus_dpt_int_cap_fu_2605_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_5_reg_8439_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_5_reg_9702 <= grp_dr2_plus_dpt_int_cap_fu_2615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_6_reg_8443_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_6_reg_9707 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_7_reg_8447_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_7_reg_9712 <= grp_dr2_plus_dpt_int_cap_fu_2395_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_8_reg_8451_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_8_reg_9717 <= grp_dr2_plus_dpt_int_cap_fu_2405_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_9_reg_8455_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_9_reg_9722 <= grp_dr2_plus_dpt_int_cap_fu_2415_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_9_reg_8419_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_reg_9677 <= grp_dr2_plus_dpt_int_cap_fu_2565_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_reg_8635_pp0_iter1_reg = ap_const_lv1_1))) then
                op2_V_assign_0_s_reg_9877 <= grp_dr2_plus_dpt_int_cap_fu_2485_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_s_reg_7817 = ap_const_lv1_1))) then
                op2_V_assign_reg_9227 <= grp_dr2_plus_dpt_int_cap_fu_2385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                p_dr2max_times_pterr2_10_reg_7021 <= p_dr2max_times_pterr2_q1;
                p_dr2max_times_pterr2_12_reg_7026 <= p_dr2max_times_pterr2_q2;
                p_dr2max_times_pterr2_8_reg_7016 <= p_dr2max_times_pterr2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                p_dr2max_times_pterr2_14_reg_7120 <= p_dr2max_times_pterr2_q0;
                p_dr2max_times_pterr2_16_reg_7125 <= p_dr2max_times_pterr2_q1;
                p_dr2max_times_pterr2_18_reg_7130 <= p_dr2max_times_pterr2_q2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage5_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2193_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_2193 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_119_phi_fu_2169_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_11_reg_8581_pp0_iter1_reg, op2_V_assign_0_12_reg_9827, ap_phi_reg_pp0_iter2_calo_track_drval_cut_119_reg_2165, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_11_reg_8581_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_119_phi_fu_2169_p4 <= op2_V_assign_0_12_reg_9827;
        else 
            ap_phi_mux_calo_track_drval_cut_119_phi_fu_2169_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_119_reg_2165;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_120_phi_fu_2180_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_1_reg_8585_pp0_iter1_reg, op2_V_assign_0_12_1_reg_9832, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_120_reg_2176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_1_reg_8585_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_120_phi_fu_2180_p4 <= op2_V_assign_0_12_1_reg_9832;
        else 
            ap_phi_mux_calo_track_drval_cut_120_phi_fu_2180_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_120_reg_2176;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_121_phi_fu_2191_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_2_reg_8589_pp0_iter1_reg, op2_V_assign_0_12_2_reg_9837, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_121_reg_2187)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_2_reg_8589_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_121_phi_fu_2191_p4 <= op2_V_assign_0_12_2_reg_9837;
        else 
            ap_phi_mux_calo_track_drval_cut_121_phi_fu_2191_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_121_reg_2187;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_122_phi_fu_2202_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_3_reg_8593_pp0_iter1_reg, op2_V_assign_0_12_3_reg_9842, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_122_reg_2198)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_3_reg_8593_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_122_phi_fu_2202_p4 <= op2_V_assign_0_12_3_reg_9842;
        else 
            ap_phi_mux_calo_track_drval_cut_122_phi_fu_2202_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_122_reg_2198;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_123_phi_fu_2213_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_4_reg_8597_pp0_iter1_reg, op2_V_assign_0_12_4_reg_9847, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_123_reg_2209)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_4_reg_8597_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_123_phi_fu_2213_p4 <= op2_V_assign_0_12_4_reg_9847;
        else 
            ap_phi_mux_calo_track_drval_cut_123_phi_fu_2213_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_123_reg_2209;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_124_phi_fu_2224_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_5_reg_8601_pp0_iter1_reg, op2_V_assign_0_12_5_reg_9852, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_124_reg_2220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_5_reg_8601_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_124_phi_fu_2224_p4 <= op2_V_assign_0_12_5_reg_9852;
        else 
            ap_phi_mux_calo_track_drval_cut_124_phi_fu_2224_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_124_reg_2220;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_125_phi_fu_2235_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_6_reg_8605_pp0_iter1_reg, op2_V_assign_0_12_6_reg_9857, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_125_reg_2231)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_6_reg_8605_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_125_phi_fu_2235_p4 <= op2_V_assign_0_12_6_reg_9857;
        else 
            ap_phi_mux_calo_track_drval_cut_125_phi_fu_2235_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_125_reg_2231;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_126_phi_fu_2246_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_7_reg_8609_pp0_iter1_reg, op2_V_assign_0_12_7_reg_9862, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_126_reg_2242)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_7_reg_8609_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_126_phi_fu_2246_p4 <= op2_V_assign_0_12_7_reg_9862;
        else 
            ap_phi_mux_calo_track_drval_cut_126_phi_fu_2246_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_126_reg_2242;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_127_phi_fu_2257_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_8_reg_8613_pp0_iter1_reg, op2_V_assign_0_12_8_reg_9867, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_127_reg_2253)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_8_reg_8613_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_127_phi_fu_2257_p4 <= op2_V_assign_0_12_8_reg_9867;
        else 
            ap_phi_mux_calo_track_drval_cut_127_phi_fu_2257_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_127_reg_2253;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_128_phi_fu_2268_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_9_reg_8617_pp0_iter1_reg, op2_V_assign_0_12_9_reg_9872, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_128_reg_2264)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_9_reg_8617_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_128_phi_fu_2268_p4 <= op2_V_assign_0_12_9_reg_9872;
        else 
            ap_phi_mux_calo_track_drval_cut_128_phi_fu_2268_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_128_reg_2264;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_129_phi_fu_2279_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_12_reg_8635_pp0_iter1_reg, op2_V_assign_0_s_reg_9877, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_129_reg_2275)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_12_reg_8635_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_129_phi_fu_2279_p4 <= op2_V_assign_0_s_reg_9877;
        else 
            ap_phi_mux_calo_track_drval_cut_129_phi_fu_2279_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_129_reg_2275;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_130_phi_fu_2290_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_1_reg_8639_pp0_iter1_reg, op2_V_assign_0_13_1_reg_9882, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_130_reg_2286)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_1_reg_8639_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_130_phi_fu_2290_p4 <= op2_V_assign_0_13_1_reg_9882;
        else 
            ap_phi_mux_calo_track_drval_cut_130_phi_fu_2290_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_130_reg_2286;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_131_phi_fu_2301_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_2_reg_8643_pp0_iter1_reg, op2_V_assign_0_13_2_reg_9887, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_131_reg_2297)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_2_reg_8643_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_131_phi_fu_2301_p4 <= op2_V_assign_0_13_2_reg_9887;
        else 
            ap_phi_mux_calo_track_drval_cut_131_phi_fu_2301_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_131_reg_2297;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_132_phi_fu_2312_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_3_reg_8647_pp0_iter1_reg, op2_V_assign_0_13_3_reg_9892, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_132_reg_2308)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_3_reg_8647_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_132_phi_fu_2312_p4 <= op2_V_assign_0_13_3_reg_9892;
        else 
            ap_phi_mux_calo_track_drval_cut_132_phi_fu_2312_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_132_reg_2308;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_133_phi_fu_2323_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_4_reg_8651_pp0_iter1_reg, op2_V_assign_0_13_4_reg_9897, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_133_reg_2319)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_4_reg_8651_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_133_phi_fu_2323_p4 <= op2_V_assign_0_13_4_reg_9897;
        else 
            ap_phi_mux_calo_track_drval_cut_133_phi_fu_2323_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_133_reg_2319;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_134_phi_fu_2334_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_5_reg_8655_pp0_iter1_reg, op2_V_assign_0_13_5_reg_9902, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_134_reg_2330)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_5_reg_8655_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_134_phi_fu_2334_p4 <= op2_V_assign_0_13_5_reg_9902;
        else 
            ap_phi_mux_calo_track_drval_cut_134_phi_fu_2334_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_134_reg_2330;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_135_phi_fu_2345_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_6_reg_8659_pp0_iter1_reg, op2_V_assign_0_13_6_reg_9907, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_135_reg_2341)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_6_reg_8659_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_135_phi_fu_2345_p4 <= op2_V_assign_0_13_6_reg_9907;
        else 
            ap_phi_mux_calo_track_drval_cut_135_phi_fu_2345_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_135_reg_2341;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_136_phi_fu_2356_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_7_reg_8663_pp0_iter1_reg, op2_V_assign_0_13_7_reg_9912, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_136_reg_2352)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_7_reg_8663_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_136_phi_fu_2356_p4 <= op2_V_assign_0_13_7_reg_9912;
        else 
            ap_phi_mux_calo_track_drval_cut_136_phi_fu_2356_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_136_reg_2352;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_137_phi_fu_2367_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_8_reg_8667_pp0_iter1_reg, op2_V_assign_0_13_8_reg_9917, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_137_reg_2363)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_8_reg_8667_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_137_phi_fu_2367_p4 <= op2_V_assign_0_13_8_reg_9917;
        else 
            ap_phi_mux_calo_track_drval_cut_137_phi_fu_2367_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_137_reg_2363;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_138_phi_fu_2378_p4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, tmp_29_13_9_reg_8671_pp0_iter1_reg, op2_V_assign_0_13_9_reg_9922, ap_block_pp0_stage4, ap_phi_reg_pp0_iter2_calo_track_drval_cut_138_reg_2374)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_29_13_9_reg_8671_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_138_phi_fu_2378_p4 <= op2_V_assign_0_13_9_reg_9922;
        else 
            ap_phi_mux_calo_track_drval_cut_138_phi_fu_2378_p4 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_138_reg_2374;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_1956 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_1967 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_1978 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_1989 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2000 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2011 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2022 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2033 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2044 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2055 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_966 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2066 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2077 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2088 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2099 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2110 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2121 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2132 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2143 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2154 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2165 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_977 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2176 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2187 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2198 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2209 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2220 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2231 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2242 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2253 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2264 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2275 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_988 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2286 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2297 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2308 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2319 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2330 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2341 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2352 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2363 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2374 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_955 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_999 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1010 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1021 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1032 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1043 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1054 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1065 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_856 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1076 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1087 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1098 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1109 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1120 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1131 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1142 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1153 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1164 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1175 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_867 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1186 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1197 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1208 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1219 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1230 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1241 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1252 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1263 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1274 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1285 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_878 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1296 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1307 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1318 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1329 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1340 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1351 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1362 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1373 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1384 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1395 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_889 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1406 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1417 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1428 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1439 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1450 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1461 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1472 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1483 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1494 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1505 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_900 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1516 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1527 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1538 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1549 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1560 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1571 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1582 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1593 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1604 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1615 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_911 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1626 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1637 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1648 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1659 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1670 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1681 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1692 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1703 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1714 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1725 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_922 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1736 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1747 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1758 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1769 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1780 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1791 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1802 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1813 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1824 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_1835 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_933 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_1846 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_1857 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_1868 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_1879 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_1890 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_1901 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_1912 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_1923 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_1934 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_1945 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_944 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_845 <= "XXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= calo_track_drval_0_s_reg_7218_pp0_iter1_reg;
    ap_return_1 <= calo_track_drval_0_9_reg_7224_pp0_iter1_reg;
    ap_return_10 <= calo_track_drval_1_s_reg_7292_pp0_iter1_reg;
    ap_return_100 <= calo_track_drval_10_reg_8987_pp0_iter2_reg;
    ap_return_101 <= calo_track_drval_10_9_reg_8993_pp0_iter2_reg;
    ap_return_102 <= calo_track_drval_10_1_reg_8999_pp0_iter2_reg;
    ap_return_103 <= calo_track_drval_10_2_reg_9005_pp0_iter2_reg;
    ap_return_104 <= calo_track_drval_10_3_reg_9011_pp0_iter2_reg;
    ap_return_105 <= calo_track_drval_10_4_reg_9017_pp0_iter2_reg;
    ap_return_106 <= calo_track_drval_10_5_reg_9023_pp0_iter2_reg;
    ap_return_107 <= calo_track_drval_10_6_reg_9029_pp0_iter2_reg;
    ap_return_108 <= calo_track_drval_10_7_reg_9035_pp0_iter2_reg;
    ap_return_109 <= calo_track_drval_10_8_reg_9041_pp0_iter2_reg;
    ap_return_11 <= calo_track_drval_1_9_reg_7298_pp0_iter1_reg;
    ap_return_110 <= calo_track_drval_11_reg_9047_pp0_iter2_reg;
    ap_return_111 <= calo_track_drval_11_9_reg_9053_pp0_iter2_reg;
    ap_return_112 <= calo_track_drval_11_1_reg_9059_pp0_iter2_reg;
    ap_return_113 <= calo_track_drval_11_2_reg_9065_pp0_iter2_reg;
    ap_return_114 <= calo_track_drval_11_3_reg_9071_pp0_iter2_reg;
    ap_return_115 <= calo_track_drval_11_4_reg_9077_pp0_iter2_reg;
    ap_return_116 <= calo_track_drval_11_5_reg_9083_pp0_iter2_reg;
    ap_return_117 <= calo_track_drval_11_6_reg_9089_pp0_iter2_reg;
    ap_return_118 <= calo_track_drval_11_7_reg_9095_pp0_iter2_reg;
    ap_return_119 <= calo_track_drval_11_8_reg_9101_pp0_iter2_reg;
    ap_return_12 <= calo_track_drval_1_1_reg_7304_pp0_iter1_reg;
    ap_return_120 <= calo_track_drval_12_reg_9107_pp0_iter2_reg;
    ap_return_121 <= calo_track_drval_12_9_reg_9113_pp0_iter2_reg;
    ap_return_122 <= calo_track_drval_12_1_reg_9119_pp0_iter2_reg;
    ap_return_123 <= calo_track_drval_12_2_reg_9125_pp0_iter2_reg;
    ap_return_124 <= calo_track_drval_12_3_reg_9131_pp0_iter2_reg;
    ap_return_125 <= calo_track_drval_12_4_reg_9137_pp0_iter2_reg;
    ap_return_126 <= calo_track_drval_12_5_reg_9143_pp0_iter2_reg;
    ap_return_127 <= calo_track_drval_12_6_reg_9149_pp0_iter2_reg;
    ap_return_128 <= calo_track_drval_12_7_reg_9155_pp0_iter2_reg;
    ap_return_129 <= calo_track_drval_12_8_reg_9161_pp0_iter2_reg;
    ap_return_13 <= calo_track_drval_1_2_reg_7310_pp0_iter1_reg;
    ap_return_130 <= calo_track_drval_13_reg_9167_pp0_iter2_reg;
    ap_return_131 <= calo_track_drval_13_9_reg_9173_pp0_iter2_reg;
    ap_return_132 <= calo_track_drval_13_1_reg_9179_pp0_iter2_reg;
    ap_return_133 <= calo_track_drval_13_2_reg_9185_pp0_iter2_reg;
    ap_return_134 <= calo_track_drval_13_3_reg_9191_pp0_iter2_reg;
    ap_return_135 <= calo_track_drval_13_4_reg_9197_pp0_iter2_reg;
    ap_return_136 <= calo_track_drval_13_5_reg_9203_pp0_iter2_reg;
    ap_return_137 <= calo_track_drval_13_6_reg_9209_pp0_iter2_reg;
    ap_return_138 <= calo_track_drval_13_7_reg_9215_pp0_iter2_reg;
    ap_return_139 <= calo_track_drval_13_8_reg_9221_pp0_iter2_reg;
    ap_return_14 <= calo_track_drval_1_3_reg_7316_pp0_iter1_reg;
    ap_return_140 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_reg_845;
    ap_return_141 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_1_reg_856;
    ap_return_142 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_2_reg_867;
    ap_return_143 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_3_reg_878;
    ap_return_144 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_4_reg_889;
    ap_return_145 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_5_reg_900;
    ap_return_146 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_6_reg_911;
    ap_return_147 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_7_reg_922;
    ap_return_148 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_8_reg_933;
    ap_return_149 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_9_reg_944;
    ap_return_15 <= calo_track_drval_1_4_reg_7322_pp0_iter1_reg;
    ap_return_150 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_139_reg_955;
    ap_return_151 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_10_reg_966;
    ap_return_152 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_11_reg_977;
    ap_return_153 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_12_reg_988;
    ap_return_154 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_13_reg_999;
    ap_return_155 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_14_reg_1010;
    ap_return_156 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_15_reg_1021;
    ap_return_157 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_16_reg_1032;
    ap_return_158 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_17_reg_1043;
    ap_return_159 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_18_reg_1054;
    ap_return_16 <= calo_track_drval_1_5_reg_7328_pp0_iter1_reg;
    ap_return_160 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_19_reg_1065;
    ap_return_161 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_20_reg_1076;
    ap_return_162 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_21_reg_1087;
    ap_return_163 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_22_reg_1098;
    ap_return_164 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_23_reg_1109;
    ap_return_165 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_24_reg_1120;
    ap_return_166 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_25_reg_1131;
    ap_return_167 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_26_reg_1142;
    ap_return_168 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_27_reg_1153;
    ap_return_169 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_28_reg_1164;
    ap_return_17 <= calo_track_drval_1_6_reg_7334_pp0_iter1_reg;
    ap_return_170 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_29_reg_1175;
    ap_return_171 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_30_reg_1186;
    ap_return_172 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_31_reg_1197;
    ap_return_173 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_32_reg_1208;
    ap_return_174 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_33_reg_1219;
    ap_return_175 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_34_reg_1230;
    ap_return_176 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_35_reg_1241;
    ap_return_177 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_36_reg_1252;
    ap_return_178 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_37_reg_1263;
    ap_return_179 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_38_reg_1274;
    ap_return_18 <= calo_track_drval_1_7_reg_7340_pp0_iter1_reg;
    ap_return_180 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_39_reg_1285;
    ap_return_181 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_40_reg_1296;
    ap_return_182 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_41_reg_1307;
    ap_return_183 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_42_reg_1318;
    ap_return_184 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_43_reg_1329;
    ap_return_185 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_44_reg_1340;
    ap_return_186 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_45_reg_1351;
    ap_return_187 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_46_reg_1362;
    ap_return_188 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_47_reg_1373;
    ap_return_189 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_48_reg_1384;
    ap_return_19 <= calo_track_drval_1_8_reg_7346_pp0_iter1_reg;
    ap_return_190 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_49_reg_1395;
    ap_return_191 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_50_reg_1406;
    ap_return_192 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_51_reg_1417;
    ap_return_193 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_52_reg_1428;
    ap_return_194 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_53_reg_1439;
    ap_return_195 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_54_reg_1450;
    ap_return_196 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_55_reg_1461;
    ap_return_197 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_56_reg_1472;
    ap_return_198 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_57_reg_1483;
    ap_return_199 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_58_reg_1494;
    ap_return_2 <= calo_track_drval_0_1_reg_7230_pp0_iter1_reg;
    ap_return_20 <= calo_track_drval_2_s_reg_7366_pp0_iter1_reg;
    ap_return_200 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_59_reg_1505;
    ap_return_201 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_60_reg_1516;
    ap_return_202 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_61_reg_1527;
    ap_return_203 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_62_reg_1538;
    ap_return_204 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_63_reg_1549;
    ap_return_205 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_64_reg_1560;
    ap_return_206 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_65_reg_1571;
    ap_return_207 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_66_reg_1582;
    ap_return_208 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_67_reg_1593;
    ap_return_209 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_68_reg_1604;
    ap_return_21 <= calo_track_drval_2_9_reg_7372_pp0_iter1_reg;
    ap_return_210 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_69_reg_1615;
    ap_return_211 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_70_reg_1626;
    ap_return_212 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_71_reg_1637;
    ap_return_213 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_72_reg_1648;
    ap_return_214 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_73_reg_1659;
    ap_return_215 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_74_reg_1670;
    ap_return_216 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_75_reg_1681;
    ap_return_217 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_76_reg_1692;
    ap_return_218 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_77_reg_1703;
    ap_return_219 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_78_reg_1714;
    ap_return_22 <= calo_track_drval_2_1_reg_7378_pp0_iter1_reg;
    ap_return_220 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_79_reg_1725;
    ap_return_221 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_80_reg_1736;
    ap_return_222 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_81_reg_1747;
    ap_return_223 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_82_reg_1758;
    ap_return_224 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_83_reg_1769;
    ap_return_225 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_84_reg_1780;
    ap_return_226 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_85_reg_1791;
    ap_return_227 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_86_reg_1802;
    ap_return_228 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_87_reg_1813;
    ap_return_229 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_88_reg_1824;
    ap_return_23 <= calo_track_drval_2_2_reg_7384_pp0_iter1_reg;
    ap_return_230 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_89_reg_1835;
    ap_return_231 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_90_reg_1846;
    ap_return_232 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_91_reg_1857;
    ap_return_233 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_92_reg_1868;
    ap_return_234 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_93_reg_1879;
    ap_return_235 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_94_reg_1890;
    ap_return_236 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_95_reg_1901;
    ap_return_237 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_96_reg_1912;
    ap_return_238 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_97_reg_1923;
    ap_return_239 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_98_reg_1934;
    ap_return_24 <= calo_track_drval_2_3_reg_7913_pp0_iter1_reg;
    ap_return_240 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_99_reg_1945;
    ap_return_241 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_100_reg_1956;
    ap_return_242 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_101_reg_1967;
    ap_return_243 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_102_reg_1978;
    ap_return_244 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_103_reg_1989;
    ap_return_245 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_104_reg_2000;
    ap_return_246 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_105_reg_2011;
    ap_return_247 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_106_reg_2022;
    ap_return_248 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_107_reg_2033;
    ap_return_249 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_108_reg_2044;
    ap_return_25 <= calo_track_drval_2_4_reg_7923_pp0_iter1_reg;
    ap_return_250 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_109_reg_2055;
    ap_return_251 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_110_reg_2066;
    ap_return_252 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_111_reg_2077;
    ap_return_253 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_112_reg_2088;
    ap_return_254 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_113_reg_2099;
    ap_return_255 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_114_reg_2110;
    ap_return_256 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_115_reg_2121;
    ap_return_257 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_116_reg_2132;
    ap_return_258 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_117_reg_2143;
    ap_return_259 <= ap_phi_reg_pp0_iter2_calo_track_drval_cut_118_reg_2154;
    ap_return_26 <= calo_track_drval_2_5_reg_7933_pp0_iter1_reg;
    ap_return_260 <= ap_phi_mux_calo_track_drval_cut_119_phi_fu_2169_p4;
    ap_return_261 <= ap_phi_mux_calo_track_drval_cut_120_phi_fu_2180_p4;
    ap_return_262 <= ap_phi_mux_calo_track_drval_cut_121_phi_fu_2191_p4;
    ap_return_263 <= ap_phi_mux_calo_track_drval_cut_122_phi_fu_2202_p4;
    ap_return_264 <= ap_phi_mux_calo_track_drval_cut_123_phi_fu_2213_p4;
    ap_return_265 <= ap_phi_mux_calo_track_drval_cut_124_phi_fu_2224_p4;
    ap_return_266 <= ap_phi_mux_calo_track_drval_cut_125_phi_fu_2235_p4;
    ap_return_267 <= ap_phi_mux_calo_track_drval_cut_126_phi_fu_2246_p4;
    ap_return_268 <= ap_phi_mux_calo_track_drval_cut_127_phi_fu_2257_p4;
    ap_return_269 <= ap_phi_mux_calo_track_drval_cut_128_phi_fu_2268_p4;
    ap_return_27 <= calo_track_drval_2_6_reg_7943_pp0_iter1_reg;
    ap_return_270 <= ap_phi_mux_calo_track_drval_cut_129_phi_fu_2279_p4;
    ap_return_271 <= ap_phi_mux_calo_track_drval_cut_130_phi_fu_2290_p4;
    ap_return_272 <= ap_phi_mux_calo_track_drval_cut_131_phi_fu_2301_p4;
    ap_return_273 <= ap_phi_mux_calo_track_drval_cut_132_phi_fu_2312_p4;
    ap_return_274 <= ap_phi_mux_calo_track_drval_cut_133_phi_fu_2323_p4;
    ap_return_275 <= ap_phi_mux_calo_track_drval_cut_134_phi_fu_2334_p4;
    ap_return_276 <= ap_phi_mux_calo_track_drval_cut_135_phi_fu_2345_p4;
    ap_return_277 <= ap_phi_mux_calo_track_drval_cut_136_phi_fu_2356_p4;
    ap_return_278 <= ap_phi_mux_calo_track_drval_cut_137_phi_fu_2367_p4;
    ap_return_279 <= ap_phi_mux_calo_track_drval_cut_138_phi_fu_2378_p4;
    ap_return_28 <= calo_track_drval_2_7_reg_7953_pp0_iter1_reg;
    ap_return_29 <= calo_track_drval_2_8_reg_7963_pp0_iter1_reg;
    ap_return_3 <= calo_track_drval_0_2_reg_7236_pp0_iter1_reg;
    ap_return_30 <= calo_track_drval_3_s_reg_7987_pp0_iter1_reg;
    ap_return_31 <= calo_track_drval_3_9_reg_7997_pp0_iter1_reg;
    ap_return_32 <= calo_track_drval_3_1_reg_8007_pp0_iter1_reg;
    ap_return_33 <= calo_track_drval_3_2_reg_8017_pp0_iter1_reg;
    ap_return_34 <= calo_track_drval_3_3_reg_8027_pp0_iter1_reg;
    ap_return_35 <= calo_track_drval_3_4_reg_8037_pp0_iter1_reg;
    ap_return_36 <= calo_track_drval_3_5_reg_8047_pp0_iter1_reg;
    ap_return_37 <= calo_track_drval_3_6_reg_8057_pp0_iter1_reg;
    ap_return_38 <= calo_track_drval_3_7_reg_8067_pp0_iter1_reg;
    ap_return_39 <= calo_track_drval_3_8_reg_8077_pp0_iter1_reg;
    ap_return_4 <= calo_track_drval_0_3_reg_7242_pp0_iter1_reg;
    ap_return_40 <= calo_track_drval_4_s_reg_8101_pp0_iter1_reg;
    ap_return_41 <= calo_track_drval_4_9_reg_8111_pp0_iter1_reg;
    ap_return_42 <= calo_track_drval_4_1_reg_8121_pp0_iter1_reg;
    ap_return_43 <= calo_track_drval_4_2_reg_8131_pp0_iter1_reg;
    ap_return_44 <= calo_track_drval_4_3_reg_8141_pp0_iter1_reg;
    ap_return_45 <= calo_track_drval_4_4_reg_8151_pp0_iter1_reg;
    ap_return_46 <= calo_track_drval_4_5_reg_8161_pp0_iter1_reg;
    ap_return_47 <= calo_track_drval_4_6_reg_8171_pp0_iter1_reg;
    ap_return_48 <= calo_track_drval_4_7_reg_8675_pp0_iter2_reg;
    ap_return_49 <= calo_track_drval_4_8_reg_8681_pp0_iter2_reg;
    ap_return_5 <= calo_track_drval_0_4_reg_7248_pp0_iter1_reg;
    ap_return_50 <= calo_track_drval_5_s_reg_8687_pp0_iter2_reg;
    ap_return_51 <= calo_track_drval_5_9_reg_8693_pp0_iter2_reg;
    ap_return_52 <= calo_track_drval_5_1_reg_8699_pp0_iter2_reg;
    ap_return_53 <= calo_track_drval_5_2_reg_8705_pp0_iter2_reg;
    ap_return_54 <= calo_track_drval_5_3_reg_8711_pp0_iter2_reg;
    ap_return_55 <= calo_track_drval_5_4_reg_8717_pp0_iter2_reg;
    ap_return_56 <= calo_track_drval_5_5_reg_8723_pp0_iter2_reg;
    ap_return_57 <= calo_track_drval_5_6_reg_8729_pp0_iter2_reg;
    ap_return_58 <= calo_track_drval_5_7_reg_8735_pp0_iter2_reg;
    ap_return_59 <= calo_track_drval_5_8_reg_8741_pp0_iter2_reg;
    ap_return_6 <= calo_track_drval_0_5_reg_7254_pp0_iter1_reg;
    ap_return_60 <= calo_track_drval_6_s_reg_8747_pp0_iter2_reg;
    ap_return_61 <= calo_track_drval_6_9_reg_8753_pp0_iter2_reg;
    ap_return_62 <= calo_track_drval_6_1_reg_8759_pp0_iter2_reg;
    ap_return_63 <= calo_track_drval_6_2_reg_8765_pp0_iter2_reg;
    ap_return_64 <= calo_track_drval_6_3_reg_8771_pp0_iter2_reg;
    ap_return_65 <= calo_track_drval_6_4_reg_8777_pp0_iter2_reg;
    ap_return_66 <= calo_track_drval_6_5_reg_8783_pp0_iter2_reg;
    ap_return_67 <= calo_track_drval_6_6_reg_8789_pp0_iter2_reg;
    ap_return_68 <= calo_track_drval_6_7_reg_8795_pp0_iter2_reg;
    ap_return_69 <= calo_track_drval_6_8_reg_8801_pp0_iter2_reg;
    ap_return_7 <= calo_track_drval_0_6_reg_7260_pp0_iter1_reg;
    ap_return_70 <= calo_track_drval_7_s_reg_8807_pp0_iter2_reg;
    ap_return_71 <= calo_track_drval_7_9_reg_8813_pp0_iter2_reg;
    ap_return_72 <= calo_track_drval_7_1_reg_8819_pp0_iter2_reg;
    ap_return_73 <= calo_track_drval_7_2_reg_8825_pp0_iter2_reg;
    ap_return_74 <= calo_track_drval_7_3_reg_8831_pp0_iter2_reg;
    ap_return_75 <= calo_track_drval_7_4_reg_8837_pp0_iter2_reg;
    ap_return_76 <= calo_track_drval_7_5_reg_8843_pp0_iter2_reg;
    ap_return_77 <= calo_track_drval_7_6_reg_8849_pp0_iter2_reg;
    ap_return_78 <= calo_track_drval_7_7_reg_8855_pp0_iter2_reg;
    ap_return_79 <= calo_track_drval_7_8_reg_8861_pp0_iter2_reg;
    ap_return_8 <= calo_track_drval_0_7_reg_7266_pp0_iter1_reg;
    ap_return_80 <= calo_track_drval_8_s_reg_8867_pp0_iter2_reg;
    ap_return_81 <= calo_track_drval_8_9_reg_8873_pp0_iter2_reg;
    ap_return_82 <= calo_track_drval_8_1_reg_8879_pp0_iter2_reg;
    ap_return_83 <= calo_track_drval_8_2_reg_8885_pp0_iter2_reg;
    ap_return_84 <= calo_track_drval_8_3_reg_8891_pp0_iter2_reg;
    ap_return_85 <= calo_track_drval_8_4_reg_8897_pp0_iter2_reg;
    ap_return_86 <= calo_track_drval_8_5_reg_8903_pp0_iter2_reg;
    ap_return_87 <= calo_track_drval_8_6_reg_8909_pp0_iter2_reg;
    ap_return_88 <= calo_track_drval_8_7_reg_8915_pp0_iter2_reg;
    ap_return_89 <= calo_track_drval_8_8_reg_8921_pp0_iter2_reg;
    ap_return_9 <= calo_track_drval_0_8_reg_7272_pp0_iter1_reg;
    ap_return_90 <= calo_track_drval_9_s_reg_8927_pp0_iter2_reg;
    ap_return_91 <= calo_track_drval_9_9_reg_8933_pp0_iter2_reg;
    ap_return_92 <= calo_track_drval_9_1_reg_8939_pp0_iter2_reg;
    ap_return_93 <= calo_track_drval_9_2_reg_8945_pp0_iter2_reg;
    ap_return_94 <= calo_track_drval_9_3_reg_8951_pp0_iter2_reg;
    ap_return_95 <= calo_track_drval_9_4_reg_8957_pp0_iter2_reg;
    ap_return_96 <= calo_track_drval_9_5_reg_8963_pp0_iter2_reg;
    ap_return_97 <= calo_track_drval_9_6_reg_8969_pp0_iter2_reg;
    ap_return_98 <= calo_track_drval_9_7_reg_8975_pp0_iter2_reg;
    ap_return_99 <= calo_track_drval_9_8_reg_8981_pp0_iter2_reg;
    caloPtMin_V_10_fu_4482_p2 <= std_logic_vector(unsigned(ap_port_reg_track_11_hwPt_V_read) - unsigned(tmp_491_fu_4477_p2));
    caloPtMin_V_11_fu_4599_p2 <= std_logic_vector(unsigned(ap_port_reg_track_12_hwPt_V_read) - unsigned(tmp_495_fu_4594_p2));
    caloPtMin_V_12_fu_4717_p2 <= std_logic_vector(unsigned(ap_port_reg_track_13_hwPt_V_read) - unsigned(tmp_499_fu_4712_p2));
    caloPtMin_V_1_fu_3354_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) - unsigned(tmp_451_fu_3349_p2));
    caloPtMin_V_2_fu_3449_p2 <= std_logic_vector(unsigned(ap_port_reg_track_2_hwPt_V_read) - unsigned(tmp_455_fu_3444_p2));
    caloPtMin_V_3_fu_3544_p2 <= std_logic_vector(unsigned(ap_port_reg_track_3_hwPt_V_read) - unsigned(tmp_459_fu_3539_p2));
    caloPtMin_V_4_fu_3661_p2 <= std_logic_vector(unsigned(ap_port_reg_track_4_hwPt_V_read) - unsigned(tmp_463_fu_3656_p2));
    caloPtMin_V_5_fu_3778_p2 <= std_logic_vector(unsigned(ap_port_reg_track_5_hwPt_V_read) - unsigned(tmp_467_fu_3773_p2));
    caloPtMin_V_6_fu_3895_p2 <= std_logic_vector(unsigned(ap_port_reg_track_6_hwPt_V_read) - unsigned(tmp_471_fu_3890_p2));
    caloPtMin_V_7_fu_4012_p2 <= std_logic_vector(unsigned(ap_port_reg_track_7_hwPt_V_read) - unsigned(tmp_475_fu_4007_p2));
    caloPtMin_V_8_fu_4129_p2 <= std_logic_vector(unsigned(ap_port_reg_track_8_hwPt_V_read) - unsigned(tmp_479_fu_4124_p2));
    caloPtMin_V_9_fu_4246_p2 <= std_logic_vector(unsigned(ap_port_reg_track_9_hwPt_V_read) - unsigned(tmp_483_fu_4241_p2));
    caloPtMin_V_fu_3259_p2 <= std_logic_vector(unsigned(ap_port_reg_track_0_hwPt_V_read) - unsigned(tmp_fu_3254_p2));
    caloPtMin_V_s_fu_4364_p2 <= std_logic_vector(unsigned(ap_port_reg_track_10_hwPt_V_read) - unsigned(tmp_487_fu_4359_p2));

    grp_dr2_int_cap_14_s_fu_2625_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2625_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2625_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2625_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, track_4_hwEta_V_rea_reg_6839, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, track_9_hwEta_V_rea_reg_7074, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= track_9_hwEta_V_rea_reg_7074;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= track_4_hwEta_V_rea_reg_6839;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2625_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2625_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2625_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2625_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2625_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2625_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_4_hwPhi_V_rea_reg_6811, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, track_9_hwPhi_V_rea_reg_7046, ap_CS_fsm_pp0_stage3, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= track_9_hwPhi_V_rea_reg_7046;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= track_4_hwPhi_V_rea_reg_6811;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2625_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2625_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2625_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2625_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2625_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2637_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2637_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2637_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2637_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, track_4_hwEta_V_rea_reg_6839, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, track_9_hwEta_V_rea_reg_7074, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= track_9_hwEta_V_rea_reg_7074;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= track_4_hwEta_V_rea_reg_6839;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2637_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2637_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2637_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2637_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2637_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2637_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_4_hwPhi_V_rea_reg_6811, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, track_9_hwPhi_V_rea_reg_7046, ap_CS_fsm_pp0_stage3, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= track_9_hwPhi_V_rea_reg_7046;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= track_4_hwPhi_V_rea_reg_6811;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2637_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2637_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2637_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2637_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2637_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2649_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2649_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2649_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2649_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, track_9_hwEta_V_rea_reg_7074, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= track_9_hwEta_V_rea_reg_7074;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2649_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2649_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2649_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2649_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2649_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2649_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, track_9_hwPhi_V_rea_reg_7046, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= track_9_hwPhi_V_rea_reg_7046;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2649_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2649_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2649_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2649_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2649_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2661_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2661_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2661_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2661_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, track_9_hwEta_V_rea_reg_7074, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= track_9_hwEta_V_rea_reg_7074;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2661_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2661_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2661_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_3_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2661_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2661_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2661_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, track_9_hwPhi_V_rea_reg_7046, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= track_9_hwPhi_V_rea_reg_7046;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2661_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2661_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2661_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_3_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2661_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2661_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2673_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2673_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2673_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2673_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2673_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2673_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2673_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_4_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2673_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2673_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2673_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2673_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2673_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2673_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_4_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2673_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2673_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2685_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2685_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2685_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2685_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwEta_V_rea_reg_6412, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= track_2_hwEta_V_rea_reg_6412;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2685_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2685_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2685_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_5_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2685_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2685_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2685_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_2_hwPhi_V_rea_reg_6370, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= track_2_hwPhi_V_rea_reg_6370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2685_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2685_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2685_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_5_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2685_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2685_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2697_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2697_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2697_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2697_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2697_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2697_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2697_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_6_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2697_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2697_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2697_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2697_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2697_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2697_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_6_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2697_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2697_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2709_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2709_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2709_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2709_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, track_7_hwEta_V_rea_reg_6956, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= track_7_hwEta_V_rea_reg_6956;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2709_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2709_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2709_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_7_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2709_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2709_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2709_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, track_7_hwPhi_V_rea_reg_6914, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= track_7_hwPhi_V_rea_reg_6914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2709_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2709_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2709_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_7_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2709_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2709_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2721_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2721_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2721_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2721_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2721_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2721_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2721_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_8_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2721_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2721_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2721_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2721_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2721_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2721_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_8_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2721_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2721_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2733_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2733_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2733_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2733_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2733_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2733_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2733_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_9_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2733_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2733_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2733_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2733_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2733_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2733_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_9_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2733_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2733_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2745_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2745_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2745_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2745_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2745_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2745_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2745_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2745_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2745_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2745_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2745_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2745_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2745_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2745_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2745_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2757_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2757_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2757_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2757_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_5_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= ap_port_reg_track_5_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2757_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2757_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2757_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2757_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2757_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2757_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_5_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= ap_port_reg_track_5_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2757_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2757_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2757_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2757_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2757_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2769_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2769_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2769_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2769_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2769_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2769_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2769_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2769_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2769_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2769_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2769_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2769_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2769_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2769_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2769_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2781_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2781_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2781_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2781_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2781_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2781_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2781_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_3_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2781_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2781_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2781_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2781_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2781_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2781_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_3_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2781_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2781_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2793_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2793_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2793_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2793_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2793_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2793_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2793_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_4_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2793_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2793_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2793_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2793_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2793_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2793_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_4_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2793_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2793_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2805_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2805_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2805_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2805_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= ap_port_reg_track_3_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2805_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2805_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2805_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_5_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2805_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2805_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2805_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_3_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= ap_port_reg_track_3_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2805_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2805_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2805_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_5_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2805_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2805_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2817_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2817_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2817_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2817_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2817_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2817_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2817_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_6_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2817_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2817_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2817_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2817_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2817_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2817_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_6_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2817_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2817_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2829_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2829_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2829_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2829_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2829_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2829_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2829_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_7_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2829_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2829_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2829_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2829_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2829_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2829_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_7_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2829_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2829_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2841_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2841_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2841_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2841_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2841_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2841_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2841_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_8_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2841_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2841_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2841_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2841_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2841_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2841_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_8_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2841_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2841_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2853_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2853_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2853_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2853_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2853_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2853_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2853_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_9_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2853_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2853_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2853_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2853_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2853_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2853_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, calo_9_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2853_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2853_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2865_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2865_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2865_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2865_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2865_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2865_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2865_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_0_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_2_hwEta_V_read_4_reg_6743, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= calo_2_hwEta_V_read_4_reg_6743;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2865_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2865_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2865_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2865_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2865_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2865_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_0_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_2_hwPhi_V_read_4_reg_6583, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= calo_2_hwPhi_V_read_4_reg_6583;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2865_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2865_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2877_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2877_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2877_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2877_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_6_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= ap_port_reg_track_6_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2877_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2877_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2877_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_1_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_3_hwEta_V_read_4_reg_6727, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= calo_3_hwEta_V_read_4_reg_6727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2877_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2877_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2877_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_6_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= ap_port_reg_track_6_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2877_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2877_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2877_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_1_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_3_hwPhi_V_read_4_reg_6567, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= calo_3_hwPhi_V_read_4_reg_6567;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2877_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2877_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2889_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2889_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2889_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2889_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_7_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= ap_port_reg_track_7_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2889_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2889_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2889_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwEta_V_read_4_reg_6647, calo_6_hwEta_V_read_4_reg_6679, calo_4_hwEta_V_read_4_reg_6711, calo_0_hwEta_V_read_4_reg_6775, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= calo_8_hwEta_V_read_4_reg_6647;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= calo_4_hwEta_V_read_4_reg_6711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= calo_0_hwEta_V_read_4_reg_6775;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= calo_6_hwEta_V_read_4_reg_6679;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2889_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2889_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2889_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_7_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= ap_port_reg_track_7_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2889_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2889_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2889_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_8_hwPhi_V_read_4_reg_6487, calo_6_hwPhi_V_read_4_reg_6519, calo_4_hwPhi_V_read_4_reg_6551, calo_0_hwPhi_V_read_4_reg_6615, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= calo_8_hwPhi_V_read_4_reg_6487;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= calo_4_hwPhi_V_read_4_reg_6551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= calo_0_hwPhi_V_read_4_reg_6615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= calo_6_hwPhi_V_read_4_reg_6519;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2889_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2889_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2901_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_int_cap_14_s_fu_2901_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_14_s_fu_2901_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2901_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwEta_V_read, ap_port_reg_track_7_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= ap_port_reg_track_7_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= ap_port_reg_track_4_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2901_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2901_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2901_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_3_hwEta_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwEta_V_read_4_reg_6631, calo_7_hwEta_V_read_4_reg_6663, calo_5_hwEta_V_read_4_reg_6695, calo_1_hwEta_V_read_4_reg_6759, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= calo_9_hwEta_V_read_4_reg_6631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= calo_5_hwEta_V_read_4_reg_6695;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= calo_1_hwEta_V_read_4_reg_6759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= calo_7_hwEta_V_read_4_reg_6663;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2901_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2901_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2901_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_2_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_port_reg_track_4_hwPhi_V_read, ap_port_reg_track_7_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= ap_port_reg_track_7_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= ap_port_reg_track_4_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2901_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2901_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_2901_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, calo_3_hwPhi_V_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, calo_9_hwPhi_V_read_4_reg_6471, calo_7_hwPhi_V_read_4_reg_6503, calo_5_hwPhi_V_read_4_reg_6535, calo_1_hwPhi_V_read_4_reg_6599, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= calo_9_hwPhi_V_read_4_reg_6471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= calo_5_hwPhi_V_read_4_reg_6535;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= calo_1_hwPhi_V_read_4_reg_6599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= calo_7_hwPhi_V_read_4_reg_6503;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_2901_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_2901_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2385_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2385_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2385_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_s_reg_7218, tmp_s_fu_3289_p2, calo_track_drval_2_3_reg_7913, tmp_29_2_4_reg_7919, tmp_29_4_8_reg_8181, tmp_29_7_2_reg_8319, tmp_29_9_6_reg_8443, tmp_29_11_reg_8581, calo_track_drval_4_7_reg_8675, calo_track_drval_7_1_reg_8819, calo_track_drval_9_5_reg_8963, calo_track_drval_12_reg_9107, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_reg_8581 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_12_reg_9107;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_6_reg_8443 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_9_5_reg_8963;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_2_reg_8319 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_7_1_reg_8819;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_8_reg_8181 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_4_7_reg_8675;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_2_3_reg_7913;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_3289_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= calo_track_drval_0_s_reg_7218;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2385_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_4_hwPt_V_read_5_reg_7587, track_2_hwPt_V_read_5_reg_7615, tmp_s_fu_3289_p2, tmp_29_2_4_reg_7919, tmp_29_4_8_reg_8181, tmp_29_7_2_reg_8319, tmp_29_9_6_reg_8443, tmp_29_11_reg_8581, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_reg_8581 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_6_reg_8443 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_2_reg_8319 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_8_reg_8181 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_3289_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_s_fu_3289_p2, tmp_29_2_4_reg_7919, tmp_29_4_8_reg_8181, tmp_29_7_2_reg_8319, tmp_29_9_6_reg_8443, tmp_29_11_reg_8581, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_reg_8581 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_6_reg_8443 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_2_reg_8319 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_8_reg_8181 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_3289_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2385_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_s_fu_3289_p2, tmp_29_2_4_reg_7919, p_032_4_reg_8087, tmp_29_4_8_reg_8181, p_032_7_reg_8297, tmp_29_7_2_reg_8319, p_032_9_reg_8405, tmp_29_9_6_reg_8443, p_032_11_reg_8567, tmp_29_11_reg_8581, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_reg_8581 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_6_reg_8443 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_2_reg_8319 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_8_reg_8181 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_7919 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_3289_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2385_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2395_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2395_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2395_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_9_reg_7224, tmp_29_0_1_fu_3295_p2, calo_track_drval_2_4_reg_7923, tmp_29_2_5_reg_7929, tmp_29_4_9_reg_8185, tmp_29_7_3_reg_8323, tmp_29_9_7_reg_8447, tmp_29_12_1_reg_8585, calo_track_drval_4_8_reg_8681, calo_track_drval_7_2_reg_8825, calo_track_drval_9_6_reg_8969, calo_track_drval_12_9_reg_9113, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_1_reg_8585 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_12_9_reg_9113;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_7_reg_8447 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_9_6_reg_8969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_3_reg_8323 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_7_2_reg_8825;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_9_reg_8185 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_4_8_reg_8681;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_2_4_reg_7923;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_3295_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= calo_track_drval_0_9_reg_7224;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2395_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_4_hwPt_V_read_5_reg_7587, track_2_hwPt_V_read_5_reg_7615, tmp_29_0_1_fu_3295_p2, tmp_29_2_5_reg_7929, tmp_29_4_9_reg_8185, tmp_29_7_3_reg_8323, tmp_29_9_7_reg_8447, tmp_29_12_1_reg_8585, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_1_reg_8585 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_7_reg_8447 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_3_reg_8323 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_9_reg_8185 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_3295_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_0_1_fu_3295_p2, tmp_29_2_5_reg_7929, tmp_29_4_9_reg_8185, tmp_29_7_3_reg_8323, tmp_29_9_7_reg_8447, tmp_29_12_1_reg_8585, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_1_reg_8585 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_7_reg_8447 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_3_reg_8323 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_9_reg_8185 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_3295_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2395_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_0_1_fu_3295_p2, tmp_29_2_5_reg_7929, p_032_4_reg_8087, tmp_29_4_9_reg_8185, p_032_7_reg_8297, tmp_29_7_3_reg_8323, p_032_9_reg_8405, tmp_29_9_7_reg_8447, p_032_11_reg_8567, tmp_29_12_1_reg_8585, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_1_reg_8585 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_7_reg_8447 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_3_reg_8323 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_4_9_reg_8185 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_7929 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_3295_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2395_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2405_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2405_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2405_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_1_reg_7230, tmp_29_0_2_fu_3301_p2, calo_track_drval_2_5_reg_7933, tmp_29_2_6_reg_7939, tmp_29_5_reg_8203, tmp_29_7_4_reg_8327, tmp_29_9_8_reg_8451, tmp_29_12_2_reg_8589, calo_track_drval_5_s_reg_8687, calo_track_drval_7_3_reg_8831, calo_track_drval_9_7_reg_8975, calo_track_drval_12_1_reg_9119, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_2_reg_8589 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_12_1_reg_9119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_8_reg_8451 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_9_7_reg_8975;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_4_reg_8327 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_7_3_reg_8831;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_reg_8203 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_5_s_reg_8687;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_2_5_reg_7933;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_3301_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= calo_track_drval_0_1_reg_7230;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2405_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_2_hwPt_V_read_5_reg_7615, tmp_29_0_2_fu_3301_p2, tmp_29_2_6_reg_7939, tmp_29_5_reg_8203, tmp_29_7_4_reg_8327, tmp_29_9_8_reg_8451, tmp_29_12_2_reg_8589, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_2_reg_8589 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_8_reg_8451 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_4_reg_8327 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_reg_8203 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_3301_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_0_2_fu_3301_p2, tmp_29_2_6_reg_7939, tmp_29_5_reg_8203, tmp_29_7_4_reg_8327, tmp_29_9_8_reg_8451, tmp_29_12_2_reg_8589, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_2_reg_8589 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_8_reg_8451 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_4_reg_8327 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_reg_8203 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_3301_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2405_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_0_2_fu_3301_p2, tmp_29_2_6_reg_7939, p_032_5_reg_8189, tmp_29_5_reg_8203, p_032_7_reg_8297, tmp_29_7_4_reg_8327, p_032_9_reg_8405, tmp_29_9_8_reg_8451, p_032_11_reg_8567, tmp_29_12_2_reg_8589, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_2_reg_8589 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_8_reg_8451 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_4_reg_8327 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_reg_8203 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_7939 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_3301_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2405_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2415_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2415_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2415_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_2_reg_7236, tmp_29_0_3_fu_3307_p2, calo_track_drval_2_6_reg_7943, tmp_29_2_7_reg_7949, tmp_29_5_1_reg_8207, tmp_29_7_5_reg_8331, tmp_29_9_9_reg_8455, tmp_29_12_3_reg_8593, calo_track_drval_5_9_reg_8693, calo_track_drval_7_4_reg_8837, calo_track_drval_9_8_reg_8981, calo_track_drval_12_2_reg_9125, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_3_reg_8593 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_12_2_reg_9125;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_9_reg_8455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_9_8_reg_8981;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_5_reg_8331 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_7_4_reg_8837;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_1_reg_8207 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_5_9_reg_8693;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_2_6_reg_7943;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_3307_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= calo_track_drval_0_2_reg_7236;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2415_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_2_hwPt_V_read_5_reg_7615, tmp_29_0_3_fu_3307_p2, tmp_29_2_7_reg_7949, tmp_29_5_1_reg_8207, tmp_29_7_5_reg_8331, tmp_29_9_9_reg_8455, tmp_29_12_3_reg_8593, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_3_reg_8593 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_9_reg_8455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_5_reg_8331 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_1_reg_8207 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_3307_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_0_3_fu_3307_p2, tmp_29_2_7_reg_7949, tmp_29_5_1_reg_8207, tmp_29_7_5_reg_8331, tmp_29_9_9_reg_8455, tmp_29_12_3_reg_8593, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_3_reg_8593 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_9_reg_8455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_5_reg_8331 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_1_reg_8207 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_3307_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2415_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_0_3_fu_3307_p2, tmp_29_2_7_reg_7949, p_032_5_reg_8189, tmp_29_5_1_reg_8207, p_032_7_reg_8297, tmp_29_7_5_reg_8331, p_032_9_reg_8405, tmp_29_9_9_reg_8455, p_032_11_reg_8567, tmp_29_12_3_reg_8593, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_3_reg_8593 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_9_reg_8455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_5_reg_8331 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_1_reg_8207 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_7949 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_3307_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2415_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2425_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2425_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2425_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_3_reg_7242, tmp_29_0_4_fu_3313_p2, calo_track_drval_2_7_reg_7953, tmp_29_2_8_reg_7959, tmp_29_5_2_reg_8211, tmp_29_7_6_reg_8335, tmp_29_s_reg_8473, tmp_29_12_4_reg_8597, calo_track_drval_5_1_reg_8699, calo_track_drval_7_5_reg_8843, calo_track_drval_10_reg_8987, calo_track_drval_12_3_reg_9131, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_4_reg_8597 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_12_3_reg_9131;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_s_reg_8473 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_10_reg_8987;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_6_reg_8335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_7_5_reg_8843;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_2_reg_8211 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_5_1_reg_8699;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_2_7_reg_7953;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_3313_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= calo_track_drval_0_3_reg_7242;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2425_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_2_hwPt_V_read_5_reg_7615, tmp_29_0_4_fu_3313_p2, tmp_29_2_8_reg_7959, tmp_29_5_2_reg_8211, tmp_29_7_6_reg_8335, tmp_29_s_reg_8473, tmp_29_12_4_reg_8597, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_4_reg_8597 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_s_reg_8473 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_6_reg_8335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_2_reg_8211 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_3313_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_0_4_fu_3313_p2, tmp_29_2_8_reg_7959, tmp_29_5_2_reg_8211, tmp_29_7_6_reg_8335, tmp_29_s_reg_8473, tmp_29_12_4_reg_8597, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_4_reg_8597 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_s_reg_8473 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_6_reg_8335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_2_reg_8211 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_3313_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2425_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_0_4_fu_3313_p2, tmp_29_2_8_reg_7959, p_032_5_reg_8189, tmp_29_5_2_reg_8211, p_032_7_reg_8297, tmp_29_7_6_reg_8335, p_032_s_reg_8459, tmp_29_s_reg_8473, p_032_11_reg_8567, tmp_29_12_4_reg_8597, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_4_reg_8597 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_s_reg_8473 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_6_reg_8335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_2_reg_8211 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_7959 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_3313_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2425_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2435_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2435_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2435_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_4_reg_7248, tmp_29_0_5_fu_3319_p2, calo_track_drval_2_8_reg_7963, tmp_29_2_9_reg_7969, tmp_29_5_3_reg_8215, tmp_29_7_7_reg_8339, tmp_29_10_1_reg_8477, tmp_29_12_5_reg_8601, calo_track_drval_5_2_reg_8705, calo_track_drval_7_6_reg_8849, calo_track_drval_10_9_reg_8993, calo_track_drval_12_4_reg_9137, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_5_reg_8601 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_12_4_reg_9137;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_1_reg_8477 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_10_9_reg_8993;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_7_reg_8339 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_7_6_reg_8849;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_3_reg_8215 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_5_2_reg_8705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_2_8_reg_7963;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_3319_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= calo_track_drval_0_4_reg_7248;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2435_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_2_hwPt_V_read_5_reg_7615, tmp_29_0_5_fu_3319_p2, tmp_29_2_9_reg_7969, tmp_29_5_3_reg_8215, tmp_29_7_7_reg_8339, tmp_29_10_1_reg_8477, tmp_29_12_5_reg_8601, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_5_reg_8601 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_1_reg_8477 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_7_reg_8339 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_3_reg_8215 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= track_2_hwPt_V_read_5_reg_7615;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_3319_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_0_5_fu_3319_p2, tmp_29_2_9_reg_7969, tmp_29_5_3_reg_8215, tmp_29_7_7_reg_8339, tmp_29_10_1_reg_8477, tmp_29_12_5_reg_8601, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_5_reg_8601 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_1_reg_8477 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_7_reg_8339 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_3_reg_8215 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_3319_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2435_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_0_5_fu_3319_p2, tmp_29_2_9_reg_7969, p_032_5_reg_8189, tmp_29_5_3_reg_8215, p_032_7_reg_8297, tmp_29_7_7_reg_8339, p_032_s_reg_8459, tmp_29_10_1_reg_8477, p_032_11_reg_8567, tmp_29_12_5_reg_8601, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_5_reg_8601 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_1_reg_8477 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_7_reg_8339 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_3_reg_8215 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_7969 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_032_2_reg_7352;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_3319_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2435_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2445_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2445_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2445_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_5_reg_7254, tmp_29_0_6_fu_3325_p2, calo_track_drval_3_s_reg_7987, tmp_29_3_reg_7993, tmp_29_5_4_reg_8219, tmp_29_7_8_reg_8343, tmp_29_10_2_reg_8481, tmp_29_12_6_reg_8605, calo_track_drval_5_3_reg_8711, calo_track_drval_7_7_reg_8855, calo_track_drval_10_1_reg_8999, calo_track_drval_12_5_reg_9143, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_6_reg_8605 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_12_5_reg_9143;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_2_reg_8481 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_10_1_reg_8999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_8_reg_8343 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_7_7_reg_8855;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_4_reg_8219 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_5_3_reg_8711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_3_s_reg_7987;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_3325_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= calo_track_drval_0_5_reg_7254;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2445_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_0_6_fu_3325_p2, tmp_29_3_reg_7993, tmp_29_5_4_reg_8219, tmp_29_7_8_reg_8343, tmp_29_10_2_reg_8481, tmp_29_12_6_reg_8605, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_6_reg_8605 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_2_reg_8481 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_8_reg_8343 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_4_reg_8219 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_3325_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_0_6_fu_3325_p2, tmp_29_3_reg_7993, tmp_29_5_4_reg_8219, tmp_29_7_8_reg_8343, tmp_29_10_2_reg_8481, tmp_29_12_6_reg_8605, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_6_reg_8605 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_2_reg_8481 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_8_reg_8343 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_4_reg_8219 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_3325_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2445_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, tmp_29_0_6_fu_3325_p2, p_032_3_reg_7973, tmp_29_3_reg_7993, p_032_5_reg_8189, tmp_29_5_4_reg_8219, p_032_7_reg_8297, tmp_29_7_8_reg_8343, p_032_s_reg_8459, tmp_29_10_2_reg_8481, p_032_11_reg_8567, tmp_29_12_6_reg_8605, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_6_reg_8605 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_2_reg_8481 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_8_reg_8343 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_4_reg_8219 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_7993 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_3325_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2445_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2455_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2455_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2455_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_6_reg_7260, tmp_29_0_7_fu_3331_p2, calo_track_drval_3_9_reg_7997, tmp_29_3_1_reg_8003, tmp_29_5_5_reg_8223, tmp_29_7_9_reg_8347, tmp_29_10_3_reg_8485, tmp_29_12_7_reg_8609, calo_track_drval_5_4_reg_8717, calo_track_drval_7_8_reg_8861, calo_track_drval_10_2_reg_9005, calo_track_drval_12_6_reg_9149, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_7_reg_8609 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_12_6_reg_9149;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_3_reg_8485 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_10_2_reg_9005;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_9_reg_8347 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_7_8_reg_8861;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_5_reg_8223 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_5_4_reg_8717;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_3_9_reg_7997;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_3331_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= calo_track_drval_0_6_reg_7260;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2455_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_7_hwPt_V_read_5_reg_7545, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_0_7_fu_3331_p2, tmp_29_3_1_reg_8003, tmp_29_5_5_reg_8223, tmp_29_7_9_reg_8347, tmp_29_10_3_reg_8485, tmp_29_12_7_reg_8609, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_7_reg_8609 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_3_reg_8485 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_9_reg_8347 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_5_reg_8223 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_3331_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_0_7_fu_3331_p2, tmp_29_3_1_reg_8003, tmp_29_5_5_reg_8223, tmp_29_7_9_reg_8347, tmp_29_10_3_reg_8485, tmp_29_12_7_reg_8609, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_7_reg_8609 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_3_reg_8485 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_9_reg_8347 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_5_reg_8223 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_3331_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2455_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, tmp_29_0_7_fu_3331_p2, p_032_3_reg_7973, tmp_29_3_1_reg_8003, p_032_5_reg_8189, tmp_29_5_5_reg_8223, p_032_7_reg_8297, tmp_29_7_9_reg_8347, p_032_s_reg_8459, tmp_29_10_3_reg_8485, p_032_11_reg_8567, tmp_29_12_7_reg_8609, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_7_reg_8609 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_3_reg_8485 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_9_reg_8347 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_5_reg_8223 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_8003 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_3331_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2455_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2465_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2465_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2465_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_7_reg_7266, tmp_29_0_8_fu_3337_p2, calo_track_drval_3_1_reg_8007, tmp_29_3_2_reg_8013, tmp_29_5_6_reg_8227, tmp_29_8_reg_8365, tmp_29_10_4_reg_8489, tmp_29_12_8_reg_8613, calo_track_drval_5_5_reg_8723, calo_track_drval_8_s_reg_8867, calo_track_drval_10_3_reg_9011, calo_track_drval_12_7_reg_9155, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_8_reg_8613 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_12_7_reg_9155;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_4_reg_8489 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_10_3_reg_9011;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_reg_8365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_8_s_reg_8867;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_6_reg_8227 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_5_5_reg_8723;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_3_1_reg_8007;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_3337_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= calo_track_drval_0_7_reg_7266;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2465_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_0_8_fu_3337_p2, tmp_29_3_2_reg_8013, tmp_29_5_6_reg_8227, tmp_29_8_reg_8365, tmp_29_10_4_reg_8489, tmp_29_12_8_reg_8613, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_8_reg_8613 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_4_reg_8489 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_reg_8365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_6_reg_8227 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_3337_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_0_8_fu_3337_p2, tmp_29_3_2_reg_8013, tmp_29_5_6_reg_8227, tmp_29_8_reg_8365, tmp_29_10_4_reg_8489, tmp_29_12_8_reg_8613, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_8_reg_8613 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_4_reg_8489 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_reg_8365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_6_reg_8227 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_3337_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2465_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, tmp_29_0_8_fu_3337_p2, p_032_3_reg_7973, tmp_29_3_2_reg_8013, p_032_5_reg_8189, tmp_29_5_6_reg_8227, p_032_8_reg_8351, tmp_29_8_reg_8365, p_032_s_reg_8459, tmp_29_10_4_reg_8489, p_032_11_reg_8567, tmp_29_12_8_reg_8613, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_8_reg_8613 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_4_reg_8489 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_reg_8365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_6_reg_8227 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_8013 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_3337_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2465_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2475_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2475_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2475_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_0_8_reg_7272, tmp_29_0_9_fu_3343_p2, calo_track_drval_3_2_reg_8017, tmp_29_3_3_reg_8023, tmp_29_5_7_reg_8231, tmp_29_8_1_reg_8369, tmp_29_10_5_reg_8493, tmp_29_12_9_reg_8617, calo_track_drval_5_6_reg_8729, calo_track_drval_8_9_reg_8873, calo_track_drval_10_4_reg_9017, calo_track_drval_12_8_reg_9161, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_9_reg_8617 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_12_8_reg_9161;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_5_reg_8493 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_10_4_reg_9017;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_1_reg_8369 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_8_9_reg_8873;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_7_reg_8231 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_5_6_reg_8729;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_3_2_reg_8017;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_3343_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= calo_track_drval_0_8_reg_7272;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2475_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_12_hwPt_V_rea_reg_7475, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_0_9_fu_3343_p2, tmp_29_3_3_reg_8023, tmp_29_5_7_reg_8231, tmp_29_8_1_reg_8369, tmp_29_10_5_reg_8493, tmp_29_12_9_reg_8617, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_9_reg_8617 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= track_12_hwPt_V_rea_reg_7475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_5_reg_8493 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_1_reg_8369 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_7_reg_8231 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_3343_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_0_9_fu_3343_p2, tmp_29_3_3_reg_8023, tmp_29_5_7_reg_8231, tmp_29_8_1_reg_8369, tmp_29_10_5_reg_8493, tmp_29_12_9_reg_8617, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_9_reg_8617 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_5_reg_8493 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_1_reg_8369 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_7_reg_8231 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_3343_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2475_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, p_1_reg_6885, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, tmp_29_0_9_fu_3343_p2, p_032_3_reg_7973, tmp_29_3_3_reg_8023, p_032_5_reg_8189, tmp_29_5_7_reg_8231, p_032_8_reg_8351, tmp_29_8_1_reg_8369, p_032_s_reg_8459, tmp_29_10_5_reg_8493, p_032_11_reg_8567, tmp_29_12_9_reg_8617, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_9_reg_8617 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_032_11_reg_8567;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_5_reg_8493 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_1_reg_8369 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_7_reg_8231 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_8023 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_3343_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= p_1_reg_6885;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2475_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2485_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2485_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2485_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_s_reg_7292, tmp_29_1_fu_3384_p2, calo_track_drval_3_3_reg_8027, tmp_29_3_4_reg_8033, tmp_29_5_8_reg_8235, tmp_29_8_2_reg_8373, tmp_29_10_6_reg_8497, tmp_29_12_reg_8635, calo_track_drval_5_7_reg_8735, calo_track_drval_8_1_reg_8879, calo_track_drval_10_5_reg_9023, calo_track_drval_13_reg_9167, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_reg_8635 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_13_reg_9167;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_6_reg_8497 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_10_5_reg_9023;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_2_reg_8373 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_8_1_reg_8879;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_8_reg_8235 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_5_7_reg_8735;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_3_3_reg_8027;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_3384_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= calo_track_drval_1_s_reg_7292;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2485_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_fu_3384_p2, tmp_29_3_4_reg_8033, tmp_29_5_8_reg_8235, tmp_29_8_2_reg_8373, tmp_29_10_6_reg_8497, tmp_29_12_reg_8635, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_reg_8635 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_6_reg_8497 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_2_reg_8373 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_8_reg_8235 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_3384_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_1_fu_3384_p2, tmp_29_3_4_reg_8033, tmp_29_5_8_reg_8235, tmp_29_8_2_reg_8373, tmp_29_10_6_reg_8497, tmp_29_12_reg_8635, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_reg_8635 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_6_reg_8497 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_2_reg_8373 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_8_reg_8235 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_3384_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2485_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_fu_3384_p2, p_032_3_reg_7973, tmp_29_3_4_reg_8033, p_032_5_reg_8189, tmp_29_5_8_reg_8235, p_032_8_reg_8351, tmp_29_8_2_reg_8373, p_032_s_reg_8459, tmp_29_10_6_reg_8497, p_032_12_reg_8621, tmp_29_12_reg_8635, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_12_reg_8635 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_6_reg_8497 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_2_reg_8373 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_8_reg_8235 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_8033 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_3384_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2485_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2495_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2495_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2495_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_9_reg_7298, tmp_29_1_1_fu_3390_p2, calo_track_drval_3_4_reg_8037, tmp_29_3_5_reg_8043, tmp_29_5_9_reg_8239, tmp_29_8_3_reg_8377, tmp_29_10_7_reg_8501, tmp_29_13_1_reg_8639, calo_track_drval_5_8_reg_8741, calo_track_drval_8_2_reg_8885, calo_track_drval_10_6_reg_9029, calo_track_drval_13_9_reg_9173, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_1_reg_8639 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_13_9_reg_9173;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_7_reg_8501 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_10_6_reg_9029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_3_reg_8377 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_8_2_reg_8885;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_9_reg_8239 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_5_8_reg_8741;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_3_4_reg_8037;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_3390_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= calo_track_drval_1_9_reg_7298;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2495_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_5_hwPt_V_read_5_reg_7573, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_1_fu_3390_p2, tmp_29_3_5_reg_8043, tmp_29_5_9_reg_8239, tmp_29_8_3_reg_8377, tmp_29_10_7_reg_8501, tmp_29_13_1_reg_8639, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_1_reg_8639 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_7_reg_8501 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_3_reg_8377 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_9_reg_8239 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= track_5_hwPt_V_read_5_reg_7573;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_3390_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_1_1_fu_3390_p2, tmp_29_3_5_reg_8043, tmp_29_5_9_reg_8239, tmp_29_8_3_reg_8377, tmp_29_10_7_reg_8501, tmp_29_13_1_reg_8639, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_1_reg_8639 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_7_reg_8501 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_3_reg_8377 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_9_reg_8239 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_3390_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2495_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_1_fu_3390_p2, p_032_3_reg_7973, tmp_29_3_5_reg_8043, p_032_5_reg_8189, tmp_29_5_9_reg_8239, p_032_8_reg_8351, tmp_29_8_3_reg_8377, p_032_s_reg_8459, tmp_29_10_7_reg_8501, p_032_12_reg_8621, tmp_29_13_1_reg_8639, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_1_reg_8639 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_7_reg_8501 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_3_reg_8377 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_5_9_reg_8239 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_5_reg_8189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_8043 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_3390_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2495_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2505_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2505_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2505_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_1_reg_7304, tmp_29_1_2_fu_3396_p2, calo_track_drval_3_5_reg_8047, tmp_29_3_6_reg_8053, tmp_29_6_reg_8257, tmp_29_8_4_reg_8381, tmp_29_10_8_reg_8505, tmp_29_13_2_reg_8643, calo_track_drval_6_s_reg_8747, calo_track_drval_8_3_reg_8891, calo_track_drval_10_7_reg_9035, calo_track_drval_13_1_reg_9179, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_2_reg_8643 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_13_1_reg_9179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_8_reg_8505 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_10_7_reg_9035;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_4_reg_8381 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_8_3_reg_8891;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_reg_8257 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_6_s_reg_8747;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_3_5_reg_8047;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_3396_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= calo_track_drval_1_1_reg_7304;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2505_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_2_fu_3396_p2, tmp_29_3_6_reg_8053, tmp_29_6_reg_8257, tmp_29_8_4_reg_8381, tmp_29_10_8_reg_8505, tmp_29_13_2_reg_8643, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_2_reg_8643 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_8_reg_8505 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_4_reg_8381 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_reg_8257 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_3396_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_1_2_fu_3396_p2, tmp_29_3_6_reg_8053, tmp_29_6_reg_8257, tmp_29_8_4_reg_8381, tmp_29_10_8_reg_8505, tmp_29_13_2_reg_8643, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_2_reg_8643 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_8_reg_8505 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_4_reg_8381 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_reg_8257 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_3396_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2505_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_2_fu_3396_p2, p_032_3_reg_7973, tmp_29_3_6_reg_8053, p_032_6_reg_8243, tmp_29_6_reg_8257, p_032_8_reg_8351, tmp_29_8_4_reg_8381, p_032_s_reg_8459, tmp_29_10_8_reg_8505, p_032_12_reg_8621, tmp_29_13_2_reg_8643, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_2_reg_8643 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_8_reg_8505 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_4_reg_8381 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_reg_8257 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_8053 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_3396_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2505_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2515_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2515_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2515_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_2_reg_7310, tmp_29_1_3_fu_3402_p2, calo_track_drval_3_6_reg_8057, tmp_29_3_7_reg_8063, tmp_29_6_1_reg_8261, tmp_29_8_5_reg_8385, tmp_29_10_9_reg_8509, tmp_29_13_3_reg_8647, calo_track_drval_6_9_reg_8753, calo_track_drval_8_4_reg_8897, calo_track_drval_10_8_reg_9041, calo_track_drval_13_2_reg_9185, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_3_reg_8647 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_13_2_reg_9185;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_9_reg_8509 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_10_8_reg_9041;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_5_reg_8385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_8_4_reg_8897;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_1_reg_8261 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_6_9_reg_8753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_3_6_reg_8057;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_3402_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= calo_track_drval_1_2_reg_7310;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2515_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_10_hwPt_V_rea_reg_7503, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_3_fu_3402_p2, tmp_29_3_7_reg_8063, tmp_29_6_1_reg_8261, tmp_29_8_5_reg_8385, tmp_29_10_9_reg_8509, tmp_29_13_3_reg_8647, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_3_reg_8647 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_9_reg_8509 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= track_10_hwPt_V_rea_reg_7503;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_5_reg_8385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_1_reg_8261 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_3402_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_1_3_fu_3402_p2, tmp_29_3_7_reg_8063, tmp_29_6_1_reg_8261, tmp_29_8_5_reg_8385, tmp_29_10_9_reg_8509, tmp_29_13_3_reg_8647, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_3_reg_8647 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_9_reg_8509 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_5_reg_8385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_1_reg_8261 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_3402_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2515_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_3_fu_3402_p2, p_032_3_reg_7973, tmp_29_3_7_reg_8063, p_032_6_reg_8243, tmp_29_6_1_reg_8261, p_032_8_reg_8351, tmp_29_8_5_reg_8385, p_032_s_reg_8459, tmp_29_10_9_reg_8509, p_032_12_reg_8621, tmp_29_13_3_reg_8647, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_3_reg_8647 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_9_reg_8509 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_s_reg_8459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_5_reg_8385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_1_reg_8261 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_8063 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_3402_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2515_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2525_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2525_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2525_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_3_reg_7316, tmp_29_1_4_fu_3408_p2, calo_track_drval_3_7_reg_8067, tmp_29_3_8_reg_8073, tmp_29_6_2_reg_8265, tmp_29_8_6_reg_8389, tmp_29_10_reg_8527, tmp_29_13_4_reg_8651, calo_track_drval_6_1_reg_8759, calo_track_drval_8_5_reg_8903, calo_track_drval_11_reg_9047, calo_track_drval_13_3_reg_9191, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_4_reg_8651 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_13_3_reg_9191;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_reg_8527 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_11_reg_9047;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_6_reg_8389 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_8_5_reg_8903;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_2_reg_8265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_6_1_reg_8759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_3_7_reg_8067;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_3408_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= calo_track_drval_1_3_reg_7316;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2525_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_4_fu_3408_p2, tmp_29_3_8_reg_8073, tmp_29_6_2_reg_8265, tmp_29_8_6_reg_8389, tmp_29_10_reg_8527, tmp_29_13_4_reg_8651, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_4_reg_8651 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_reg_8527 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_6_reg_8389 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_2_reg_8265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_3408_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_1_4_fu_3408_p2, tmp_29_3_8_reg_8073, tmp_29_6_2_reg_8265, tmp_29_8_6_reg_8389, tmp_29_10_reg_8527, tmp_29_13_4_reg_8651, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_4_reg_8651 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_reg_8527 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_6_reg_8389 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_2_reg_8265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_3408_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2525_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_4_fu_3408_p2, p_032_3_reg_7973, tmp_29_3_8_reg_8073, p_032_6_reg_8243, tmp_29_6_2_reg_8265, p_032_8_reg_8351, tmp_29_8_6_reg_8389, p_032_10_reg_8513, tmp_29_10_reg_8527, p_032_12_reg_8621, tmp_29_13_4_reg_8651, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_4_reg_8651 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_10_reg_8527 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_6_reg_8389 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_2_reg_8265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_8073 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_3408_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2525_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2535_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2535_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2535_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_4_reg_7322, tmp_29_1_5_fu_3414_p2, calo_track_drval_3_8_reg_8077, tmp_29_3_9_reg_8083, tmp_29_6_3_reg_8269, tmp_29_8_7_reg_8393, tmp_29_11_1_reg_8531, tmp_29_13_5_reg_8655, calo_track_drval_6_2_reg_8765, calo_track_drval_8_6_reg_8909, calo_track_drval_11_9_reg_9053, calo_track_drval_13_4_reg_9197, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_5_reg_8655 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_13_4_reg_9197;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_1_reg_8531 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_11_9_reg_9053;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_7_reg_8393 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_8_6_reg_8909;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_3_reg_8269 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_6_2_reg_8765;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_3_8_reg_8077;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_3414_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= calo_track_drval_1_4_reg_7322;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2535_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_3_hwPt_V_read_5_reg_7601, tmp_29_1_5_fu_3414_p2, tmp_29_3_9_reg_8083, tmp_29_6_3_reg_8269, tmp_29_8_7_reg_8393, tmp_29_11_1_reg_8531, tmp_29_13_5_reg_8655, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_5_reg_8655 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_1_reg_8531 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_7_reg_8393 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_3_reg_8269 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= track_3_hwPt_V_read_5_reg_7601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_3414_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_1_5_fu_3414_p2, tmp_29_3_9_reg_8083, tmp_29_6_3_reg_8269, tmp_29_8_7_reg_8393, tmp_29_11_1_reg_8531, tmp_29_13_5_reg_8655, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_5_reg_8655 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_1_reg_8531 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_7_reg_8393 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_3_reg_8269 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_3414_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2535_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_5_fu_3414_p2, p_032_3_reg_7973, tmp_29_3_9_reg_8083, p_032_6_reg_8243, tmp_29_6_3_reg_8269, p_032_8_reg_8351, tmp_29_8_7_reg_8393, p_032_10_reg_8513, tmp_29_11_1_reg_8531, p_032_12_reg_8621, tmp_29_13_5_reg_8655, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_5_reg_8655 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_1_reg_8531 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_7_reg_8393 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_3_reg_8269 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_8083 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_3_reg_7973;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_3414_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2535_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2545_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2545_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2545_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_5_reg_7328, tmp_29_1_6_fu_3420_p2, calo_track_drval_4_s_reg_8101, tmp_29_4_reg_8107, tmp_29_6_4_reg_8273, tmp_29_8_8_reg_8397, tmp_29_11_2_reg_8535, tmp_29_13_6_reg_8659, calo_track_drval_6_3_reg_8771, calo_track_drval_8_7_reg_8915, calo_track_drval_11_1_reg_9059, calo_track_drval_13_5_reg_9203, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_6_reg_8659 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_13_5_reg_9203;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_2_reg_8535 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_11_1_reg_9059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_8_reg_8397 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_8_7_reg_8915;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_4_reg_8273 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_6_3_reg_8771;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_4_s_reg_8101;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_3420_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= calo_track_drval_1_5_reg_7328;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2545_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_1_6_fu_3420_p2, tmp_29_4_reg_8107, tmp_29_6_4_reg_8273, tmp_29_8_8_reg_8397, tmp_29_11_2_reg_8535, tmp_29_13_6_reg_8659, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_6_reg_8659 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_2_reg_8535 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_8_reg_8397 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_4_reg_8273 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_3420_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_1_6_fu_3420_p2, tmp_29_4_reg_8107, tmp_29_6_4_reg_8273, tmp_29_8_8_reg_8397, tmp_29_11_2_reg_8535, tmp_29_13_6_reg_8659, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_6_reg_8659 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_2_reg_8535 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_8_reg_8397 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_4_reg_8273 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_3420_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2545_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_6_fu_3420_p2, p_032_4_reg_8087, tmp_29_4_reg_8107, p_032_6_reg_8243, tmp_29_6_4_reg_8273, p_032_8_reg_8351, tmp_29_8_8_reg_8397, p_032_10_reg_8513, tmp_29_11_2_reg_8535, p_032_12_reg_8621, tmp_29_13_6_reg_8659, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_6_reg_8659 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_2_reg_8535 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_8_reg_8397 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_4_reg_8273 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_8107 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_3420_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2545_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2555_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2555_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2555_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_6_reg_7334, tmp_29_1_7_fu_3426_p2, calo_track_drval_4_9_reg_8111, tmp_29_4_1_reg_8117, tmp_29_6_5_reg_8277, tmp_29_8_9_reg_8401, tmp_29_11_3_reg_8539, tmp_29_13_7_reg_8663, calo_track_drval_6_4_reg_8777, calo_track_drval_8_8_reg_8921, calo_track_drval_11_2_reg_9065, calo_track_drval_13_6_reg_9209, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_7_reg_8663 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_13_6_reg_9209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_3_reg_8539 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_11_2_reg_9065;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_9_reg_8401 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_8_8_reg_8921;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_5_reg_8277 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_6_4_reg_8777;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_4_9_reg_8111;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_3426_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= calo_track_drval_1_6_reg_7334;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2555_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_8_hwPt_V_read_5_reg_7531, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_1_7_fu_3426_p2, tmp_29_4_1_reg_8117, tmp_29_6_5_reg_8277, tmp_29_8_9_reg_8401, tmp_29_11_3_reg_8539, tmp_29_13_7_reg_8663, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_7_reg_8663 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_3_reg_8539 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_9_reg_8401 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= track_8_hwPt_V_read_5_reg_7531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_5_reg_8277 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_3426_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_1_7_fu_3426_p2, tmp_29_4_1_reg_8117, tmp_29_6_5_reg_8277, tmp_29_8_9_reg_8401, tmp_29_11_3_reg_8539, tmp_29_13_7_reg_8663, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_7_reg_8663 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_3_reg_8539 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_9_reg_8401 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_5_reg_8277 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_3426_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2555_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_7_fu_3426_p2, p_032_4_reg_8087, tmp_29_4_1_reg_8117, p_032_6_reg_8243, tmp_29_6_5_reg_8277, p_032_8_reg_8351, tmp_29_8_9_reg_8401, p_032_10_reg_8513, tmp_29_11_3_reg_8539, p_032_12_reg_8621, tmp_29_13_7_reg_8663, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_7_reg_8663 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_3_reg_8539 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_9_reg_8401 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_8_reg_8351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_5_reg_8277 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_8117 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_3426_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2555_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2565_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2565_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2565_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_7_reg_7340, tmp_29_1_8_fu_3432_p2, calo_track_drval_4_1_reg_8121, tmp_29_4_2_reg_8127, tmp_29_6_6_reg_8281, tmp_29_9_reg_8419, tmp_29_11_4_reg_8543, tmp_29_13_8_reg_8667, calo_track_drval_6_5_reg_8783, calo_track_drval_9_s_reg_8927, calo_track_drval_11_3_reg_9071, calo_track_drval_13_7_reg_9215, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_8_reg_8667 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_13_7_reg_9215;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_4_reg_8543 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_11_3_reg_9071;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_reg_8419 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_9_s_reg_8927;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_6_reg_8281 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_6_5_reg_8783;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_4_1_reg_8121;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_3432_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= calo_track_drval_1_7_reg_7340;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2565_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_1_8_fu_3432_p2, tmp_29_4_2_reg_8127, tmp_29_6_6_reg_8281, tmp_29_9_reg_8419, tmp_29_11_4_reg_8543, tmp_29_13_8_reg_8667, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_8_reg_8667 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_4_reg_8543 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_reg_8419 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_6_reg_8281 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_3432_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, calo_0_hwPt_V_read_3_reg_7801, tmp_29_1_8_fu_3432_p2, tmp_29_4_2_reg_8127, tmp_29_6_6_reg_8281, tmp_29_9_reg_8419, tmp_29_11_4_reg_8543, tmp_29_13_8_reg_8667, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_8_reg_8667 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_4_reg_8543 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_reg_8419 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_6_reg_8281 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_3432_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2565_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_8_fu_3432_p2, p_032_4_reg_8087, tmp_29_4_2_reg_8127, p_032_6_reg_8243, tmp_29_6_6_reg_8281, p_032_9_reg_8405, tmp_29_9_reg_8419, p_032_10_reg_8513, tmp_29_11_4_reg_8543, p_032_12_reg_8621, tmp_29_13_8_reg_8667, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_8_reg_8667 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_4_reg_8543 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_reg_8419 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_6_reg_8281 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_8127 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_3432_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2565_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2575_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2575_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2575_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_1_8_reg_7346, tmp_29_1_9_fu_3438_p2, calo_track_drval_4_2_reg_8131, tmp_29_4_3_reg_8137, tmp_29_6_7_reg_8285, tmp_29_9_1_reg_8423, tmp_29_11_5_reg_8547, tmp_29_13_9_reg_8671, calo_track_drval_6_6_reg_8789, calo_track_drval_9_9_reg_8933, calo_track_drval_11_4_reg_9077, calo_track_drval_13_8_reg_9221, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_9_reg_8671 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_13_8_reg_9221;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_5_reg_8547 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_11_4_reg_9077;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_1_reg_8423 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_9_9_reg_8933;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_7_reg_8285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_6_6_reg_8789;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_4_2_reg_8131;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_3438_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= calo_track_drval_1_8_reg_7346;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2575_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_13_hwPt_V_rea_reg_7461, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_1_9_fu_3438_p2, tmp_29_4_3_reg_8137, tmp_29_6_7_reg_8285, tmp_29_9_1_reg_8423, tmp_29_11_5_reg_8547, tmp_29_13_9_reg_8671, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_9_reg_8671 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= track_13_hwPt_V_rea_reg_7461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_5_reg_8547 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_1_reg_8423 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_7_reg_8285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_3438_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, calo_1_hwPt_V_read_3_reg_7785, tmp_29_1_9_fu_3438_p2, tmp_29_4_3_reg_8137, tmp_29_6_7_reg_8285, tmp_29_9_1_reg_8423, tmp_29_11_5_reg_8547, tmp_29_13_9_reg_8671, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_9_reg_8671 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_5_reg_8547 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_1_reg_8423 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_7_reg_8285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_3438_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2575_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_1_reg_7278, tmp_29_1_9_fu_3438_p2, p_032_4_reg_8087, tmp_29_4_3_reg_8137, p_032_6_reg_8243, tmp_29_6_7_reg_8285, p_032_9_reg_8405, tmp_29_9_1_reg_8423, p_032_10_reg_8513, tmp_29_11_5_reg_8547, p_032_12_reg_8621, tmp_29_13_9_reg_8671, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_13_9_reg_8671 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_12_reg_8621;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_5_reg_8547 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_1_reg_8423 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_7_reg_8285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_8137 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_3438_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= p_032_1_reg_7278;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2575_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2585_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2585_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2585_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_2_s_reg_7366, tmp_29_2_fu_3479_p2, calo_track_drval_4_3_reg_8141, tmp_29_4_4_reg_8147, tmp_29_6_8_reg_8289, tmp_29_9_2_reg_8427, tmp_29_11_6_reg_8551, calo_track_drval_6_7_reg_8795, calo_track_drval_9_1_reg_8939, calo_track_drval_11_5_reg_9083, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_6_reg_8551 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= calo_track_drval_11_5_reg_9083;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_2_reg_8427 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= calo_track_drval_9_1_reg_8939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_8_reg_8289 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= calo_track_drval_6_7_reg_8795;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= calo_track_drval_4_3_reg_8141;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_3479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= calo_track_drval_2_s_reg_7366;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2585_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_2_fu_3479_p2, tmp_29_4_4_reg_8147, tmp_29_6_8_reg_8289, tmp_29_9_2_reg_8427, tmp_29_11_6_reg_8551, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_6_reg_8551 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_2_reg_8427 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_8_reg_8289 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_3479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_2_hwPt_V_read_3_reg_7769, tmp_29_2_fu_3479_p2, tmp_29_4_4_reg_8147, tmp_29_6_8_reg_8289, tmp_29_9_2_reg_8427, tmp_29_11_6_reg_8551, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_6_reg_8551 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_2_reg_8427 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= calo_2_hwPt_V_read_3_reg_7769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_8_reg_8289 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_3479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2585_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_2_fu_3479_p2, p_032_4_reg_8087, tmp_29_4_4_reg_8147, p_032_6_reg_8243, tmp_29_6_8_reg_8289, p_032_9_reg_8405, tmp_29_9_2_reg_8427, p_032_10_reg_8513, tmp_29_11_6_reg_8551, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_6_reg_8551 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_2_reg_8427 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_8_reg_8289 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_8147 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_3479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= p_032_2_reg_7352;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2585_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2595_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2595_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2595_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_2_9_reg_7372, tmp_29_2_1_fu_3485_p2, calo_track_drval_4_4_reg_8151, tmp_29_4_5_reg_8157, tmp_29_6_9_reg_8293, tmp_29_9_3_reg_8431, tmp_29_11_7_reg_8555, calo_track_drval_6_8_reg_8801, calo_track_drval_9_2_reg_8945, calo_track_drval_11_6_reg_9089, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_7_reg_8555 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= calo_track_drval_11_6_reg_9089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_3_reg_8431 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= calo_track_drval_9_2_reg_8945;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_9_reg_8293 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= calo_track_drval_6_8_reg_8801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= calo_track_drval_4_4_reg_8151;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_3485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= calo_track_drval_2_9_reg_7372;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2595_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_6_hwPt_V_read_5_reg_7559, track_4_hwPt_V_read_5_reg_7587, tmp_29_2_1_fu_3485_p2, tmp_29_4_5_reg_8157, tmp_29_6_9_reg_8293, tmp_29_9_3_reg_8431, tmp_29_11_7_reg_8555, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_7_reg_8555 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_3_reg_8431 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_9_reg_8293 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= track_6_hwPt_V_read_5_reg_7559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_3485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_3_hwPt_V_read_3_reg_7753, tmp_29_2_1_fu_3485_p2, tmp_29_4_5_reg_8157, tmp_29_6_9_reg_8293, tmp_29_9_3_reg_8431, tmp_29_11_7_reg_8555, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_7_reg_8555 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_3_reg_8431 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= calo_3_hwPt_V_read_3_reg_7753;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_9_reg_8293 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_3485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2595_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_2_1_fu_3485_p2, p_032_4_reg_8087, tmp_29_4_5_reg_8157, p_032_6_reg_8243, tmp_29_6_9_reg_8293, p_032_9_reg_8405, tmp_29_9_3_reg_8431, p_032_10_reg_8513, tmp_29_11_7_reg_8555, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_7_reg_8555 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_3_reg_8431 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_6_9_reg_8293 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= p_032_6_reg_8243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_8157 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_3485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= p_032_2_reg_7352;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2595_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2605_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2605_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2605_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_2_1_reg_7378, tmp_29_2_2_fu_3491_p2, calo_track_drval_4_5_reg_8161, tmp_29_4_6_reg_8167, tmp_29_7_reg_8311, tmp_29_9_4_reg_8435, tmp_29_11_8_reg_8559, calo_track_drval_7_s_reg_8807, calo_track_drval_9_3_reg_8951, calo_track_drval_11_7_reg_9095, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_8_reg_8559 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= calo_track_drval_11_7_reg_9095;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_4_reg_8435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= calo_track_drval_9_3_reg_8951;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_reg_8311 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= calo_track_drval_7_s_reg_8807;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= calo_track_drval_4_5_reg_8161;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_3491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= calo_track_drval_2_1_reg_7378;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2605_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_4_hwPt_V_read_5_reg_7587, tmp_29_2_2_fu_3491_p2, tmp_29_4_6_reg_8167, tmp_29_7_reg_8311, tmp_29_9_4_reg_8435, tmp_29_11_8_reg_8559, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_8_reg_8559 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_4_reg_8435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_reg_8311 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_3491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_8_hwPt_V_read_3_reg_7673, calo_6_hwPt_V_read_3_reg_7705, calo_4_hwPt_V_read_3_reg_7737, calo_0_hwPt_V_read_3_reg_7801, tmp_29_2_2_fu_3491_p2, tmp_29_4_6_reg_8167, tmp_29_7_reg_8311, tmp_29_9_4_reg_8435, tmp_29_11_8_reg_8559, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_8_reg_8559 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= calo_8_hwPt_V_read_3_reg_7673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_4_reg_8435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= calo_4_hwPt_V_read_3_reg_7737;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_reg_8311 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= calo_0_hwPt_V_read_3_reg_7801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= calo_6_hwPt_V_read_3_reg_7705;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_3491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2605_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_2_2_fu_3491_p2, p_032_4_reg_8087, tmp_29_4_6_reg_8167, p_032_7_reg_8297, tmp_29_7_reg_8311, p_032_9_reg_8405, tmp_29_9_4_reg_8435, p_032_10_reg_8513, tmp_29_11_8_reg_8559, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_8_reg_8559 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_4_reg_8435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_reg_8311 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_8167 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_3491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= p_032_2_reg_7352;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2605_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2615_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2615_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2615_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_track_drval_2_2_reg_7384, tmp_29_2_3_fu_3497_p2, calo_track_drval_4_6_reg_8171, tmp_29_4_7_reg_8177, tmp_29_7_1_reg_8315, tmp_29_9_5_reg_8439, tmp_29_11_9_reg_8563, calo_track_drval_7_9_reg_8813, calo_track_drval_9_4_reg_8957, calo_track_drval_11_8_reg_9101, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_9_reg_8563 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= calo_track_drval_11_8_reg_9101;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_5_reg_8439 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= calo_track_drval_9_4_reg_8957;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_1_reg_8315 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= calo_track_drval_7_9_reg_8813;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= calo_track_drval_4_6_reg_8171;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_3497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= calo_track_drval_2_2_reg_7384;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2615_dr2 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, track_11_hwPt_V_rea_reg_7489, track_9_hwPt_V_read_5_reg_7517, track_7_hwPt_V_read_5_reg_7545, track_4_hwPt_V_read_5_reg_7587, tmp_29_2_3_fu_3497_p2, tmp_29_4_7_reg_8177, tmp_29_7_1_reg_8315, tmp_29_9_5_reg_8439, tmp_29_11_9_reg_8563, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_9_reg_8563 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= track_11_hwPt_V_rea_reg_7489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_5_reg_8439 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= track_9_hwPt_V_read_5_reg_7517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_1_reg_8315 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= track_7_hwPt_V_read_5_reg_7545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= track_4_hwPt_V_read_5_reg_7587;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_3497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, calo_9_hwPt_V_read_3_reg_7657, calo_7_hwPt_V_read_3_reg_7689, calo_5_hwPt_V_read_3_reg_7721, calo_1_hwPt_V_read_3_reg_7785, tmp_29_2_3_fu_3497_p2, tmp_29_4_7_reg_8177, tmp_29_7_1_reg_8315, tmp_29_9_5_reg_8439, tmp_29_11_9_reg_8563, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_9_reg_8563 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= calo_9_hwPt_V_read_3_reg_7657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_5_reg_8439 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= calo_5_hwPt_V_read_3_reg_7721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_1_reg_8315 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= calo_1_hwPt_V_read_3_reg_7785;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= calo_7_hwPt_V_read_3_reg_7689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_3497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2615_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, p_032_2_reg_7352, tmp_29_2_3_fu_3497_p2, p_032_4_reg_8087, tmp_29_4_7_reg_8177, p_032_7_reg_8297, tmp_29_7_1_reg_8315, p_032_9_reg_8405, tmp_29_9_5_reg_8439, p_032_10_reg_8513, tmp_29_11_9_reg_8563, ap_block_pp0_stage5, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_11_9_reg_8563 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= p_032_10_reg_8513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_9_5_reg_8439 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= p_032_9_reg_8405;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_1_reg_8315 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= p_032_7_reg_8297;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_8177 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= p_032_4_reg_8087;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_3497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= p_032_2_reg_7352;
        else 
            grp_dr2_plus_dpt_int_cap_fu_2615_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp10_fu_4383_p2 <= "1" when (signed(tmp_489_fu_4374_p4) < signed(ap_const_lv7_1)) else "0";
    icmp11_fu_4501_p2 <= "1" when (signed(tmp_493_fu_4492_p4) < signed(ap_const_lv7_1)) else "0";
    icmp12_fu_4618_p2 <= "1" when (signed(tmp_497_fu_4609_p4) < signed(ap_const_lv7_1)) else "0";
    icmp13_fu_4736_p2 <= "1" when (signed(tmp_501_fu_4727_p4) < signed(ap_const_lv7_1)) else "0";
    icmp1_fu_3207_p2 <= "1" when (signed(tmp_453_fu_3198_p4) < signed(ap_const_lv7_1)) else "0";
    icmp2_fu_3230_p2 <= "1" when (signed(tmp_457_fu_3221_p4) < signed(ap_const_lv7_1)) else "0";
    icmp3_fu_3563_p2 <= "1" when (signed(tmp_461_fu_3554_p4) < signed(ap_const_lv7_1)) else "0";
    icmp4_fu_3680_p2 <= "1" when (signed(tmp_465_fu_3671_p4) < signed(ap_const_lv7_1)) else "0";
    icmp5_fu_3797_p2 <= "1" when (signed(tmp_469_fu_3788_p4) < signed(ap_const_lv7_1)) else "0";
    icmp6_fu_3914_p2 <= "1" when (signed(tmp_473_fu_3905_p4) < signed(ap_const_lv7_1)) else "0";
    icmp7_fu_4031_p2 <= "1" when (signed(tmp_477_fu_4022_p4) < signed(ap_const_lv7_1)) else "0";
    icmp8_fu_4148_p2 <= "1" when (signed(tmp_481_fu_4139_p4) < signed(ap_const_lv7_1)) else "0";
    icmp9_fu_4265_p2 <= "1" when (signed(tmp_485_fu_4256_p4) < signed(ap_const_lv7_1)) else "0";
    icmp_fu_3125_p2 <= "1" when (signed(tmp_449_fu_3115_p4) < signed(ap_const_lv7_1)) else "0";
    p_032_10_fu_4507_p3 <= 
        p_dr2max_times_pterr2_24_reg_7390 when (icmp11_fu_4501_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_11_fu_4624_p3 <= 
        p_dr2max_times_pterr2_q0 when (icmp12_fu_4618_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_12_fu_4742_p3 <= 
        p_dr2max_times_pterr2_q1 when (icmp13_fu_4736_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_1_fu_3213_p3 <= 
        reg_3105 when (icmp1_fu_3207_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_2_fu_3236_p3 <= 
        reg_3110 when (icmp2_fu_3230_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_3_fu_3569_p3 <= 
        p_dr2max_times_pterr2_8_reg_7016 when (icmp3_fu_3563_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_4_fu_3686_p3 <= 
        p_dr2max_times_pterr2_10_reg_7021 when (icmp4_fu_3680_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_5_fu_3803_p3 <= 
        p_dr2max_times_pterr2_12_reg_7026 when (icmp5_fu_3797_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_6_fu_3920_p3 <= 
        p_dr2max_times_pterr2_14_reg_7120 when (icmp6_fu_3914_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_7_fu_4037_p3 <= 
        p_dr2max_times_pterr2_16_reg_7125 when (icmp7_fu_4031_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_8_fu_4154_p3 <= 
        p_dr2max_times_pterr2_18_reg_7130 when (icmp8_fu_4148_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_9_fu_4271_p3 <= 
        reg_3105 when (icmp9_fu_4265_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_s_fu_4389_p3 <= 
        reg_3110 when (icmp10_fu_4383_p2(0) = '1') else 
        ap_const_lv17_0;
    p_10_cast_fu_4530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_10_fu_4522_p3),16));
    p_10_fu_4522_p3 <= 
        ap_const_lv15_0 when (tmp_494_fu_4514_p3(0) = '1') else 
        tmp_492_fu_4488_p1;
    p_11_cast_fu_4648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_11_fu_4640_p3),16));
    p_11_fu_4640_p3 <= 
        ap_const_lv15_0 when (tmp_498_fu_4632_p3(0) = '1') else 
        tmp_496_fu_4605_p1;
    p_12_cast_fu_4766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_12_fu_4758_p3),16));
    p_12_fu_4758_p3 <= 
        ap_const_lv15_0 when (tmp_502_fu_4750_p3(0) = '1') else 
        tmp_500_fu_4723_p1;
    p_1_39_fu_3372_p3 <= 
        ap_const_lv15_0 when (tmp_454_fu_3364_p3(0) = '1') else 
        tmp_452_fu_3360_p1;
    p_1_cast_fu_3380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_1_39_fu_3372_p3),16));
    p_1_fu_3146_p3 <= 
        p_dr2max_times_pterr2_q0 when (icmp_reg_6791(0) = '1') else 
        ap_const_lv17_0;
    p_2_cast_fu_3475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_fu_3467_p3),16));
    p_2_fu_3467_p3 <= 
        ap_const_lv15_0 when (tmp_458_fu_3459_p3(0) = '1') else 
        tmp_456_fu_3455_p1;
    p_3_cast_fu_3592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_3_fu_3584_p3),16));
    p_3_fu_3584_p3 <= 
        ap_const_lv15_0 when (tmp_462_fu_3576_p3(0) = '1') else 
        tmp_460_fu_3550_p1;
    p_4_cast_fu_3709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_4_fu_3701_p3),16));
    p_4_fu_3701_p3 <= 
        ap_const_lv15_0 when (tmp_466_fu_3693_p3(0) = '1') else 
        tmp_464_fu_3667_p1;
    p_5_cast_fu_3826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_5_fu_3818_p3),16));
    p_5_fu_3818_p3 <= 
        ap_const_lv15_0 when (tmp_470_fu_3810_p3(0) = '1') else 
        tmp_468_fu_3784_p1;
    p_6_cast_fu_3943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_6_fu_3935_p3),16));
    p_6_fu_3935_p3 <= 
        ap_const_lv15_0 when (tmp_474_fu_3927_p3(0) = '1') else 
        tmp_472_fu_3901_p1;
    p_7_cast_fu_4060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_7_fu_4052_p3),16));
    p_7_fu_4052_p3 <= 
        ap_const_lv15_0 when (tmp_478_fu_4044_p3(0) = '1') else 
        tmp_476_fu_4018_p1;
    p_8_cast_fu_4177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_8_fu_4169_p3),16));
    p_8_fu_4169_p3 <= 
        ap_const_lv15_0 when (tmp_482_fu_4161_p3(0) = '1') else 
        tmp_480_fu_4135_p1;
    p_9_cast_fu_4295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_9_fu_4287_p3),16));
    p_9_fu_4287_p3 <= 
        ap_const_lv15_0 when (tmp_486_fu_4279_p3(0) = '1') else 
        tmp_484_fu_4252_p1;
    p_cast_41_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_40_fu_4405_p3),16));
    p_cast_fu_3285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_fu_3277_p3),16));

    p_dr2max_times_pterr2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, tmp_i_fu_3131_p1, tmp_i1_fu_3153_p1, tmp_i5_fu_3168_p1, tmp_i9_fu_3183_p1, tmp_i12_fu_3244_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i12_fu_3244_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i9_fu_3183_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i5_fu_3168_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i1_fu_3153_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i_fu_3131_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, tmp_i2_fu_3136_p1, tmp_i3_fu_3158_p1, tmp_i6_fu_3173_p1, tmp_i10_fu_3188_p1, tmp_i13_fu_3249_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i13_fu_3249_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i10_fu_3188_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i6_fu_3173_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i3_fu_3158_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i2_fu_3136_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, tmp_i7_fu_3141_p1, tmp_i4_fu_3163_p1, tmp_i8_fu_3178_p1, tmp_i11_fu_3193_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i11_fu_3193_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i8_fu_3178_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i4_fu_3163_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i7_fu_3141_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    p_s_40_fu_4405_p3 <= 
        ap_const_lv15_0 when (tmp_490_fu_4397_p3(0) = '1') else 
        tmp_488_fu_4370_p1;
    p_s_fu_3277_p3 <= 
        ap_const_lv15_0 when (tmp_450_fu_3269_p3(0) = '1') else 
        tmp_448_fu_3265_p1;
    tmp_29_0_1_fu_3295_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_0_2_fu_3301_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_0_3_fu_3307_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_0_4_fu_3313_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_0_5_fu_3319_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_0_6_fu_3325_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_0_7_fu_3331_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_0_8_fu_3337_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_0_9_fu_3343_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_10_1_fu_4423_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_10_2_fu_4429_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_10_3_fu_4435_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_10_4_fu_4441_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_10_5_fu_4447_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_10_6_fu_4453_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_10_7_fu_4459_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_10_8_fu_4465_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_10_9_fu_4471_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_10_fu_4534_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_11_1_fu_4540_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_11_2_fu_4546_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_11_3_fu_4552_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_11_4_fu_4558_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_11_5_fu_4564_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_11_6_fu_4570_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_11_7_fu_4576_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_11_8_fu_4582_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_11_9_fu_4588_p2 <= "1" when (signed(p_10_cast_fu_4530_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_11_fu_4652_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_12_1_fu_4658_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_12_2_fu_4664_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_12_3_fu_4670_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_12_4_fu_4676_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_12_5_fu_4682_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_12_6_fu_4688_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_12_7_fu_4694_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_12_8_fu_4700_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_12_9_fu_4706_p2 <= "1" when (signed(p_11_cast_fu_4648_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_12_fu_4770_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_13_1_fu_4776_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_13_2_fu_4782_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_13_3_fu_4788_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_13_4_fu_4794_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_13_5_fu_4800_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_13_6_fu_4806_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_13_7_fu_4812_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_13_8_fu_4818_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_13_9_fu_4824_p2 <= "1" when (signed(p_12_cast_fu_4766_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_1_1_fu_3390_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_1_2_fu_3396_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_1_3_fu_3402_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_1_4_fu_3408_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_1_5_fu_3414_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_1_6_fu_3420_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_1_7_fu_3426_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_1_8_fu_3432_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_1_9_fu_3438_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_1_fu_3384_p2 <= "1" when (signed(p_1_cast_fu_3380_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_2_1_fu_3485_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_2_2_fu_3491_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_2_3_fu_3497_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_2_4_fu_3503_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_2_5_fu_3509_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_2_6_fu_3515_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_2_7_fu_3521_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_2_8_fu_3527_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_2_9_fu_3533_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_2_fu_3479_p2 <= "1" when (signed(p_2_cast_fu_3475_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_3_1_fu_3602_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_3_2_fu_3608_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_3_3_fu_3614_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_3_4_fu_3620_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_3_5_fu_3626_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_3_6_fu_3632_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_3_7_fu_3638_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_3_8_fu_3644_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_3_9_fu_3650_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_3_fu_3596_p2 <= "1" when (signed(p_3_cast_fu_3592_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_4_1_fu_3719_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_4_2_fu_3725_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_4_3_fu_3731_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_4_4_fu_3737_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_4_5_fu_3743_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_4_6_fu_3749_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_4_7_fu_3755_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_4_8_fu_3761_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_4_9_fu_3767_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_4_fu_3713_p2 <= "1" when (signed(p_4_cast_fu_3709_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_5_1_fu_3836_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_5_2_fu_3842_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_5_3_fu_3848_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_5_4_fu_3854_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_5_5_fu_3860_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_5_6_fu_3866_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_5_7_fu_3872_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_5_8_fu_3878_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_5_9_fu_3884_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_5_fu_3830_p2 <= "1" when (signed(p_5_cast_fu_3826_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_6_1_fu_3953_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_6_2_fu_3959_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_6_3_fu_3965_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_6_4_fu_3971_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_6_5_fu_3977_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_6_6_fu_3983_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_6_7_fu_3989_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_6_8_fu_3995_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_6_9_fu_4001_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_6_fu_3947_p2 <= "1" when (signed(p_6_cast_fu_3943_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_7_1_fu_4070_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_7_2_fu_4076_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_7_3_fu_4082_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_7_4_fu_4088_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_7_5_fu_4094_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_7_6_fu_4100_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_7_7_fu_4106_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_7_8_fu_4112_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_7_9_fu_4118_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_7_fu_4064_p2 <= "1" when (signed(p_7_cast_fu_4060_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_8_1_fu_4187_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_8_2_fu_4193_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_8_3_fu_4199_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_8_4_fu_4205_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_8_5_fu_4211_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_8_6_fu_4217_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_8_7_fu_4223_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_8_8_fu_4229_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_8_9_fu_4235_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_8_fu_4181_p2 <= "1" when (signed(p_8_cast_fu_4177_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_9_1_fu_4305_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_9_2_fu_4311_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_9_3_fu_4317_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_9_4_fu_4323_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_9_5_fu_4329_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_9_6_fu_4335_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_9_7_fu_4341_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_9_8_fu_4347_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_9_9_fu_4353_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_9_fu_4299_p2 <= "1" when (signed(p_9_cast_fu_4295_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_s_fu_4417_p2 <= "1" when (signed(p_cast_41_fu_4413_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_448_fu_3265_p1 <= caloPtMin_V_fu_3259_p2(15 - 1 downto 0);
    tmp_449_fu_3115_p1 <= track_0_hwPtErr_V_read;
    tmp_449_fu_3115_p4 <= tmp_449_fu_3115_p1(15 downto 9);
    tmp_450_fu_3269_p3 <= caloPtMin_V_fu_3259_p2(15 downto 15);
    tmp_451_fu_3349_p2 <= std_logic_vector(shift_left(unsigned(track_1_hwPtErr_V_r_reg_6460),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_452_fu_3360_p1 <= caloPtMin_V_1_fu_3354_p2(15 - 1 downto 0);
    tmp_453_fu_3198_p4 <= track_1_hwPtErr_V_r_reg_6460(15 downto 9);
    tmp_454_fu_3364_p3 <= caloPtMin_V_1_fu_3354_p2(15 downto 15);
    tmp_455_fu_3444_p2 <= std_logic_vector(shift_left(unsigned(track_2_hwPtErr_V_r_reg_6454),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_456_fu_3455_p1 <= caloPtMin_V_2_fu_3449_p2(15 - 1 downto 0);
    tmp_457_fu_3221_p4 <= track_2_hwPtErr_V_r_reg_6454(15 downto 9);
    tmp_458_fu_3459_p3 <= caloPtMin_V_2_fu_3449_p2(15 downto 15);
    tmp_459_fu_3539_p2 <= std_logic_vector(shift_left(unsigned(track_3_hwPtErr_V_r_reg_6879),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_460_fu_3550_p1 <= caloPtMin_V_3_fu_3544_p2(15 - 1 downto 0);
    tmp_461_fu_3554_p4 <= track_3_hwPtErr_V_r_reg_6879(15 downto 9);
    tmp_462_fu_3576_p3 <= caloPtMin_V_3_fu_3544_p2(15 downto 15);
    tmp_463_fu_3656_p2 <= std_logic_vector(shift_left(unsigned(track_4_hwPtErr_V_r_reg_6873),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_464_fu_3667_p1 <= caloPtMin_V_4_fu_3661_p2(15 - 1 downto 0);
    tmp_465_fu_3671_p4 <= track_4_hwPtErr_V_r_reg_6873(15 downto 9);
    tmp_466_fu_3693_p3 <= caloPtMin_V_4_fu_3661_p2(15 downto 15);
    tmp_467_fu_3773_p2 <= std_logic_vector(shift_left(unsigned(track_5_hwPtErr_V_r_reg_6867),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_468_fu_3784_p1 <= caloPtMin_V_5_fu_3778_p2(15 - 1 downto 0);
    tmp_469_fu_3788_p4 <= track_5_hwPtErr_V_r_reg_6867(15 downto 9);
    tmp_470_fu_3810_p3 <= caloPtMin_V_5_fu_3778_p2(15 downto 15);
    tmp_471_fu_3890_p2 <= std_logic_vector(shift_left(unsigned(track_6_hwPtErr_V_r_reg_7010),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_472_fu_3901_p1 <= caloPtMin_V_6_fu_3895_p2(15 - 1 downto 0);
    tmp_473_fu_3905_p4 <= track_6_hwPtErr_V_r_reg_7010(15 downto 9);
    tmp_474_fu_3927_p3 <= caloPtMin_V_6_fu_3895_p2(15 downto 15);
    tmp_475_fu_4007_p2 <= std_logic_vector(shift_left(unsigned(track_7_hwPtErr_V_r_reg_7004),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_476_fu_4018_p1 <= caloPtMin_V_7_fu_4012_p2(15 - 1 downto 0);
    tmp_477_fu_4022_p4 <= track_7_hwPtErr_V_r_reg_7004(15 downto 9);
    tmp_478_fu_4044_p3 <= caloPtMin_V_7_fu_4012_p2(15 downto 15);
    tmp_479_fu_4124_p2 <= std_logic_vector(shift_left(unsigned(track_8_hwPtErr_V_r_reg_6998),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_480_fu_4135_p1 <= caloPtMin_V_8_fu_4129_p2(15 - 1 downto 0);
    tmp_481_fu_4139_p4 <= track_8_hwPtErr_V_r_reg_6998(15 downto 9);
    tmp_482_fu_4161_p3 <= caloPtMin_V_8_fu_4129_p2(15 downto 15);
    tmp_483_fu_4241_p2 <= std_logic_vector(shift_left(unsigned(track_9_hwPtErr_V_r_reg_7114),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_484_fu_4252_p1 <= caloPtMin_V_9_fu_4246_p2(15 - 1 downto 0);
    tmp_485_fu_4256_p4 <= track_9_hwPtErr_V_r_reg_7114(15 downto 9);
    tmp_486_fu_4279_p3 <= caloPtMin_V_9_fu_4246_p2(15 downto 15);
    tmp_487_fu_4359_p2 <= std_logic_vector(shift_left(unsigned(track_10_hwPtErr_V_s_reg_7108),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_488_fu_4370_p1 <= caloPtMin_V_s_fu_4364_p2(15 - 1 downto 0);
    tmp_489_fu_4374_p4 <= track_10_hwPtErr_V_s_reg_7108(15 downto 9);
    tmp_490_fu_4397_p3 <= caloPtMin_V_s_fu_4364_p2(15 downto 15);
    tmp_491_fu_4477_p2 <= std_logic_vector(shift_left(unsigned(track_11_hwPtErr_V_s_reg_7102),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_492_fu_4488_p1 <= caloPtMin_V_10_fu_4482_p2(15 - 1 downto 0);
    tmp_493_fu_4492_p4 <= track_11_hwPtErr_V_s_reg_7102(15 downto 9);
    tmp_494_fu_4514_p3 <= caloPtMin_V_10_fu_4482_p2(15 downto 15);
    tmp_495_fu_4594_p2 <= std_logic_vector(shift_left(unsigned(track_12_hwPtErr_V_s_reg_7212),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_496_fu_4605_p1 <= caloPtMin_V_11_fu_4599_p2(15 - 1 downto 0);
    tmp_497_fu_4609_p4 <= track_12_hwPtErr_V_s_reg_7212(15 downto 9);
    tmp_498_fu_4632_p3 <= caloPtMin_V_11_fu_4599_p2(15 downto 15);
    tmp_499_fu_4712_p2 <= std_logic_vector(shift_left(unsigned(track_13_hwPtErr_V_s_reg_7206),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_500_fu_4723_p1 <= caloPtMin_V_12_fu_4717_p2(15 - 1 downto 0);
    tmp_501_fu_4727_p4 <= track_13_hwPtErr_V_s_reg_7206(15 downto 9);
    tmp_502_fu_4750_p3 <= caloPtMin_V_12_fu_4717_p2(15 downto 15);
    tmp_fu_3254_p2 <= std_logic_vector(shift_left(unsigned(track_0_hwPtErr_V_r_reg_6466),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_i10_fu_3188_p0 <= ap_port_reg_track_10_hwPtErr_V_read;
        tmp_i10_fu_3188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i10_fu_3188_p0),64));

    tmp_i11_fu_3193_p0 <= ap_port_reg_track_11_hwPtErr_V_read;
        tmp_i11_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i11_fu_3193_p0),64));

    tmp_i12_fu_3244_p0 <= ap_port_reg_track_12_hwPtErr_V_read;
        tmp_i12_fu_3244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i12_fu_3244_p0),64));

    tmp_i13_fu_3249_p0 <= ap_port_reg_track_13_hwPtErr_V_read;
        tmp_i13_fu_3249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i13_fu_3249_p0),64));

    tmp_i1_fu_3153_p0 <= ap_port_reg_track_3_hwPtErr_V_read;
        tmp_i1_fu_3153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i1_fu_3153_p0),64));

    tmp_i2_fu_3136_p0 <= track_1_hwPtErr_V_read;
        tmp_i2_fu_3136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i2_fu_3136_p0),64));

    tmp_i3_fu_3158_p0 <= ap_port_reg_track_4_hwPtErr_V_read;
        tmp_i3_fu_3158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i3_fu_3158_p0),64));

    tmp_i4_fu_3163_p0 <= ap_port_reg_track_5_hwPtErr_V_read;
        tmp_i4_fu_3163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i4_fu_3163_p0),64));

    tmp_i5_fu_3168_p0 <= ap_port_reg_track_6_hwPtErr_V_read;
        tmp_i5_fu_3168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i5_fu_3168_p0),64));

    tmp_i6_fu_3173_p0 <= ap_port_reg_track_7_hwPtErr_V_read;
        tmp_i6_fu_3173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i6_fu_3173_p0),64));

    tmp_i7_fu_3141_p0 <= track_2_hwPtErr_V_read;
        tmp_i7_fu_3141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i7_fu_3141_p0),64));

    tmp_i8_fu_3178_p0 <= ap_port_reg_track_8_hwPtErr_V_read;
        tmp_i8_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i8_fu_3178_p0),64));

    tmp_i9_fu_3183_p0 <= ap_port_reg_track_9_hwPtErr_V_read;
        tmp_i9_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i9_fu_3183_p0),64));

    tmp_i_fu_3131_p0 <= track_0_hwPtErr_V_read;
        tmp_i_fu_3131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_fu_3131_p0),64));

    tmp_s_fu_3289_p2 <= "1" when (signed(p_cast_fu_3285_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
end behav;
