============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:21 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R             
  g407__9945/B                                                        +0     868               
  g407__9945/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     926 R             
  g406__9315/A1                                                       +0     926               
  g406__9315/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +75    1001 F             
  g403__4733/A1                                                       +0    1001               
  g403__4733/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70    1071 R             
  g425__3680/A2                                                       +0    1071               
  g425__3680/ZN          XNR2D0BWP16P90(timing)        1  1.2   24   +70    1140 F             
  g424__5526/A1                                                       +0    1140               
  g424__5526/ZN          NR4D0BWP16P90(timing)         1  1.3   78   +59    1199 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1199               
  wfull_reg/CP           setup                                   0   +70    1269 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     731ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R             
  g407__9945/B                                                        +0     868               
  g407__9945/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     926 R             
  g406__9315/A1                                                       +0     926               
  g406__9315/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +75    1001 F             
  g403__4733/A1                                                       +0    1001               
  g403__4733/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70    1071 R             
  wptr_reg[5]/D          DFCNQD0BWP16P90(timing)                      +0    1071               
  wptr_reg[5]/CP         setup                                   0   +53    1124 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     876ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[5]/D

path   3:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__6131/A1                                                         +0     500               
g206__6131/ZN            IINR4D0BWP16P90(timing)       2  1.7   92   +77     577 R             
write_if_gnt             interconnect                           92    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   4:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__5115/A1                                                        +0     500               
g189__5115/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   5:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R             
  g407__9945/B                                                        +0     868               
  g407__9945/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     946 F             
  g405__6161/A1                                                       +0     946               
  g405__6161/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69    1015 R             
  wptr_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0    1015               
  wptr_reg[4]/CP         setup                                   0   +53    1068 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     932ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[4]/D

path   6:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R             
  g407__9945/B                                                        +0     868               
  g407__9945/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     926 R             
  g406__9315/A1                                                       +0     926               
  g406__9315/Z           XOR2D0BWP16P90(timing)        3  3.5   47   +62     989 R             
  wbin_reg[6]/D          DFCNQD0BWP16P90(timing)                      +0     989               
  wbin_reg[6]/CP         setup                                   0   +58    1047 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     953ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[6]/D

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     884 F             
  g410__2883/A1                                                       +0     884               
  g410__2883/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     954 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     954               
  wptr_reg[3]/CP         setup                                   0   +53    1006 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     994ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   8:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g416__5477/B                                                        +0     734               
  g416__5477/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     795 R             
  g415__6417/A1                                                       +0     795               
  g415__6417/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     870 F             
  g411__2346/A1                                                       +0     870               
  g411__2346/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     939 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     939               
  wptr_reg[2]/CP         setup                                   0   +53     992 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1008ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   9:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R             
  g407__9945/B                                                        +0     868               
  g407__9945/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     932 R             
  wbin_reg[5]/D          DFCNQD0BWP16P90(timing)                      +0     932               
  wbin_reg[5]/CP         setup                                   0   +58     990 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1010ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[5]/D

path  10:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g221/A1                                                             +0     734               
  g221/ZN                NR2D0BWP16P90(timing)         4  3.6   97  +100     834 R             
  g211/A1                                                             +0     834               
  g211/ZN                INR2D0BWP16P90(timing)        1  1.2   52   +70     904 R             
  RC_CG_HIER_INST17/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     904               
    RC_CGIC_INST/CP      setup                                   0   +70     974 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1026ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST17/RC_CGIC_INST/E

path  11:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2391__6131/A1                                                      +0     847               
  g2391__6131/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST62/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST62/RC_CGIC_INST/E

path  12:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2393__5115/A1                                                      +0     847               
  g2393__5115/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST58/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST58/RC_CGIC_INST/E

path  13:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2394__7482/A1                                                      +0     847               
  g2394__7482/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST54/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST54/RC_CGIC_INST/E

path  14:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2395__4733/A1                                                      +0     847               
  g2395__4733/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST50/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST50/RC_CGIC_INST/E

path  15:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2389__8246/A1                                                      +0     847               
  g2389__8246/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST30/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST30/RC_CGIC_INST/E

path  16:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2390__7098/A1                                                      +0     847               
  g2390__7098/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST26/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST26/RC_CGIC_INST/E

path  17:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2392__1881/A1                                                      +0     847               
  g2392__1881/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST22/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST22/RC_CGIC_INST/E

path  18:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g2449__6131/A1                                                      +0     734               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2396__6161/A1                                                      +0     847               
  g2396__6161/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST18/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST18/RC_CGIC_INST/E

path  19:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2401__1666/A1                                                      +0     847               
  g2401__1666/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST60/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST60/RC_CGIC_INST/E

path  20:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2403__6417/A1                                                      +0     847               
  g2403__6417/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST56/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST56/RC_CGIC_INST/E

path  21:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2404__5477/A1                                                      +0     847               
  g2404__5477/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST52/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST52/RC_CGIC_INST/E

path  22:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2398__9945/A1                                                      +0     847               
  g2398__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST32/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST32/RC_CGIC_INST/E

path  23:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2397__9315/A1                                                      +0     847               
  g2397__9315/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST28/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST28/RC_CGIC_INST/E

path  24:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2400__2346/A1                                                      +0     847               
  g2400__2346/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST24/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST24/RC_CGIC_INST/E

path  25:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2402__7410/A1                                                      +0     847               
  g2402__7410/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST20/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST20/RC_CGIC_INST/E

path  26:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g2450__1881/A1                                                      +0     734               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +113     847 F             
  g2399__2883/A1                                                      +0     847               
  g2399__2883/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     902 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     902               
    RC_CGIC_INST/CP      setup                                   0   +68     970 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1030ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  27:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g221/A1                                                             +0     734               
  g221/ZN                NR2D0BWP16P90(timing)         4  3.6   97  +100     834 R             
  g2428__2346/A1                                                      +0     834               
  g2428__2346/Z          AN2D0BWP16P90(timing)         1  1.2   23   +69     903 R             
  RC_CG_HIER_INST29/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     903               
    RC_CGIC_INST/CP      setup                                   0   +60     963 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1037ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST29/RC_CGIC_INST/E

path  28:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g221/A1                                                             +0     734               
  g221/ZN                NR2D0BWP16P90(timing)         4  3.6   97  +100     834 R             
  g209/A1                                                             +0     834               
  g209/Z                 AN2D0BWP16P90(timing)         1  1.2   23   +69     903 R             
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     903               
    RC_CGIC_INST/CP      setup                                   0   +60     963 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1037ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST25/RC_CGIC_INST/E

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g225/A2                                                             +0     629               
  g225/ZN                ND2D0BWP16P90(timing)         6  5.2  119  +104     734 F             
  g221/A1                                                             +0     734               
  g221/ZN                NR2D0BWP16P90(timing)         4  3.6   97  +100     834 R             
  g210/A1                                                             +0     834               
  g210/Z                 AN2D0BWP16P90(timing)         1  1.2   22   +69     903 R             
  RC_CG_HIER_INST21/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     903               
    RC_CGIC_INST/CP      setup                                   0   +60     963 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1037ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST21/RC_CGIC_INST/E

path  30:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g416__5477/B                                                        +0     734               
  g416__5477/S           HA1D0BWP16P90(timing)         3  3.5   48   +81     815 F             
  g414__7410/A1                                                       +0     815               
  g414__7410/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     884 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     884               
  wptr_reg[1]/CP         setup                                   0   +53     937 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1063ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g222/A1                                                             +0     734               
  g222/Z                 OR2D0BWP16P90(timing)         4  3.6   49   +91     825 F             
  g2416__5122/A1                                                      +0     825               
  g2416__5122/ZN         NR2D0BWP16P90(timing)         1  1.2   47   +44     868 R             
  RC_CG_HIER_INST19/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     868               
    RC_CGIC_INST/CP      setup                                   0   +69     937 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1063ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST19/RC_CGIC_INST/E

path  32:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g222/A1                                                             +0     734               
  g222/Z                 OR2D0BWP16P90(timing)         4  3.6   49   +91     825 F             
  g213/B1                                                             +0     825               
  g213/ZN                INR2D0BWP16P90(timing)        1  1.2   38   +43     868 R             
  RC_CG_HIER_INST31/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     868               
    RC_CGIC_INST/CP      setup                                   0   +66     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST31/RC_CGIC_INST/E

path  33:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g222/A1                                                             +0     734               
  g222/Z                 OR2D0BWP16P90(timing)         4  3.6   49   +91     825 F             
  g214/B1                                                             +0     825               
  g214/ZN                INR2D0BWP16P90(timing)        1  1.2   38   +43     868 R             
  RC_CG_HIER_INST27/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     868               
    RC_CGIC_INST/CP      setup                                   0   +66     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST27/RC_CGIC_INST/E

path  34:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g229/A1                                                             +0     548               
  g229/ZN                INR3D0BWP16P90(timing)        2  2.0   78   +81     629 R             
  g226/A2                                                             +0     629               
  g226/ZN                ND2D0BWP16P90(timing)         6  5.2  118  +104     734 F             
  g222/A1                                                             +0     734               
  g222/Z                 OR2D0BWP16P90(timing)         4  3.6   49   +91     825 F             
  g212/B1                                                             +0     825               
  g212/ZN                INR2D0BWP16P90(timing)        1  1.2   38   +43     868 R             
  RC_CG_HIER_INST23/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     868               
    RC_CGIC_INST/CP      setup                                   0   +66     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST23/RC_CGIC_INST/E

path  35:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R             
  g421__4319/B                                                        +0     606               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R             
  g420__6260/B                                                        +0     666               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R             
  g419__5107/A1                                                       +0     734               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R             
  g413__1666/B                                                        +0     807               
  g413__1666/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     871 R             
  wbin_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0     871               
  wbin_reg[4]/CP         setup                                   0   +58     929 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1071ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2412__3680/A1                                                      +0     798               
  g2412__3680/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST48/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST48/RC_CGIC_INST/E

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2424__6161/A1                                                      +0     798               
  g2424__6161/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST46/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST46/RC_CGIC_INST/E

path  38:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2406__5107/A1                                                      +0     798               
  g2406__5107/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST44/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST44/RC_CGIC_INST/E

path  39:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2418__7098/A1                                                      +0     798               
  g2418__7098/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST42/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST42/RC_CGIC_INST/E

path  40:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2409__8428/A1                                                      +0     798               
  g2409__8428/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST40/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST40/RC_CGIC_INST/E

path  41:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2420__1881/A1                                                      +0     798               
  g2420__1881/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST38/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST38/RC_CGIC_INST/E

path  42:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2410__5526/A1                                                      +0     798               
  g2410__5526/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST36/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST36/RC_CGIC_INST/E

path  43:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2422__7482/A1                                                      +0     798               
  g2422__7482/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST34/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST34/RC_CGIC_INST/E

path  44:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2405__2398/A1                                                      +0     798               
  g2405__2398/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

path  45:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2425__9315/A1                                                      +0     798               
  g2425__9315/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  46:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2411__6783/A1                                                      +0     798               
  g2411__6783/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  47:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2423__4733/A1                                                      +0     798               
  g2423__4733/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  48:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2407__6260/A1                                                      +0     798               
  g2407__6260/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  49:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g227/A3                                                             +0     599               
  g227/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2426__9945/A1                                                      +0     798               
  g2426__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  50:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +51     599 F             
  g228/A3                                                             +0     599               
  g228/Z                 OR3D0BWP16P90(timing)         6  5.2   70   +99     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2408__4319/A1                                                      +0     798               
  g2408__4319/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

