// mcu_subsystem_cpu_0_altera_nios2_gen2_181_lglyw6i.v

// This file was auto-generated from altera_nios2_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1.2 277

`timescale 1 ps / 1 ps
module mcu_subsystem_cpu_0_altera_nios2_gen2_181_lglyw6i (
		input  wire        clk,                                 //                       clk.clk
		input  wire        reset_n,                             //                     reset.reset_n
		input  wire        reset_req,                           //                          .reset_req
		output wire [31:0] d_address,                           //               data_master.address
		output wire [3:0]  d_byteenable,                        //                          .byteenable
		output wire        d_read,                              //                          .read
		input  wire [31:0] d_readdata,                          //                          .readdata
		input  wire        d_waitrequest,                       //                          .waitrequest
		output wire        d_write,                             //                          .write
		output wire [31:0] d_writedata,                         //                          .writedata
		input  wire        d_readdatavalid,                     //                          .readdatavalid
		output wire        debug_mem_slave_debugaccess_to_roms, //                          .debugaccess
		output wire [31:0] i_address,                           //        instruction_master.address
		output wire        i_read,                              //                          .read
		input  wire [31:0] i_readdata,                          //                          .readdata
		input  wire        i_waitrequest,                       //                          .waitrequest
		input  wire        i_readdatavalid,                     //                          .readdatavalid
		input  wire [31:0] irq,                                 //                       irq.irq
		output wire        debug_reset_request,                 //       debug_reset_request.reset
		input  wire [8:0]  debug_mem_slave_address,             //           debug_mem_slave.address
		input  wire [3:0]  debug_mem_slave_byteenable,          //                          .byteenable
		input  wire        debug_mem_slave_debugaccess,         //                          .debugaccess
		input  wire        debug_mem_slave_read,                //                          .read
		output wire [31:0] debug_mem_slave_readdata,            //                          .readdata
		output wire        debug_mem_slave_waitrequest,         //                          .waitrequest
		input  wire        debug_mem_slave_write,               //                          .write
		input  wire [31:0] debug_mem_slave_writedata,           //                          .writedata
		input  wire        A_ci_multi_done,                     // custom_instruction_master.done
		input  wire [31:0] A_ci_multi_result,                   //                          .multi_result
		output wire [4:0]  A_ci_multi_a,                        //                          .multi_a
		output wire [4:0]  A_ci_multi_b,                        //                          .multi_b
		output wire [4:0]  A_ci_multi_c,                        //                          .multi_c
		output wire        A_ci_multi_clk_en,                   //                          .clk_en
		output wire        A_ci_multi_clock,                    //                          .clk
		output wire        A_ci_multi_reset,                    //                          .reset
		output wire        A_ci_multi_reset_req,                //                          .reset_req
		output wire [31:0] A_ci_multi_dataa,                    //                          .multi_dataa
		output wire [31:0] A_ci_multi_datab,                    //                          .multi_datab
		output wire [7:0]  A_ci_multi_n,                        //                          .multi_n
		output wire        A_ci_multi_readra,                   //                          .multi_readra
		output wire        A_ci_multi_readrb,                   //                          .multi_readrb
		output wire        A_ci_multi_start,                    //                          .start
		output wire        A_ci_multi_writerc,                  //                          .multi_writerc
		input  wire [31:0] E_ci_combo_result,                   //                          .result
		output wire [4:0]  E_ci_combo_a,                        //                          .a
		output wire [4:0]  E_ci_combo_b,                        //                          .b
		output wire [4:0]  E_ci_combo_c,                        //                          .c
		output wire [31:0] E_ci_combo_dataa,                    //                          .dataa
		output wire [31:0] E_ci_combo_datab,                    //                          .datab
		output wire        E_ci_combo_estatus,                  //                          .estatus
		output wire [31:0] E_ci_combo_ipending,                 //                          .ipending
		output wire [7:0]  E_ci_combo_n,                        //                          .n
		output wire        E_ci_combo_readra,                   //                          .readra
		output wire        E_ci_combo_readrb,                   //                          .readrb
		output wire        E_ci_combo_writerc                   //                          .writerc
	);

	mcu_subsystem_cpu_0_altera_nios2_gen2_unit_181_jyxgs6q cpu (
		.clk                                 (clk),                                 //   input,   width = 1,                       clk.clk
		.reset_n                             (reset_n),                             //   input,   width = 1,                     reset.reset_n
		.reset_req                           (reset_req),                           //   input,   width = 1,                          .reset_req
		.d_address                           (d_address),                           //  output,  width = 32,               data_master.address
		.d_byteenable                        (d_byteenable),                        //  output,   width = 4,                          .byteenable
		.d_read                              (d_read),                              //  output,   width = 1,                          .read
		.d_readdata                          (d_readdata),                          //   input,  width = 32,                          .readdata
		.d_waitrequest                       (d_waitrequest),                       //   input,   width = 1,                          .waitrequest
		.d_write                             (d_write),                             //  output,   width = 1,                          .write
		.d_writedata                         (d_writedata),                         //  output,  width = 32,                          .writedata
		.d_readdatavalid                     (d_readdatavalid),                     //   input,   width = 1,                          .readdatavalid
		.debug_mem_slave_debugaccess_to_roms (debug_mem_slave_debugaccess_to_roms), //  output,   width = 1,                          .debugaccess
		.i_address                           (i_address),                           //  output,  width = 32,        instruction_master.address
		.i_read                              (i_read),                              //  output,   width = 1,                          .read
		.i_readdata                          (i_readdata),                          //   input,  width = 32,                          .readdata
		.i_waitrequest                       (i_waitrequest),                       //   input,   width = 1,                          .waitrequest
		.i_readdatavalid                     (i_readdatavalid),                     //   input,   width = 1,                          .readdatavalid
		.irq                                 (irq),                                 //   input,  width = 32,                       irq.irq
		.debug_reset_request                 (debug_reset_request),                 //  output,   width = 1,       debug_reset_request.reset
		.debug_mem_slave_address             (debug_mem_slave_address),             //   input,   width = 9,           debug_mem_slave.address
		.debug_mem_slave_byteenable          (debug_mem_slave_byteenable),          //   input,   width = 4,                          .byteenable
		.debug_mem_slave_debugaccess         (debug_mem_slave_debugaccess),         //   input,   width = 1,                          .debugaccess
		.debug_mem_slave_read                (debug_mem_slave_read),                //   input,   width = 1,                          .read
		.debug_mem_slave_readdata            (debug_mem_slave_readdata),            //  output,  width = 32,                          .readdata
		.debug_mem_slave_waitrequest         (debug_mem_slave_waitrequest),         //  output,   width = 1,                          .waitrequest
		.debug_mem_slave_write               (debug_mem_slave_write),               //   input,   width = 1,                          .write
		.debug_mem_slave_writedata           (debug_mem_slave_writedata),           //   input,  width = 32,                          .writedata
		.A_ci_multi_done                     (A_ci_multi_done),                     //   input,   width = 1, custom_instruction_master.done
		.A_ci_multi_result                   (A_ci_multi_result),                   //   input,  width = 32,                          .multi_result
		.A_ci_multi_a                        (A_ci_multi_a),                        //  output,   width = 5,                          .multi_a
		.A_ci_multi_b                        (A_ci_multi_b),                        //  output,   width = 5,                          .multi_b
		.A_ci_multi_c                        (A_ci_multi_c),                        //  output,   width = 5,                          .multi_c
		.A_ci_multi_clk_en                   (A_ci_multi_clk_en),                   //  output,   width = 1,                          .clk_en
		.A_ci_multi_clock                    (A_ci_multi_clock),                    //  output,   width = 1,                          .clk
		.A_ci_multi_reset                    (A_ci_multi_reset),                    //  output,   width = 1,                          .reset
		.A_ci_multi_reset_req                (A_ci_multi_reset_req),                //  output,   width = 1,                          .reset_req
		.A_ci_multi_dataa                    (A_ci_multi_dataa),                    //  output,  width = 32,                          .multi_dataa
		.A_ci_multi_datab                    (A_ci_multi_datab),                    //  output,  width = 32,                          .multi_datab
		.A_ci_multi_n                        (A_ci_multi_n),                        //  output,   width = 8,                          .multi_n
		.A_ci_multi_readra                   (A_ci_multi_readra),                   //  output,   width = 1,                          .multi_readra
		.A_ci_multi_readrb                   (A_ci_multi_readrb),                   //  output,   width = 1,                          .multi_readrb
		.A_ci_multi_start                    (A_ci_multi_start),                    //  output,   width = 1,                          .start
		.A_ci_multi_writerc                  (A_ci_multi_writerc),                  //  output,   width = 1,                          .multi_writerc
		.E_ci_combo_result                   (E_ci_combo_result),                   //   input,  width = 32,                          .result
		.E_ci_combo_a                        (E_ci_combo_a),                        //  output,   width = 5,                          .a
		.E_ci_combo_b                        (E_ci_combo_b),                        //  output,   width = 5,                          .b
		.E_ci_combo_c                        (E_ci_combo_c),                        //  output,   width = 5,                          .c
		.E_ci_combo_dataa                    (E_ci_combo_dataa),                    //  output,  width = 32,                          .dataa
		.E_ci_combo_datab                    (E_ci_combo_datab),                    //  output,  width = 32,                          .datab
		.E_ci_combo_estatus                  (E_ci_combo_estatus),                  //  output,   width = 1,                          .estatus
		.E_ci_combo_ipending                 (E_ci_combo_ipending),                 //  output,  width = 32,                          .ipending
		.E_ci_combo_n                        (E_ci_combo_n),                        //  output,   width = 8,                          .n
		.E_ci_combo_readra                   (E_ci_combo_readra),                   //  output,   width = 1,                          .readra
		.E_ci_combo_readrb                   (E_ci_combo_readrb),                   //  output,   width = 1,                          .readrb
		.E_ci_combo_writerc                  (E_ci_combo_writerc)                   //  output,   width = 1,                          .writerc
	);

endmodule
