From 87a8b7ef7bede41845f4913ab70071f8a5259de0 Mon Sep 17 00:00:00 2001
From: Mirko Damiani <mirko@develer.com>
Date: Thu, 7 May 2015 17:09:52 +0200
Subject: [PATCH] adjust ddram timings
Organization: Develer S.r.l.

---
 board/sama5d4_xplained/sama5d4_xplained.c | 34 +++++++++++++++++--------------
 1 file changed, 19 insertions(+), 15 deletions(-)

diff --git a/board/sama5d4_xplained/sama5d4_xplained.c b/board/sama5d4_xplained/sama5d4_xplained.c
index f3d94c5..730a448 100644
--- a/board/sama5d4_xplained/sama5d4_xplained.c
+++ b/board/sama5d4_xplained/sama5d4_xplained.c
@@ -102,11 +102,11 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 				| AT91C_DDRC2_MD_DDR2_SDRAM);
 
 	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9
-				| AT91C_DDRC2_NR_14
-				| AT91C_DDRC2_CAS_3
+				| AT91C_DDRC2_NR_13
+				| AT91C_DDRC2_CAS_5
 				| AT91C_DDRC2_DLL_RESET_DISABLED
 				| AT91C_DDRC2_DIS_DLL_DISABLED
-				| AT91C_DDRC2_NB_BANKS_8
+				| AT91C_DDRC2_NB_BANKS_4
 				| AT91C_DDRC2_DECOD_INTERLEAVED
 				| AT91C_DDRC2_UNAL_SUPPORTED);
 
@@ -122,22 +122,24 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 			| AT91C_DDRC2_TRC_(8)
 			| AT91C_DDRC2_TRP_(2)
 			| AT91C_DDRC2_TRRD_(2)
-			| AT91C_DDRC2_TWTR_(2)
+			| AT91C_DDRC2_TWTR_(1)
 			| AT91C_DDRC2_TMRD_(2));
 
 	ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2)
 			| AT91C_DDRC2_TXSRD_(200)
-			| AT91C_DDRC2_TXSNR_(19)
-			| AT91C_DDRC2_TRFC_(17));
+			| AT91C_DDRC2_TXSNR_(16)
+			| AT91C_DDRC2_TRFC_(14));
 
-	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(5)
-			| AT91C_DDRC2_TRTP_(2)
+	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(7)
+			| AT91C_DDRC2_TRTP_(1)
 			| AT91C_DDRC2_TRPA_(2)
 			| AT91C_DDRC2_TXARDS_(2)
-			| AT91C_DDRC2_TXARD_(8));
+			| AT91C_DDRC2_TXARD_(2));
 
 #elif defined(CONFIG_BUS_SPEED_148MHZ)
 
+	/* TODO: adjust ddram timings for 148MHz */
+
 	ddramc_config->rtr = 0x243;
 
 	/* One clock cycle @ 148 MHz = 6.7 ns */
@@ -163,6 +165,8 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 
 #elif defined(CONFIG_BUS_SPEED_170MHZ)
 
+	/* TODO: adjust ddram timings for 170MHz */
+
 	ddramc_config->rtr = 0x229;
 
 	/* One clock cycle @ 170 MHz = 5.9 ns */
@@ -193,7 +197,7 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 	ddramc_config->t0pr = (AT91C_DDRC2_TRAS_(8)
 			| AT91C_DDRC2_TRCD_(3)
 			| AT91C_DDRC2_TWR_(3)
-			| AT91C_DDRC2_TRC_(10)
+			| AT91C_DDRC2_TRC_(11)
 			| AT91C_DDRC2_TRP_(3)
 			| AT91C_DDRC2_TRRD_(2)
 			| AT91C_DDRC2_TWTR_(2)
@@ -201,14 +205,14 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 
 	ddramc_config->t1pr = (AT91C_DDRC2_TXP_(2)
 			| AT91C_DDRC2_TXSRD_(200)
-			| AT91C_DDRC2_TXSNR_(25)
-			| AT91C_DDRC2_TRFC_(23));
+			| AT91C_DDRC2_TXSNR_(21)
+			| AT91C_DDRC2_TRFC_(19));
 
-	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(7)
+	ddramc_config->t2pr = (AT91C_DDRC2_TFAW_(9)
 			| AT91C_DDRC2_TRTP_(2)
 			| AT91C_DDRC2_TRPA_(3)
-			| AT91C_DDRC2_TXARDS_(2)
-			| AT91C_DDRC2_TXARD_(8));
+			| AT91C_DDRC2_TXARDS_(3)
+			| AT91C_DDRC2_TXARD_(2));
 
 #else
 #error "No CLK setting defined"
-- 
1.9.1

