
---------- Begin Simulation Statistics ----------
final_tick                                   57768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85604                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710644                       # Number of bytes of host memory used
host_op_rate                                    95461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                              312670307                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15784                       # Number of instructions simulated
sim_ops                                         17635                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    57768000                       # Number of ticks simulated
system.cpu.committedInsts                       15784                       # Number of instructions committed
system.cpu.committedOps                         17635                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.659909                       # CPI: cycles per instruction
system.cpu.discardedOps                          2839                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           32080                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.273231                       # IPC: instructions per cycle
system.cpu.numCycles                            57768                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12205     69.21%     69.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                    135      0.77%     69.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.01%     69.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                7      0.04%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3136     17.78%     87.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2150     12.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    17635                       # Class of committed instruction
system.cpu.tickCycles                           25688                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4943                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3234                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               870                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2620                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1119                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             42.709924                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     407                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             154                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         5419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5485                       # number of overall hits
system.cpu.dcache.overall_hits::total            5485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           77                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             77                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           81                       # number of overall misses
system.cpu.dcache.overall_misses::total            81                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12573000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12573000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12573000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12573000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 163285.714286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 163285.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 155222.222222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 155222.222222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           62                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           64                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9301000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9301000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9742000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 150016.129032                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 150016.129032                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 152218.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 152218.750000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6975000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6975000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 136764.705882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 136764.705882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5861000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 127413.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 127413.043478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5598000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5598000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012560                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 215307.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 215307.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3440000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3440000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       215000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       215000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.057143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.057143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       441000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       441000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       220500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       220500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            37.663690                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.328125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    37.663690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.294248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.294248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             89760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            89760                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               16044                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               4495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1790                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         5113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5113                       # number of overall hits
system.cpu.icache.overall_hits::total            5113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          138                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            138                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          138                       # number of overall misses
system.cpu.icache.overall_misses::total           138                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26608000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26608000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26608000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26608000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026281                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026281                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026281                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026281                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 192811.594203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 192811.594203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 192811.594203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 192811.594203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26332000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026281                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026281                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026281                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026281                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 190811.594203                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 190811.594203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 190811.594203                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 190811.594203                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          138                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           138                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26608000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26608000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026281                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026281                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 192811.594203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 192811.594203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026281                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 190811.594203                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 190811.594203                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            72.011426                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.050725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    72.011426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.562589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.562589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             84154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            84154                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     57768000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     15784                       # Number of Instructions committed
system.cpu.thread0.numOps                       17635                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       21                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      21                       # number of overall hits
system.l2.demand_misses::.cpu.inst                137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 44                       # number of demand (read+write) misses
system.l2.demand_misses::total                    181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               137                       # number of overall misses
system.l2.overall_misses::.cpu.data                44                       # number of overall misses
system.l2.overall_misses::total                   181                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      8874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34653000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25779000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      8874000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34653000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               64                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              64                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.992754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.687500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.896040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.992754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.687500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.896040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 188167.883212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 201681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 191453.038674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 188167.883212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 201681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 191453.038674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      7851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     30890000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      7851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     30890000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.992754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.671875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.992754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.671875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 168167.883212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 182581.395349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 171611.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 168167.883212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 182581.395349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 171611.111111                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      3392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3392000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data       212000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       212000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       192000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       192000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.992754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 188167.883212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 188167.883212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.992754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 168167.883212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168167.883212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.583333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.583333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 195785.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 195785.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4779000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4779000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       177000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       177000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    97.982985                       # Cycle average of tags in use
system.l2.tags.total_refs                         213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.183333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        72.157112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        25.825873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.070466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.025221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.095687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1036                       # Number of tag accesses
system.l2.tags.data_accesses                     1036                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      2192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000828250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2880                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      17.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2880                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     13                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  184320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3190.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      57569000                       # Total gap between requests
system.mem_ctrls.avgGap                     319827.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       140288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        44032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2428472510.732585430145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 762221298.989059686661                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2192                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          688                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    173560000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     64412000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     79178.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     93622.09                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       140288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        44032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        184320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       140288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       140288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            180                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   2428472511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    762221299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3190693810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   2428472511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   2428472511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   2428472511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    762221299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3190693810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2880                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               183972000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              14400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          237972000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                63879.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           82629.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2700                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean         1024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean  1024.000000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          180    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                184320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3190.693810                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   24.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               24.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       10167360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy      4677420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     18244320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      38364795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   664.118457                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     46249500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT      9698500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       10395840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy      4787430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     18151680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      38632515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   668.752856                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     45963000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT      9985000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                164                       # Transaction distribution
system.membus.trans_dist::ReadExReq                16                       # Transaction distribution
system.membus.trans_dist::ReadExResp               16                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          360                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    360                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       184320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  184320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 180                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              180000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11786750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              16                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           138                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           48                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   417                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        65536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 220160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    180     89.11%     89.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     22     10.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                202                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     57768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             631000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4554000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2112999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
