2025-10-05T17:30:16.954598300255-17:30:16 **** Incremental Build of configuration Debug for project ps_pl_bram ****
000-make all 
000-D:/ruanjian/Vivado/Vitis/2019.2/gnuwin/bin/make --no-print-directory pre-build
000-a9-linaro-pre-build-step
000- 
000-D:/ruanjian/Vivado/Vitis/2019.2/gnuwin/bin/make --no-print-directory main-build
000-Building file: ../src/main.c
000-Invoking: ARM v7 gcc compiler
000-arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -ID:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c"
000-In file included from ../src/api.h:7,
000-                 from ../src/main.c:8:
000/ps_pl_bram/src/params.h1-1-1"str" redefined1-../src/params.h:1: warning: "str" redefined
000- #define str(s) #s
000- 
000-In file included from D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm.h:66,
000-                 from D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xil_io.h:64,
000-                 from ../src/main.c:3:
000/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h192-1-1this is the location of the previous definition0-D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:192: note: this is the location of the previous definition
000- #define str(adr, val) __asm__ __volatile__(\
000- 
000-Finished building: ../src/main.c
000- 
000-Building target: ps_pl_bram.elf
000-Invoking: ARM v7 gcc linker
000-arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LD:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/bsplib/lib -o "ps_pl_bram.elf"  ./src/address.o ./src/fips202.o ./src/fors.o ./src/hash_shake.o ./src/main.o ./src/merkle.o ./src/platform.o ./src/randombytes.o ./src/sign.o ./src/thash_shake_robust.o ./src/utils.o ./src/utilsx1.o ./src/wots.o ./src/wotsx1.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
000-Finished building target: ps_pl_bram.elf
000- 
000-Invoking: ARM v7 Print Size
000-arm-none-eabi-size ps_pl_bram.elf  |tee "ps_pl_bram.elf.size"
000-   text	   data	    bss	    dec	    hex	filename
000-  65708	   1544	  23464	  90716	  1625c	ps_pl_bram.elf
000-Finished building: ps_pl_bram.elf.size
000- 
00255-
17:30:18 Build Finished (took 1s.141ms)

