;redcode
;assert 1
	SPL 0, -2
	MOV 0, <-220
	SPL 271, 960
	SPL 271, 960
	SPL 271, 960
	MOV 0, <-20
	MOV -17, <-20
	DJN -1, @-20
	MOV 0, <-220
	SUB -5, <-20
	MOV 0, <-220
	MOV 0, <-220
	JMP <650, -6
	SUB #17, <90
	SUB #27, @96
	JMP <650, -6
	MOV 0, <-220
	JMP <650, -6
	SUB @121, 103
	MOV 0, <-220
	SUB @125, 106
	SLT -0, @-260
	ADD 11, 22
	SUB 0, <-220
	SUB @125, 106
	JMP <121, 103
	MOV 100, <820
	SPL 0, -2
	SPL 0, -2
	MOV 0, <-220
	SUB -5, <-20
	DAT #100, #9
	DAT #11, #22
	MOV 0, <-220
	SUB @120, 6
	SUB @0, 22
	SPL 0, -2
	SPL 0, -2
	DJN 0, -2
	ADD @200, 60
	MOV -17, <-20
	MOV 0, <-220
	SPL 0, -62
	DAT #1, <2
	ADD @200, 60
	MOV 0, <-220
	SPL 271, 960
	SPL 0, -2
	MOV 0, <-220
	SPL 271, 960
	MOV 0, <-20
	MOV 0, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD @200, 60
	MOV 0, <-220
	SUB #27, @96
