#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Jun 15 18:25:15 2018
# Process ID: 17512
# Log file: /csehome/pistolstar1797/Final/planAhead_run_1/planAhead.log
# Journal file: /csehome/pistolstar1797/Final/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -806 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /csehome/pistolstar1797/Final/pa.fromNetlist.tcl
# create_project -name Final -dir "/csehome/pistolstar1797/Final/planAhead_run_1" -part xc3s50antqg144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/csehome/pistolstar1797/Final/microprocessor.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/csehome/pistolstar1797/Final} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "microprocessor.ucf" [current_fileset -constrset]
Adding file '/csehome/pistolstar1797/Final/microprocessor.ucf' to fileset 'constrs_1'
# add_files [list {microprocessor.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50antqg144-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design microprocessor.ngc ...
WARNING:NetListWriters:298 - No output is written to microprocessor.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ADDITIONAL/Madd__add0000_cy<3 : 0> on
   block microprocessor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ADDITIONAL/Madd__add0000_lut<5 : 1> on
   block microprocessor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus alu_b<7 : 0> on block microprocessor is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus mem_rd<7 : 0> on block microprocessor is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file microprocessor.edif ...
ngc2edif: Total memory usage is 105212 kilobytes

Parsing EDIF File [./planAhead_run_1/Final.data/cache/microprocessor_ngc_ffcf3cbb.edif]
Finished Parsing EDIF File [./planAhead_run_1/Final.data/cache/microprocessor_ngc_ffcf3cbb.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [/csehome/pistolstar1797/Final/microprocessor.ucf]
Finished Parsing UCF File [/csehome/pistolstar1797/Final/microprocessor.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3cc0194d
startgroup
set_property package_pin P87 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin P90 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin P91 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {LED[0]}]
endgroup
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /csehome/pistolstar1797/Final/planAhead_pid17512.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 15 18:26:09 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
