---
layout: page
title: Chip Design
permalink: /cpus/
---

<h3>Computer Architecture - A Quantitative Approach (5th ed)</h3>
<div style="columns: 2;">

<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch01.pdf">Chapter 1: Fundamentals</a><br>
	Classifications<br>
	Technology Trends<br>
	Power/Energy Trends<br>
	Cost Trends<br>
	Dependability<br>
	Benchmarking<br>
	Quantitative Design Principles<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch02.pdf">Chapter 2: Memory Hierarchy Design</a><br>
	10 Cache Optimization Tactics<br>
	Memory Technologies<br>
	Memory Protection<br>
	Hierarchy Design<br>
	Analysis: Cortex-A8 vs Core i7<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch03.pdf">Chapter 3: Instruction Parallelism</a><br>
	Concepts<br>
	Compiler Techniques<br>
	Advanced Branch Prediction<br>
	Dynamic Scheduling<br>
	Hardware-based Speculation<br>
	Tactic: Multiple-Issue, Static Scheduling<br>
	Tactic: Multiple-Issue, Static Scheduling & Speculation<br>
	Limitations<br>
	Multithreading<br>
	Analysis: Cortex-A8 vs Core i7<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch04.pdf">Chapter 4: Data Parallelism</a><br>
	Vector Architectures<br>
	SIMD Multimedia Instructions<br>
	Graphics Processing Units<br>
	Loop-Level Parallelism<br>
	Analysis: Mobile vs Server GPUs<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch05.pdf">Chapter 5: Thread Parallelism</a><br>
	Centralized Shared-Memory Designs<br>
	Symmetric Shared-Memory Performance<br>
	Distributed Shared-Memory & Directory-Based Coherence<br>
	Memory Consistency<br>
	Examples: Multicore CPUs<br>
	Issues<br>
</div>



<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-ch06.pdf">Chapter 6: Warehouse-Level Scaling</a><br>
	Workloads<br>
	Architectures<br>
	Physical Infrastructure Factors<br>
	Cloud Computing<br>
	Example: Google Data Center<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxA.pdf">Appendix A: Instruction Sets</a><br>
	Classifications<br>
	Memory Addressing<br>
	Operands<br>
	Operations<br>
	Control Flow<br>
	Encoding<br>
	Compilers<br>
	Example: MIPS<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxB.pdf">Appendix B: Memory Hierarchy Review</a><br>
	Cache Performance<br>
	Basic Cache Optmizations<br>
	Virtual Memory<br>
	Protection<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-apxC.pdf">Appdndix C: Pipelining</a><br>
	Hazards<br>
	Implementation<br>
	Example: MIPS multicycle ops<br>
	Example: MIPS R4000 pipe<br>
	Issues<br>
</div>


<div class="textcard">
<a href="/pdfs/cpus-quant/comparchs-indx.pdf">Index</a><br>
</div>
