#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 15 20:19:59 2020
# Process ID: 10851
# Current directory: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV
# Command line: vivado KC705_vta_riscV.xpr
# Log file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/vivado.log
# Journal file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/vivado.jou
#-----------------------------------------------------------
start_gui
open_project KC705_vta_riscV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/KC705_vta_riscV.srcs/sources_1/bd/chip_top/chip_top.bd}
Adding cell -- xilinx.com:module_ref:ExampleRocketSystem:1.0 - ExampleRocketSystem_0
Successfully read diagram <chip_top> from BD file </home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV/KC705_vta_riscV.srcs/sources_1/bd/chip_top/chip_top.bd>
add_files -norecurse /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/config.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/consts.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_defines.h}
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/config.vh' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.h' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/consts.vh' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_defines.h' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_edited.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_generate.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/nasti_channel.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rachelset.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_32K_64.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_clock_divider.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/stubs.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ascii_code.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen8.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rx_delay.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_rx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_7.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/periph_soc.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_bus.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_tx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/SimJTAG_xilinx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_keyboard.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_translation_table.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/mii_to_rmii_0_open.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/eth_lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_defines.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/spi_wrapper.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_cmd_serial_host.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_data_serial_host.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top_dummy.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/uart.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_16.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/debug_system.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/my_fifo.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top_mii.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen.v}
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_edited.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_generate.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/nasti_channel.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rachelset.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_32K_64.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/stubs.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ascii_code.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen8.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rx_delay.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_rx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_7.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/periph_soc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_tx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/SimJTAG_xilinx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_keyboard.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/eth_lfsr.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_defines.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_cmd_serial_host.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_data_serial_host.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/uart.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_16.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/my_fifo.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 15 20:59:06 2020...
