#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 11 19:15:44 2023
# Process ID: 8324
# Current directory: C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.runs/synth_1
# Command line: vivado.exe -log NanoProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl
# Log file: C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.runs/synth_1/NanoProcessor.vds
# Journal file: C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 383.551 ; gain = 97.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:45]
INFO: [Synth 8-3491] module 'SevenSeg_LUT_16_7' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/SevenSeg_LUT_16_7.vhd:34' bound to instance 'SevenSeg_LUT_16_7_0' of component 'SevenSeg_LUT_16_7' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'SevenSeg_LUT_16_7' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/SevenSeg_LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg_LUT_16_7' (1#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/SevenSeg_LUT_16_7.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:35' bound to instance 'Reg_Bank_0' of component 'Reg_Bank' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Decoder_3_to_8.vhd:33' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_0' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_1' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:86]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_2' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_3' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_4' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_5' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:122]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_6' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:131]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg.vhd:33' bound to instance 'Reg_7' of component 'Reg' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (5#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Reg_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Instruction_Decoder.vhd:33' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Program_Rom' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Rom.vhd:35' bound to instance 'Program_Rom_0' of component 'Program_Rom' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (7#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Rom.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:198]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Program_Counter.vhd:42]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Add_Sub_Unit.vhd:24' bound to instance 'Add_Sub_Unit_0' of component 'Add_Sub_Unit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Add_Sub_Unit.vhd:36]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:33' bound to instance 'RCA_4_0' of component 'RCA_4' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Add_Sub_Unit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (9#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FA' (10#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (11#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (12#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Add_Sub_Unit.vhd:36]
INFO: [Synth 8-3491] module 'Adder_3_Bit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:34' bound to instance 'Adder_3_Bit_0' of component 'Adder_3_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'Adder_3_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_Bit' (13#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/Adder_3_Bit.vhd:40]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_8_way_4_Bit.vhd:25' bound to instance 'MUX_8_way_4_Bit_A' of component 'MUX_8_way_4_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:224]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_8_way_4_Bit.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_8_way_4_Bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_Bit' (14#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_8_way_4_Bit.vhd:38]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_8_way_4_Bit.vhd:25' bound to instance 'MUX_8_way_4_Bit_B' of component 'MUX_8_way_4_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:237]
INFO: [Synth 8-3491] module 'MUX_2_way_4_Bit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_4_Bit.vhd:25' bound to instance 'Mux_2_way_4_Bit_0' of component 'MUX_2_way_4_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:250]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_4_Bit.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_4_Bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_Bit' (15#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_4_Bit.vhd:32]
INFO: [Synth 8-3491] module 'MUX_2_way_3_Bit' declared at 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_3_Bit.vhd:25' bound to instance 'MUX_2_way_3_Bit_0' of component 'MUX_2_way_3_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:257]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_Bit' [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_3_Bit.vhd:32]
INFO: [Synth 8-226] default block is never used [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_3_Bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_Bit' (16#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/MUX_2_way_3_Bit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/sources_1/new/NanoProcessor.vhd:45]
WARNING: [Synth 8-3917] design NanoProcessor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3_Bit has unconnected port C_in
WARNING: [Synth 8-3331] design Decoder_3_to_8 has unconnected port EN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 439.438 ; gain = 153.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 439.438 ; gain = 153.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 439.438 ; gain = 153.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/constrs_1/new/nanoProcessor.xdc]
Finished Parsing XDC File [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/constrs_1/new/nanoProcessor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.srcs/constrs_1/new/nanoProcessor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 770.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSeg_LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Decoder_3_to_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Program_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module MUX_2_way_4_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUX_2_way_3_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_0/Q_reg[3]' (FDCE) to 'Reg_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_0/Q_reg[2]' (FDCE) to 'Reg_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_0/Q_reg[1]' (FDCE) to 'Reg_Bank_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_0/Q_reg[0]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 770.922 ; gain = 484.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 786.285 ; gain = 500.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_3/Q_reg[1]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_4/Q_reg[1]' (FDCE) to 'Reg_Bank_0/Reg_2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_1/Q_reg[1]' (FDCE) to 'Reg_Bank_0/Reg_2/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_2/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_3/Q_reg[0]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_4/Q_reg[0]' (FDCE) to 'Reg_Bank_0/Reg_2/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_1/Q_reg[0]' (FDCE) to 'Reg_Bank_0/Reg_2/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_2/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_1/Q_reg[2]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_3/Q_reg[2]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_2/Q_reg[2]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_4/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_1/Q_reg[3]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_3/Q_reg[3]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/Reg_2/Q_reg[3]' (FDCE) to 'Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/Reg_4/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_2/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_2/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |    15|
|7     |LUT5   |    20|
|8     |LUT6   |     4|
|9     |FDCE   |    15|
|10    |FDRE   |    34|
|11    |IBUF   |     2|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   124|
|2     |  Program_Counter_0 |Program_Counter |    31|
|3     |  Reg_Bank_0        |Reg_Bank        |    19|
|4     |    Reg_5           |Reg             |     4|
|5     |    Reg_6           |Reg_0           |     4|
|6     |    Reg_7           |Reg_1           |    11|
|7     |  Slow_Clk_0        |Slow_Clk        |    54|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 790.492 ; gain = 173.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 790.492 ; gain = 504.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 790.492 ; gain = 516.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sandali Fernando/Desktop/nano/NanoProcessorProject/NanoProcessorProject.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 790.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 19:16:44 2023...
