$date
	Wed Sep 24 14:50:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4two_tb $end
$var wire 4 ! y [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 1 # en $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 1 # en $end
$var reg 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
b0 $
0#
b0 "
b1111 !
$end
#10
b1 "
b1 $
#20
b10 "
b10 $
#30
b11 "
b11 $
#40
b1110 !
b1110 %
b0 "
b0 $
1#
#50
b1101 !
b1101 %
b1 "
b1 $
#60
b1011 !
b1011 %
b10 "
b10 $
#70
b111 !
b111 %
b11 "
b11 $
#80
b1111 !
b1111 %
b10 "
b10 $
0#
#90
