$comment
	File created using the following command:
		vcd file test.msim.vcd -direction
$end
$date
	Tue Jan 02 11:50:25 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module check_vlg_vec_tst $end
$var reg 4 ! ina [3:0] $end
$var reg 4 " inb [3:0] $end
$var wire 1 # out $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + inb[0]~input_o $end
$var wire 1 , ina[0]~input_o $end
$var wire 1 - out~output_o $end
$var wire 1 . ina[1]~input_o $end
$var wire 1 / ina[2]~input_o $end
$var wire 1 0 ina[3]~input_o $end
$var wire 1 1 out~0_combout $end
$var wire 1 2 inb[2]~input_o $end
$var wire 1 3 inb[1]~input_o $end
$var wire 1 4 inb[3]~input_o $end
$var wire 1 5 WideOr1~0_combout $end
$var wire 1 6 out~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b10 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
13
04
15
06
$end
#410000
b10 !
1.
0$
11
16
1-
1#
#500000
b0 !
0.
1$
01
06
0-
0#
#1000000
