{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-doc",
	"source": "yosys",
	"version": "0.51-1",
	"section": "doc",
	"priority": "optional",
	"architecture": "all",
	"suggests": [
		"yosys"
	],
	"installedSize": 3036,
	"maintainer": "Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis (documentation)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys-doc_0.51-1_all.deb",
	"size": 2907120,
	"md5": "22ff306d369e1e610c73c2a2664cfef9",
	"sha256": "307baf85b14c6d7076bbd8977a98743bd2030f7865b39b4d4c7d0e5faeaf89b4",
	"descriptionMd5": "ab7d9326edc3c3820fff6f5ffb1d9709"
}