verilog xil_defaultlib --include "../../../../BPDecode_v2018.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../BPDecode_v2018.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../BPDecode_v2018.srcs/sources_1/bd/system/ipshared/70fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/a9d6/hdl/adder.v" \
"../../../bd/system/ipshared/a9d6/hdl/bp_2_cell.v" \
"../../../bd/system/ipshared/a9d6/hdl/bp_8_4.v" \
"../../../bd/system/ipshared/a9d6/hdl/g.v" \
"../../../bd/system/ipshared/a9d6/hdl/BPDecodeIP_V2018_v1_0.v" \
"../../../bd/system/ip/system_BPDecodeIP_V2018_0_0/sim/system_BPDecodeIP_V2018_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
