\hypertarget{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider}{}\section{R\+CC P\+L\+L\+I2\+SP Clock Divider}
\label{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider}\index{R\+C\+C P\+L\+L\+I2\+S\+P Clock Divider@{R\+C\+C P\+L\+L\+I2\+S\+P Clock Divider}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000002)\hypertarget{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_gac21a8fef45936bccd505019187d36464}{}\label{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_gac21a8fef45936bccd505019187d36464}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)0x00000004)\hypertarget{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_gac59b669903c841d46cc552887749807a}{}\label{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_gac59b669903c841d46cc552887749807a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)0x00000006)\hypertarget{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_ga4f6407aa49b6d86cb036f68de40b7301}{}\label{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_ga4f6407aa49b6d86cb036f68de40b7301}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+P\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)0x00000008)\hypertarget{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_ga6782f70e94478ecc4c3b86365a9b32cd}{}\label{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider_ga6782f70e94478ecc4c3b86365a9b32cd}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
