"Failed to enable timer clock\n"	,	L_7
TIMER_LOAD_COUNT0	,	V_11
TIMER_INT_STATUS	,	V_13
TIMER_LOAD_COUNT1	,	V_12
pclk	,	V_27
__iomem	,	T_1
rating	,	V_45
TIMER_CONTROL_REG3399	,	V_49
writel_relaxed	,	F_6
cycles	,	V_10
"Failed to get pclk for '%s'\n"	,	L_3
set_state_shutdown	,	V_41
rk_timer_interrupt	,	F_13
rk3399_timer_init	,	F_29
rk_timer	,	F_1
TIMER_DISABLE	,	V_6
UINT_MAX	,	V_47
features	,	V_36
rk_base	,	F_3
TIMER_MODE_USER_DEFINED_COUNT	,	V_14
HZ	,	V_16
"pclk"	,	L_2
u32	,	T_2
timer_clk	,	V_26
"Failed to map interrupts for '%s'\n"	,	L_8
rk3288_timer_init	,	F_28
TIMER_INT_UNMASK	,	V_9
TIMER_ENABLE	,	V_8
event_handler	,	V_20
"timer"	,	L_5
ret	,	V_28
clk	,	V_25
rk_timer_update_counter	,	F_8
clockevent_state_oneshot	,	F_14
TIMER_CONTROL_REG3288	,	V_48
request_irq	,	F_24
bc_timer	,	V_1
TIMER_MODE_FREE_RUNNING	,	V_17
PTR_ERR	,	F_20
IRQ_HANDLED	,	V_21
clk_get_rate	,	F_22
rk_timer_set_next_event	,	F_10
"Failed to enable pclk for '%s'\n"	,	L_4
"Failed to get timer clock for '%s'\n"	,	L_6
rk_ctrl	,	F_4
name	,	V_35
rk_timer_interrupt_clear	,	F_9
pr_err	,	F_17
irq_of_parse_and_map	,	F_23
set_state_periodic	,	V_42
rk_timer_set_periodic	,	F_12
iounmap	,	F_27
np	,	V_23
of_clk_get_by_name	,	F_18
ENXIO	,	V_31
ctrl	,	V_5
flags	,	V_7
freq	,	V_15
CLOCK_EVT_FEAT_DYNIRQ	,	V_39
set_next_event	,	V_40
IRQF_TIMER	,	V_46
device_node	,	V_22
ctrl_reg	,	V_24
CLOCK_EVT_FEAT_PERIODIC	,	V_37
TIMER_NAME	,	V_30
"Failed to initialize '%s': %d\n"	,	L_9
out_unmap	,	V_32
rk_timer_disable	,	F_5
clk_prepare_enable	,	F_21
cpumask	,	V_43
ce	,	V_3
out_timer_clk	,	V_33
rk_timer_enable	,	F_7
irqreturn_t	,	T_3
clock_event_device	,	V_2
irq	,	V_18
clk_disable_unprepare	,	F_26
rk_timer_init	,	F_15
dev_id	,	V_19
EINVAL	,	V_29
container_of	,	F_2
rk_timer_shutdown	,	F_11
"Failed to get base address for '%s'\n"	,	L_1
cpu_possible_mask	,	V_44
clockevents_config_and_register	,	F_25
__init	,	T_4
of_iomap	,	F_16
out_irq	,	V_34
CLOCK_EVT_FEAT_ONESHOT	,	V_38
base	,	V_4
IS_ERR	,	F_19
