#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 19 22:05:05 2022
# Process ID: 329408
# Current directory: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 1448.443 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 40347
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.211 ; gain = 86.992 ; free physical = 12725 ; free virtual = 17804
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 329473
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3051.648 ; gain = 232.797 ; free physical = 11138 ; free virtual = 16298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4009.176; parent = 3055.621; children = 953.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-329408-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-329408-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.586 ; gain = 303.734 ; free physical = 11216 ; free virtual = 16377
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4076.145; parent = 3122.590; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 321.547 ; free physical = 11210 ; free virtual = 16371
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4093.957; parent = 3140.402; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 321.547 ; free physical = 11210 ; free virtual = 16371
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4093.957; parent = 3140.402; children = 953.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.398 ; gain = 0.000 ; free physical = 11204 ; free virtual = 16366
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.242 ; gain = 0.000 ; free physical = 11103 ; free virtual = 16269
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.242 ; gain = 0.000 ; free physical = 11102 ; free virtual = 16268
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3222.242 ; gain = 0.000 ; free physical = 11102 ; free virtual = 16268
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.242 ; gain = 403.391 ; free physical = 11190 ; free virtual = 16355
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.785; parent = 3190.230; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.242 ; gain = 403.391 ; free physical = 11189 ; free virtual = 16355
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.785; parent = 3190.230; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.242 ; gain = 403.391 ; free physical = 11189 ; free virtual = 16355
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.785; parent = 3190.230; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3222.242 ; gain = 403.391 ; free physical = 11186 ; free virtual = 16353
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.785; parent = 3190.230; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3222.242 ; gain = 403.391 ; free physical = 11188 ; free virtual = 16358
Synthesis current peak Physical Memory [PSS] (MB): peak = 2486.112; parent = 2273.363; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.785; parent = 3190.230; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3681.539 ; gain = 862.688 ; free physical = 10553 ; free virtual = 15723
Synthesis current peak Physical Memory [PSS] (MB): peak = 3057.394; parent = 2845.328; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4635.098; parent = 3681.543; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3681.539 ; gain = 862.688 ; free physical = 10548 ; free virtual = 15718
Synthesis current peak Physical Memory [PSS] (MB): peak = 3057.581; parent = 2845.547; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4635.098; parent = 3681.543; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3700.570 ; gain = 881.719 ; free physical = 10543 ; free virtual = 15714
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.194; parent = 2846.160; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.129; parent = 3700.574; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10530 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.421; parent = 2846.387; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10530 ; free virtual = 15706
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.437; parent = 2846.402; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10530 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.452; parent = 2846.418; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10529 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.452; parent = 2846.418; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10529 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.452; parent = 2846.418; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10529 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.468; parent = 2846.434; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.508 ; gain = 887.656 ; free physical = 10529 ; free virtual = 15705
Synthesis current peak Physical Memory [PSS] (MB): peak = 3058.499; parent = 2846.465; children = 212.749
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.066; parent = 3706.512; children = 953.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3706.508 ; gain = 805.812 ; free physical = 10568 ; free virtual = 15744
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.516 ; gain = 887.656 ; free physical = 10568 ; free virtual = 15744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3706.516 ; gain = 0.000 ; free physical = 10565 ; free virtual = 15740
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3748.164 ; gain = 0.000 ; free physical = 10625 ; free virtual = 15800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 942b0c8c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3748.164 ; gain = 1970.078 ; free physical = 10828 ; free virtual = 16003
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-sharing/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 22:06:17 2022...
