# Design: Design Data Memory already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# Top-level unit(s) detected:
# Entity => Data_Memory
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+Data_Memory Data_Memory Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6204 kB (elbread=256 elab2=5810 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Data_Memory\Data Memory\src\wave.asdb
#  2:27 PM, Monday, November 27, 2023
#  Simulation has been initialized
# 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Error: COMP96_0367: TestBench/data_memory_TB.vhd : (61, 28): Improper array length (12). Expected length is 16.
# Error: COMP96_0367: TestBench/data_memory_TB.vhd : (67, 28): Improper array length (12). Expected length is 16.
# Error: COMP96_0367: TestBench/data_memory_TB.vhd : (73, 28): Improper array length (12). Expected length is 16.
# Error: COMP96_0367: TestBench/data_memory_TB.vhd : (79, 28): Improper array length (12). Expected length is 16.
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile failure 4 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+data_memory_tb data_memory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=256 elab2=5812 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Data_Memory\Data Memory\src\wave.asdb
#  2:29 PM, Monday, November 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/wave.asdb'.
# 6 object(s) traced.
run
endsim
# KERNEL: stopped at time: 44513660 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+data_memory_tb data_memory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work Data_Memory -2002  $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6206 kB (elbread=256 elab2=5812 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Data_Memory\Data Memory\src\wave.asdb
#  2:37 PM, Monday, November 27, 2023
#  Simulation has been initialized
# 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 112342445 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Error: COMP96_0367: TestBench/data_memory_TB.vhd : (61, 27): Improper array length (15). Expected length is 16.
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Data_Memory -2002  "$dsn/src/Data Memory.vhd" $dsn/src/TestBench/data_memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/Data Memory.vhd
# Compile Entity "Data_Memory"
# Compile Architecture "Behavioral" of Entity "Data_Memory"
# File: C:/My_Designs/ece443_finalproject/Components/Data_Memory/Data Memory/src/TestBench/data_memory_TB.vhd
# Compile Entity "data_memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "data_memory_tb"
# Compile Configuration "TESTBENCH_FOR_data_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Waveform file 'C:/My_Designs/ece443_finalproject/Components/Data_Memory/DataMemory/src/datamemory.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Data_Memory/DataMemory/src/datamemory.asdb'.
# Adding file C:\My_Designs\ece443_finalproject\Components\Data_Memory\DataMemory\src\datamemory.asdb ... Done
# Adding file C:\My_Designs\ece443_finalproject\Components\Data_Memory\DataMemory\src\datamemory.awc ... Done
