-------------------------------------------------------------------------------
-- Title : Counter with Asynchronous Zero Reset
-- Project : Chip Design
-------------------------------------------------------------------------------
-- Author : simon Offenberger
-- Created : 2025-11-11
-------------------------------------------------------------------------------
-- Copyright (c) Hagenberg/Austria 2015
-------------------------------------------------------------------------------
-- Description:
-------------------------------------------------------------------------------

--------------------------------------------------------------------------------
-- Architecure RTL 
--------------------------------------------------------------------------------


architecture Rtl of CounterAsyncZero is
  signal Counter : unsigned(oCountedTo’range) := (others => ’0’);
begin

  process (iClk, inResetAsync, Counter) is
  begin
    if inResetAsync = not(’1’) or to_integer(Counter) = gClkFrequency then
      Counter <= (others => ’0’);
    elsif rising_edge(iClk) then
      Counter <= Counter + 1;

    end if;
  end process;

  oCountedTo <= Counter;

end architecture Rtl;