From 8171c73bc3534f4c87cb04489d9c1f3faae2266d Mon Sep 17 00:00:00 2001
From: Patrick Bruenn <p.bruenn@beckhoff.com>
Date: Thu, 1 Sep 2016 08:03:46 +0200
Subject: [PATCH 1/2] serial: mxc: add support for UFCR_DTE

---
 drivers/serial/serial_mxc.c | 10 ++++++++--
 1 file changed, 8 insertions(+), 2 deletions(-)

diff --git a/drivers/serial/serial_mxc.c b/drivers/serial/serial_mxc.c
index 1563bb3..b4824c2 100644
--- a/drivers/serial/serial_mxc.c
+++ b/drivers/serial/serial_mxc.c
@@ -107,6 +107,12 @@
 #define  UTS_RXFULL	 (1<<3)	 /* RxFIFO full */
 #define  UTS_SOFTRST	 (1<<0)	 /* Software reset */
 
+#ifdef CONFIG_TARGET_MX53CX9020
+#define UFCR_DTE 0x40
+#else
+#define UFCR_DTE 0
+#endif
+
 #ifndef CONFIG_DM_SERIAL
 
 #ifndef CONFIG_MXC_UART_BASE
@@ -148,6 +154,7 @@ static void mxc_serial_setbrg(void)
 		gd->baudrate = CONFIG_BAUDRATE;
 
 	__REG(UART_PHYS + UFCR) = (RFDIV << UFCR_RFDIV_SHF)
+		| (UFCR_DTE)
 		| (TXTL << UFCR_TXTL_SHF)
 		| (RXTL << UFCR_RXTL_SHF);
 	__REG(UART_PHYS + UBIR) = 0xf;
@@ -269,8 +276,7 @@ int mxc_serial_setbrg(struct udevice *dev, int baudrate)
 	struct mxc_serial_platdata *plat = dev->platdata;
 	struct mxc_uart *const uart = plat->reg;
 	u32 clk = imx_get_uartclk();
-
-	writel(4 << 7, &uart->fcr); /* divide input clock by 2 */
+	writel(4 << 7 | UFCR_DTE, &uart->fcr); /* divide input clock by 2 and set DTE */
 	writel(0xf, &uart->bir);
 	writel(clk / (2 * baudrate), &uart->bmr);
 
-- 
1.9.1

