
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 08:21:45
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                vadd
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          afca55b2-2395-42a5-8dd4-0845b13525b4
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (void* in1, void* in2, void* out, unsigned int size, unsigned int num_times, unsigned int addRandom)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: --

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          num_times
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          addRandom
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/DDR_banks.cfg --connectivity.sp vadd_1.in1:DDR[0] --connectivity.sp vadd_1.in2:DDR[0] --connectivity.sp vadd_1.out:DDR[1] --debug --define NDDR_BANKS= --include ./../reference_files --input_files ././../build/DDR_banks/vadd_sw_emu.xo --link --log_dir ././../build/DDR_banks/log_dir --optimize 0 --output ././../build/DDR_banks/vadd_sw_emu.xclbin --platform xilinx_u200_xdma_201830_2 --profile.data all:all:all --profile.stall all:all:all --report_dir ././../build/DDR_banks/report_dir --report_level 1 --target sw_emu --temp_dir ././../build/DDR_banks/temp_dir 
   Options:       --config /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/DDR_banks.cfg
                  --connectivity.sp vadd_1.in1:DDR[0]
                  --connectivity.sp vadd_1.in2:DDR[0]
                  --connectivity.sp vadd_1.out:DDR[1]
                  --debug
                  --define NDDR_BANKS=
                  --include ./../reference_files
                  --input_files ././../build/DDR_banks/vadd_sw_emu.xo
                  --link
                  --log_dir ././../build/DDR_banks/log_dir
                  --optimize 0
                  --output ././../build/DDR_banks/vadd_sw_emu.xclbin
                  --platform xilinx_u200_xdma_201830_2
                  --profile.data all:all:all
                  --profile.stall all:all:all
                  --report_dir ././../build/DDR_banks/report_dir
                  --report_level 1
                  --target sw_emu
                  --temp_dir ././../build/DDR_banks/temp_dir 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
