<stg><name>bin_conv</name>


<trans_list>

<trans id="1418" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="5" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="36" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="37" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="42" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="42" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="43" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="45" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="46" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="46" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="49" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="50" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="51" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="52" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="53" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="53" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="54" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="55" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="56" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="89" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="90" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="91" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="124" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="124" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="125" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="126" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="127" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:1  %width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)

]]></Node>
<StgValue><ssdm name="width_mode_V_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge:6  %line_buffer = alloca [480 x i2], align 1

]]></Node>
<StgValue><ssdm name="line_buffer"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge:7  %conv_params_V = alloca [18 x i1], align 1

]]></Node>
<StgValue><ssdm name="conv_params_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="64">
<![CDATA[
._crit_edge:8  %fixed_buffer_V = alloca [2048 x i12], align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="64">
<![CDATA[
._crit_edge:73  %fixed_temp_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge:74  %word_buffer_V = alloca [160 x i2], align 1

]]></Node>
<StgValue><ssdm name="word_buffer_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge:75  %old_word_buffer_V = alloca [160 x i2], align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="64">
<![CDATA[
._crit_edge:76  %conv_out_buffer_V = alloca [128 x i5], align 1

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge:77  %lb = alloca [8 x i1], align 1

]]></Node>
<StgValue><ssdm name="lb"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge:78  %rb = alloca [8 x i1], align 1

]]></Node>
<StgValue><ssdm name="rb"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge:79  %log_slice_V = zext i2 %width_mode_V_read to i3

]]></Node>
<StgValue><ssdm name="log_slice_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:80  %log_width_V = add i3 3, %log_slice_V

]]></Node>
<StgValue><ssdm name="log_width_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="3">
<![CDATA[
._crit_edge:85  %zext_ln227_1 = zext i3 %log_width_V to i7

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:86  %shl_ln237 = shl i7 1, %zext_ln227_1

]]></Node>
<StgValue><ssdm name="shl_ln237"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:87  %w_div_8_V = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %shl_ln237, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="w_div_8_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:88  %sub_ln461 = sub i3 -4, %log_slice_V

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:89  %zext_ln461 = zext i3 %sub_ln461 to i4

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:90  %r_V = lshr i4 -1, %zext_ln461

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="4">
<![CDATA[
._crit_edge:91  %trunc_ln790 = trunc i4 %r_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln790"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="4">
<![CDATA[
._crit_edge:92  %trunc_ln790_1 = trunc i4 %r_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln790_1"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4">
<![CDATA[
._crit_edge:93  %trunc_ln790_2 = trunc i4 %r_V to i1

]]></Node>
<StgValue><ssdm name="trunc_ln790_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:94  %lb_addr = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:95  store i1 true, i1* %lb_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:96  %icmp_ln879 = icmp eq i4 %w_div_8_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:97  %rb_addr = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:98  store i1 %icmp_ln879, i1* %rb_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:99  %xor_ln879 = xor i1 %trunc_ln790_2, true

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:100  %lb_addr_1 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="lb_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:101  store i1 %xor_ln879, i1* %lb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:102  %select_ln1353 = select i1 %trunc_ln790_2, i4 2, i4 1

]]></Node>
<StgValue><ssdm name="select_ln1353"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:103  %icmp_ln879_4 = icmp eq i4 %select_ln1353, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:104  %rb_addr_1 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="rb_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:105  store i1 %icmp_ln879_4, i1* %rb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge:106  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:110  %or_ln1353 = or i2 %trunc_ln790_1, 1

]]></Node>
<StgValue><ssdm name="or_ln1353"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge:111  %zext_ln1353 = zext i2 %or_ln1353 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1353"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:112  %icmp_ln879_5 = icmp eq i4 %zext_ln1353, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:115  %icmp_ln879_6 = icmp eq i2 %trunc_ln790_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge:118  %zext_ln1353_1 = zext i2 %trunc_ln790_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln1353_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:119  %add_ln1353 = add i3 1, %zext_ln1353_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:120  %zext_ln1353_2 = zext i3 %add_ln1353 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1353_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:121  %icmp_ln879_7 = icmp eq i4 %zext_ln1353_2, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge:124  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge:125  %and_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_79, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:126  %icmp_ln879_8 = icmp eq i3 %and_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:129  %or_ln1353_1 = or i3 %and_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln1353_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:130  %zext_ln1353_3 = zext i3 %or_ln1353_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1353_3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:131  %icmp_ln879_9 = icmp eq i4 %zext_ln1353_3, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
._crit_edge:134  %and_ln1355_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %tmp_79, i1 false, i1 %trunc_ln790_2)

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:135  %zext_ln1355 = zext i3 %and_ln1355_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1355"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:136  %icmp_ln879_10 = icmp eq i3 %and_ln1355_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:139  %add_ln1353_2 = add i4 1, %zext_ln1355

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:140  %icmp_ln879_11 = icmp eq i4 %add_ln1353_2, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:143  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_V, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:144  %icmp_ln879_12 = icmp eq i2 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:147  %or_ln1353_2 = or i3 %trunc_ln790, 1

]]></Node>
<StgValue><ssdm name="or_ln1353_2"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:148  %zext_ln1353_4 = zext i3 %or_ln1353_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1353_4"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:149  %icmp_ln879_13 = icmp eq i4 %zext_ln1353_4, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:152  %zext_ln1355_3 = zext i3 %trunc_ln790 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1355_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:153  %icmp_ln879_14 = icmp eq i3 %trunc_ln790, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:156  %add_ln1353_3 = add i4 1, %zext_ln1355_3

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:157  %icmp_ln879_15 = icmp eq i4 %add_ln1353_3, %w_div_8_V

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:107  %xor_ln879_1 = xor i1 %tmp_78, true

]]></Node>
<StgValue><ssdm name="xor_ln879_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:108  %lb_addr_2 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="lb_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:109  store i1 %xor_ln879_1, i1* %lb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:113  %rb_addr_2 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="rb_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:114  store i1 %icmp_ln879_5, i1* %rb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:116  %lb_addr_3 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="lb_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:117  store i1 %icmp_ln879_6, i1* %lb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:122  %rb_addr_3 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="rb_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:123  store i1 %icmp_ln879_7, i1* %rb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:127  %lb_addr_4 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="lb_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:128  store i1 %icmp_ln879_8, i1* %lb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:132  %rb_addr_4 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="rb_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:133  store i1 %icmp_ln879_9, i1* %rb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:137  %lb_addr_5 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="lb_addr_5"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:138  store i1 %icmp_ln879_10, i1* %lb_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:141  %rb_addr_5 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="rb_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:142  store i1 %icmp_ln879_11, i1* %rb_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:0  %norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)

]]></Node>
<StgValue><ssdm name="norm_mode_V_read"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %o_index_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_4)

]]></Node>
<StgValue><ssdm name="o_index_V_4_read"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:3  %d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)

]]></Node>
<StgValue><ssdm name="d_o_idx_V_read"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:4  %d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)

]]></Node>
<StgValue><ssdm name="d_i_idx_V_read"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:5  %nc_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nc_V)

]]></Node>
<StgValue><ssdm name="nc_V_read"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %fixed_buffer_V_addr_65 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_65"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %fixed_buffer_V_addr_66 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_66"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:11  %fixed_buffer_V_addr_67 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_67"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12  %fixed_buffer_V_addr_68 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_68"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:13  %fixed_buffer_V_addr_69 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_69"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %fixed_buffer_V_addr_70 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_70"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:15  %fixed_buffer_V_addr_71 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_71"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:16  %fixed_buffer_V_addr_72 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_72"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:17  %fixed_buffer_V_addr_73 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_73"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:18  %fixed_buffer_V_addr_74 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_74"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:19  %fixed_buffer_V_addr_75 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_75"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:20  %fixed_buffer_V_addr_76 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_76"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:21  %fixed_buffer_V_addr_77 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_77"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:22  %fixed_buffer_V_addr_78 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_78"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:23  %fixed_buffer_V_addr_79 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_79"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:24  %fixed_buffer_V_addr_80 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_80"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:25  %fixed_buffer_V_addr_81 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_81"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:26  %fixed_buffer_V_addr_82 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_82"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:27  %fixed_buffer_V_addr_83 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_83"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:28  %fixed_buffer_V_addr_84 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_84"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:29  %fixed_buffer_V_addr_85 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_85"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:30  %fixed_buffer_V_addr_86 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_86"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31  %fixed_buffer_V_addr_87 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_87"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %fixed_buffer_V_addr_88 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_88"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:33  %fixed_buffer_V_addr_89 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_89"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:34  %fixed_buffer_V_addr_90 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_90"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:35  %fixed_buffer_V_addr_91 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_91"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:36  %fixed_buffer_V_addr_92 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_92"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:37  %fixed_buffer_V_addr_93 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_93"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:38  %fixed_buffer_V_addr_94 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_94"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:39  %fixed_buffer_V_addr_95 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_95"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:40  %fixed_buffer_V_addr_96 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_96"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:41  %fixed_buffer_V_addr_97 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_97"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:42  %fixed_buffer_V_addr_98 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_98"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:43  %fixed_buffer_V_addr_99 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_99"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:44  %fixed_buffer_V_addr_100 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_100"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:45  %fixed_buffer_V_addr_101 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_101"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:46  %fixed_buffer_V_addr_102 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_102"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:47  %fixed_buffer_V_addr_103 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_103"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:48  %fixed_buffer_V_addr_104 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_104"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:49  %fixed_buffer_V_addr_105 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_105"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:50  %fixed_buffer_V_addr_106 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_106"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:51  %fixed_buffer_V_addr_107 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_107"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:52  %fixed_buffer_V_addr_108 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_108"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:53  %fixed_buffer_V_addr_109 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_109"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:54  %fixed_buffer_V_addr_110 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_110"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:55  %fixed_buffer_V_addr_111 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_111"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:56  %fixed_buffer_V_addr_112 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_112"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:57  %fixed_buffer_V_addr_113 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_113"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:58  %fixed_buffer_V_addr_114 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_114"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:59  %fixed_buffer_V_addr_115 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_115"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:60  %fixed_buffer_V_addr_116 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_116"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:61  %fixed_buffer_V_addr_117 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_117"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:62  %fixed_buffer_V_addr_118 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_118"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:63  %fixed_buffer_V_addr_119 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_119"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:64  %fixed_buffer_V_addr_120 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_120"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:65  %fixed_buffer_V_addr_121 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_121"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:66  %fixed_buffer_V_addr_122 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_122"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:67  %fixed_buffer_V_addr_123 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_123"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:68  %fixed_buffer_V_addr_124 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_124"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:69  %fixed_buffer_V_addr_125 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_125"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:70  %fixed_buffer_V_addr_126 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_126"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:71  %fixed_buffer_V_addr_127 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_127"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:72  %fixed_buffer_V_addr_128 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_128"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge:81  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge:82  %zext_ln206 = zext i3 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:83  %words_per_image_V = shl i5 1, %zext_ln206

]]></Node>
<StgValue><ssdm name="words_per_image_V"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge:84  %zext_ln227 = zext i3 %log_width_V to i5

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:145  %lb_addr_6 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="lb_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:146  store i1 %icmp_ln879_12, i1* %lb_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:150  %rb_addr_6 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="rb_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:151  store i1 %icmp_ln879_13, i1* %rb_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:154  %lb_addr_7 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="lb_addr_7"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:155  store i1 %icmp_ln879_14, i1* %lb_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:158  %rb_addr_7 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="rb_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
._crit_edge:159  store i1 %icmp_ln879_15, i1* %rb_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:160  br label %.preheader3442

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3442:0  %p_0427_0 = phi i6 [ %i_V, %.preheader3441.preheader ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0427_0"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3442:1  %icmp_ln887 = icmp eq i6 %p_0427_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3442:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3442:3  %i_V = add i6 %p_0427_0, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3442:4  br i1 %icmp_ln887, label %LOOP_PHASES_begin, label %.preheader3441.preheader

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader3441.preheader:0  %tmp_77 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %p_0427_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
.preheader3441.preheader:1  %zext_ln180 = zext i12 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:2  %fixed_buffer_V_addr = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:3  %or_ln180 = or i12 %tmp_77, 1

]]></Node>
<StgValue><ssdm name="or_ln180"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:4  %tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:5  %fixed_buffer_V_addr_1 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:192  store i12 0, i12* %fixed_buffer_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:193  store i12 0, i12* %fixed_buffer_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="32">
<![CDATA[
LOOP_PHASES_begin:0  %wt_word_buffer_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="32">
<![CDATA[
LOOP_PHASES_begin:1  %wt_word_buffer_1_V_3 = alloca i64

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="32">
<![CDATA[
LOOP_PHASES_begin:2  %wt_addr_V_0 = alloca i16

]]></Node>
<StgValue><ssdm name="wt_addr_V_0"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="32">
<![CDATA[
LOOP_PHASES_begin:3  %wt_offset_V_0 = alloca i3

]]></Node>
<StgValue><ssdm name="wt_offset_V_0"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="5">
<![CDATA[
LOOP_PHASES_begin:4  %zext_ln209 = zext i5 %words_per_image_V to i8

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_PHASES_begin:5  %tmp_s = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %d_i_idx_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="2">
<![CDATA[
LOOP_PHASES_begin:6  %zext_ln264 = zext i2 %tmp_s to i3

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_PHASES_begin:7  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
LOOP_PHASES_begin:8  store i3 0, i3* %wt_offset_V_0

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_PHASES_begin:9  store i16 0, i16* %wt_addr_V_0

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
LOOP_PHASES_begin:10  br label %0

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:6  %or_ln180_1 = or i12 %tmp_77, 2

]]></Node>
<StgValue><ssdm name="or_ln180_1"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:7  %tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_1)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:8  %fixed_buffer_V_addr_2 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:9  %or_ln180_2 = or i12 %tmp_77, 3

]]></Node>
<StgValue><ssdm name="or_ln180_2"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:10  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_2)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:11  %fixed_buffer_V_addr_4 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:194  store i12 0, i12* %fixed_buffer_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:195  store i12 0, i12* %fixed_buffer_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:12  %or_ln180_3 = or i12 %tmp_77, 4

]]></Node>
<StgValue><ssdm name="or_ln180_3"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:13  %tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_3)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:14  %fixed_buffer_V_addr_5 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_5"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:15  %or_ln180_4 = or i12 %tmp_77, 5

]]></Node>
<StgValue><ssdm name="or_ln180_4"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:16  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_4)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:17  %fixed_buffer_V_addr_18 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_18"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:196  store i12 0, i12* %fixed_buffer_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:197  store i12 0, i12* %fixed_buffer_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:18  %or_ln180_5 = or i12 %tmp_77, 6

]]></Node>
<StgValue><ssdm name="or_ln180_5"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:19  %tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_5)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:20  %fixed_buffer_V_addr_6 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_6"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:21  %or_ln180_6 = or i12 %tmp_77, 7

]]></Node>
<StgValue><ssdm name="or_ln180_6"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:22  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_6)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:23  %fixed_buffer_V_addr_7 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_7"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:198  store i12 0, i12* %fixed_buffer_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:199  store i12 0, i12* %fixed_buffer_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:24  %or_ln180_7 = or i12 %tmp_77, 8

]]></Node>
<StgValue><ssdm name="or_ln180_7"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:25  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_7)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:26  %fixed_buffer_V_addr_8 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_8"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:27  %or_ln180_8 = or i12 %tmp_77, 9

]]></Node>
<StgValue><ssdm name="or_ln180_8"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:28  %tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_8)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:29  %fixed_buffer_V_addr_9 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_9"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:200  store i12 0, i12* %fixed_buffer_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:201  store i12 0, i12* %fixed_buffer_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:30  %or_ln180_9 = or i12 %tmp_77, 10

]]></Node>
<StgValue><ssdm name="or_ln180_9"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:31  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_9)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:32  %fixed_buffer_V_addr_10 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_10"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:33  %or_ln180_10 = or i12 %tmp_77, 11

]]></Node>
<StgValue><ssdm name="or_ln180_10"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:34  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_10)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:35  %fixed_buffer_V_addr_11 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_11"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:202  store i12 0, i12* %fixed_buffer_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:203  store i12 0, i12* %fixed_buffer_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:36  %or_ln180_11 = or i12 %tmp_77, 12

]]></Node>
<StgValue><ssdm name="or_ln180_11"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:37  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_11)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:38  %fixed_buffer_V_addr_12 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_12"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:39  %or_ln180_12 = or i12 %tmp_77, 13

]]></Node>
<StgValue><ssdm name="or_ln180_12"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:40  %tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_12)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:41  %fixed_buffer_V_addr_13 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_13"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:204  store i12 0, i12* %fixed_buffer_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:205  store i12 0, i12* %fixed_buffer_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:42  %or_ln180_13 = or i12 %tmp_77, 14

]]></Node>
<StgValue><ssdm name="or_ln180_13"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:43  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_13)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:44  %fixed_buffer_V_addr_14 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_14"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:45  %or_ln180_14 = or i12 %tmp_77, 15

]]></Node>
<StgValue><ssdm name="or_ln180_14"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:46  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_14)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:47  %fixed_buffer_V_addr_15 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_15"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:206  store i12 0, i12* %fixed_buffer_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:207  store i12 0, i12* %fixed_buffer_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:48  %or_ln180_15 = or i12 %tmp_77, 16

]]></Node>
<StgValue><ssdm name="or_ln180_15"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:49  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_15)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:50  %fixed_buffer_V_addr_16 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_16"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:51  %or_ln180_16 = or i12 %tmp_77, 17

]]></Node>
<StgValue><ssdm name="or_ln180_16"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:52  %tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_16)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:53  %fixed_buffer_V_addr_17 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_17"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:208  store i12 0, i12* %fixed_buffer_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:209  store i12 0, i12* %fixed_buffer_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:54  %or_ln180_17 = or i12 %tmp_77, 18

]]></Node>
<StgValue><ssdm name="or_ln180_17"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:55  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_17)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:56  %fixed_buffer_V_addr_29 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_29"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:57  %or_ln180_18 = or i12 %tmp_77, 19

]]></Node>
<StgValue><ssdm name="or_ln180_18"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:58  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_18)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:59  %fixed_buffer_V_addr_19 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_19"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:210  store i12 0, i12* %fixed_buffer_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:211  store i12 0, i12* %fixed_buffer_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:60  %or_ln180_19 = or i12 %tmp_77, 20

]]></Node>
<StgValue><ssdm name="or_ln180_19"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:61  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_19)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:62  %fixed_buffer_V_addr_20 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_20"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:63  %or_ln180_20 = or i12 %tmp_77, 21

]]></Node>
<StgValue><ssdm name="or_ln180_20"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:64  %tmp_101 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_20)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:65  %fixed_buffer_V_addr_21 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_21"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:212  store i12 0, i12* %fixed_buffer_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:213  store i12 0, i12* %fixed_buffer_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:66  %or_ln180_21 = or i12 %tmp_77, 22

]]></Node>
<StgValue><ssdm name="or_ln180_21"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:67  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_21)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:68  %fixed_buffer_V_addr_22 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_22"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:69  %or_ln180_22 = or i12 %tmp_77, 23

]]></Node>
<StgValue><ssdm name="or_ln180_22"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:70  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_22)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:71  %fixed_buffer_V_addr_23 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_23"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:214  store i12 0, i12* %fixed_buffer_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:215  store i12 0, i12* %fixed_buffer_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:72  %or_ln180_23 = or i12 %tmp_77, 24

]]></Node>
<StgValue><ssdm name="or_ln180_23"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:73  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_23)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:74  %fixed_buffer_V_addr_24 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_24"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:75  %or_ln180_24 = or i12 %tmp_77, 25

]]></Node>
<StgValue><ssdm name="or_ln180_24"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:76  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_24)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:77  %fixed_buffer_V_addr_25 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_25"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:216  store i12 0, i12* %fixed_buffer_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:217  store i12 0, i12* %fixed_buffer_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:78  %or_ln180_25 = or i12 %tmp_77, 26

]]></Node>
<StgValue><ssdm name="or_ln180_25"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:79  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_25)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:80  %fixed_buffer_V_addr_26 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_26"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:81  %or_ln180_26 = or i12 %tmp_77, 27

]]></Node>
<StgValue><ssdm name="or_ln180_26"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:82  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_26)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:83  %fixed_buffer_V_addr_27 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_27"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:218  store i12 0, i12* %fixed_buffer_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:219  store i12 0, i12* %fixed_buffer_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="417" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:84  %or_ln180_27 = or i12 %tmp_77, 28

]]></Node>
<StgValue><ssdm name="or_ln180_27"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:85  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_27)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:86  %fixed_buffer_V_addr_28 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_28"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:87  %or_ln180_28 = or i12 %tmp_77, 29

]]></Node>
<StgValue><ssdm name="or_ln180_28"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:88  %tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_28)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:89  %fixed_buffer_V_addr_64 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_64"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:220  store i12 0, i12* %fixed_buffer_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:221  store i12 0, i12* %fixed_buffer_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:90  %or_ln180_29 = or i12 %tmp_77, 30

]]></Node>
<StgValue><ssdm name="or_ln180_29"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:91  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_29)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:92  %fixed_buffer_V_addr_30 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_30"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:93  %or_ln180_30 = or i12 %tmp_77, 31

]]></Node>
<StgValue><ssdm name="or_ln180_30"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:94  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_30)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:95  %fixed_buffer_V_addr_31 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_31"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:222  store i12 0, i12* %fixed_buffer_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:223  store i12 0, i12* %fixed_buffer_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:96  %or_ln180_31 = or i12 %tmp_77, 32

]]></Node>
<StgValue><ssdm name="or_ln180_31"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:97  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:98  %fixed_buffer_V_addr_32 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_32"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:99  %or_ln180_32 = or i12 %tmp_77, 33

]]></Node>
<StgValue><ssdm name="or_ln180_32"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:100  %tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_32)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:101  %fixed_buffer_V_addr_33 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_33"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:224  store i12 0, i12* %fixed_buffer_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:225  store i12 0, i12* %fixed_buffer_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="441" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:102  %or_ln180_33 = or i12 %tmp_77, 34

]]></Node>
<StgValue><ssdm name="or_ln180_33"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:103  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_33)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:104  %fixed_buffer_V_addr_34 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_34"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:105  %or_ln180_34 = or i12 %tmp_77, 35

]]></Node>
<StgValue><ssdm name="or_ln180_34"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:106  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_34)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:107  %fixed_buffer_V_addr_35 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_35"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:226  store i12 0, i12* %fixed_buffer_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:227  store i12 0, i12* %fixed_buffer_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:108  %or_ln180_35 = or i12 %tmp_77, 36

]]></Node>
<StgValue><ssdm name="or_ln180_35"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:109  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_35)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:110  %fixed_buffer_V_addr_36 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_36"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:111  %or_ln180_36 = or i12 %tmp_77, 37

]]></Node>
<StgValue><ssdm name="or_ln180_36"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:112  %tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_36)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:113  %fixed_buffer_V_addr_37 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_37"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:228  store i12 0, i12* %fixed_buffer_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:229  store i12 0, i12* %fixed_buffer_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:114  %or_ln180_37 = or i12 %tmp_77, 38

]]></Node>
<StgValue><ssdm name="or_ln180_37"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:115  %tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_37)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:116  %fixed_buffer_V_addr_38 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_38"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:117  %or_ln180_38 = or i12 %tmp_77, 39

]]></Node>
<StgValue><ssdm name="or_ln180_38"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:118  %tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_38)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:119  %fixed_buffer_V_addr_39 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_39"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:230  store i12 0, i12* %fixed_buffer_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:231  store i12 0, i12* %fixed_buffer_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:120  %or_ln180_39 = or i12 %tmp_77, 40

]]></Node>
<StgValue><ssdm name="or_ln180_39"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:121  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_39)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:122  %fixed_buffer_V_addr_40 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_40"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:123  %or_ln180_40 = or i12 %tmp_77, 41

]]></Node>
<StgValue><ssdm name="or_ln180_40"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:124  %tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_40)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:125  %fixed_buffer_V_addr_41 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_41"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:232  store i12 0, i12* %fixed_buffer_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:233  store i12 0, i12* %fixed_buffer_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="473" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:126  %or_ln180_41 = or i12 %tmp_77, 42

]]></Node>
<StgValue><ssdm name="or_ln180_41"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:127  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_41)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:128  %fixed_buffer_V_addr_42 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_42"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:129  %or_ln180_42 = or i12 %tmp_77, 43

]]></Node>
<StgValue><ssdm name="or_ln180_42"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:130  %tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_42)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:131  %fixed_buffer_V_addr_43 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_43"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:234  store i12 0, i12* %fixed_buffer_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:235  store i12 0, i12* %fixed_buffer_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="481" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:132  %or_ln180_43 = or i12 %tmp_77, 44

]]></Node>
<StgValue><ssdm name="or_ln180_43"/></StgValue>
</operation>

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:133  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_43)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:134  %fixed_buffer_V_addr_44 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_44"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:135  %or_ln180_44 = or i12 %tmp_77, 45

]]></Node>
<StgValue><ssdm name="or_ln180_44"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:136  %tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_44)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:137  %fixed_buffer_V_addr_45 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_45"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:236  store i12 0, i12* %fixed_buffer_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:237  store i12 0, i12* %fixed_buffer_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:138  %or_ln180_45 = or i12 %tmp_77, 46

]]></Node>
<StgValue><ssdm name="or_ln180_45"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:139  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_45)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:140  %fixed_buffer_V_addr_46 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_46"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:141  %or_ln180_46 = or i12 %tmp_77, 47

]]></Node>
<StgValue><ssdm name="or_ln180_46"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:142  %tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_46)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:143  %fixed_buffer_V_addr_47 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_47"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:238  store i12 0, i12* %fixed_buffer_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:239  store i12 0, i12* %fixed_buffer_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:144  %or_ln180_47 = or i12 %tmp_77, 48

]]></Node>
<StgValue><ssdm name="or_ln180_47"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:145  %tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_47)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:146  %fixed_buffer_V_addr_48 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_48"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:147  %or_ln180_48 = or i12 %tmp_77, 49

]]></Node>
<StgValue><ssdm name="or_ln180_48"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:148  %tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_48)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:149  %fixed_buffer_V_addr_49 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_49"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:240  store i12 0, i12* %fixed_buffer_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:241  store i12 0, i12* %fixed_buffer_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:150  %or_ln180_49 = or i12 %tmp_77, 50

]]></Node>
<StgValue><ssdm name="or_ln180_49"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:151  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_49)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:152  %fixed_buffer_V_addr_50 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_50"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:153  %or_ln180_50 = or i12 %tmp_77, 51

]]></Node>
<StgValue><ssdm name="or_ln180_50"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:154  %tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_50)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:155  %fixed_buffer_V_addr_51 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_51"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:242  store i12 0, i12* %fixed_buffer_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:243  store i12 0, i12* %fixed_buffer_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:156  %or_ln180_51 = or i12 %tmp_77, 52

]]></Node>
<StgValue><ssdm name="or_ln180_51"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:157  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_51)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:158  %fixed_buffer_V_addr_52 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_52"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:159  %or_ln180_52 = or i12 %tmp_77, 53

]]></Node>
<StgValue><ssdm name="or_ln180_52"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:160  %tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_52)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:161  %fixed_buffer_V_addr_53 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_53"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:244  store i12 0, i12* %fixed_buffer_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:245  store i12 0, i12* %fixed_buffer_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:162  %or_ln180_53 = or i12 %tmp_77, 54

]]></Node>
<StgValue><ssdm name="or_ln180_53"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:163  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_53)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:164  %fixed_buffer_V_addr_54 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_54"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:165  %or_ln180_54 = or i12 %tmp_77, 55

]]></Node>
<StgValue><ssdm name="or_ln180_54"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:166  %tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_54)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:167  %fixed_buffer_V_addr_55 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_55"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:246  store i12 0, i12* %fixed_buffer_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:247  store i12 0, i12* %fixed_buffer_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="529" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:168  %or_ln180_55 = or i12 %tmp_77, 56

]]></Node>
<StgValue><ssdm name="or_ln180_55"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:169  %tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_55)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:170  %fixed_buffer_V_addr_56 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_56"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:171  %or_ln180_56 = or i12 %tmp_77, 57

]]></Node>
<StgValue><ssdm name="or_ln180_56"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:172  %tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_56)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:173  %fixed_buffer_V_addr_57 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_57"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:248  store i12 0, i12* %fixed_buffer_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:249  store i12 0, i12* %fixed_buffer_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="537" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:174  %or_ln180_57 = or i12 %tmp_77, 58

]]></Node>
<StgValue><ssdm name="or_ln180_57"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:175  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_57)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:176  %fixed_buffer_V_addr_58 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_58"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:177  %or_ln180_58 = or i12 %tmp_77, 59

]]></Node>
<StgValue><ssdm name="or_ln180_58"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:178  %tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_58)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:179  %fixed_buffer_V_addr_59 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_59"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:250  store i12 0, i12* %fixed_buffer_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:251  store i12 0, i12* %fixed_buffer_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="545" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:180  %or_ln180_59 = or i12 %tmp_77, 60

]]></Node>
<StgValue><ssdm name="or_ln180_59"/></StgValue>
</operation>

<operation id="546" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:181  %tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_59)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="547" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:182  %fixed_buffer_V_addr_60 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_60"/></StgValue>
</operation>

<operation id="548" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:183  %or_ln180_60 = or i12 %tmp_77, 61

]]></Node>
<StgValue><ssdm name="or_ln180_60"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:184  %tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_60)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:185  %fixed_buffer_V_addr_61 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_61"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:252  store i12 0, i12* %fixed_buffer_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="552" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:253  store i12 0, i12* %fixed_buffer_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="553" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:186  %or_ln180_61 = or i12 %tmp_77, 62

]]></Node>
<StgValue><ssdm name="or_ln180_61"/></StgValue>
</operation>

<operation id="554" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:187  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_61)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:188  %fixed_buffer_V_addr_62 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_62"/></StgValue>
</operation>

<operation id="556" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader3441.preheader:189  %or_ln180_62 = or i12 %tmp_77, 63

]]></Node>
<StgValue><ssdm name="or_ln180_62"/></StgValue>
</operation>

<operation id="557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
.preheader3441.preheader:190  %tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_62)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="558" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3441.preheader:191  %fixed_buffer_V_addr_63 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_63"/></StgValue>
</operation>

<operation id="559" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:254  store i12 0, i12* %fixed_buffer_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="560" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
.preheader3441.preheader:255  store i12 0, i12* %fixed_buffer_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="561" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
.preheader3441.preheader:256  br label %.preheader3442

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %t_V_0 = phi i8 [ 0, %LOOP_PHASES_begin ], [ %select_ln883, %LOOP_WORDS_IN_PHASE_end ]

]]></Node>
<StgValue><ssdm name="t_V_0"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %t_V_2_0 = phi i8 [ 0, %LOOP_PHASES_begin ], [ %select_ln883_1, %LOOP_WORDS_IN_PHASE_end ]

]]></Node>
<StgValue><ssdm name="t_V_2_0"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %p_0523_0_0 = phi i7 [ 0, %LOOP_PHASES_begin ], [ %add_ln700_18, %LOOP_WORDS_IN_PHASE_end ]

]]></Node>
<StgValue><ssdm name="p_0523_0_0"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln887_5 = icmp eq i7 %p_0523_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln700_18 = add i7 %p_0523_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln887_5, label %LOOP_ACC_PHASES_begin, label %LOOP_WORDS_IN_PHASE_begin

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_WORDS_IN_PHASE_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln277"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_WORDS_IN_PHASE_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_WORDS_IN_PHASE_begin:2  %icmp_ln879_16 = icmp eq i8 %t_V_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_WORDS_IN_PHASE_begin:3  br i1 %icmp_ln879_16, label %.preheader3439.0.preheader, label %.loopexit3438.0

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader3439.0.preheader:0  %wt_addr_V_0_load_1 = load i16* %wt_addr_V_0

]]></Node>
<StgValue><ssdm name="wt_addr_V_0_load_1"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="16">
<![CDATA[
.preheader3439.0.preheader:1  %trunc_ln887 = trunc i16 %wt_addr_V_0_load_1 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln887"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.preheader3439.0.preheader:2  br label %.preheader3439.0

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:3  %fixed_buffer_V_load = load i12* %fixed_buffer_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:6  %fixed_buffer_V_load_2 = load i12* %fixed_buffer_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3439.0:0  %p_0503_0_0 = phi i2 [ %add_ln700, %5 ], [ 0, %.preheader3439.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_0503_0_0"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader3439.0:1  %phi_mul = phi i13 [ %add_ln808_1, %5 ], [ 0, %.preheader3439.0.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="13">
<![CDATA[
.preheader3439.0:2  %zext_ln887 = zext i13 %phi_mul to i14

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3439.0:3  %icmp_ln887_6 = icmp eq i2 %p_0503_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_6"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3439.0:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3439.0:5  %add_ln700 = add i2 %p_0503_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3439.0:6  br i1 %icmp_ln887_6, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln808_1 = add i13 2341, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln808_1"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %add_ln808 = add i14 %trunc_ln887, %zext_ln887

]]></Node>
<StgValue><ssdm name="add_ln808"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="14">
<![CDATA[
:6  %zext_ln808_1 = zext i14 %add_ln808 to i64

]]></Node>
<StgValue><ssdm name="zext_ln808_1"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %wt_mem_V_3_addr = getelementptr [4682 x i64]* %wt_mem_V_4, i64 0, i64 %zext_ln808_1

]]></Node>
<StgValue><ssdm name="wt_mem_V_3_addr"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="13">
<![CDATA[
:9  %wt_mem_V_3_load = load i64* %wt_mem_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_3_load"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="2">
<![CDATA[
:12  %trunc_ln180 = trunc i2 %p_0503_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %wt_addr_V_0_load = load i16* %wt_addr_V_0

]]></Node>
<StgValue><ssdm name="wt_addr_V_0_load"/></StgValue>
</operation>

<operation id="592" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %wt_offset_V_0_load = load i3* %wt_offset_V_0

]]></Node>
<StgValue><ssdm name="wt_offset_V_0_load"/></StgValue>
</operation>

<operation id="593" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln879_19 = icmp eq i3 %wt_offset_V_0_load, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="594" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln700_14 = add i16 %wt_addr_V_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln700_15 = add i3 %wt_offset_V_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:5  %select_ln297 = select i1 %icmp_ln879_19, i16 %add_ln700_14, i16 %wt_addr_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6  %select_ln297_1 = select i1 %icmp_ln879_19, i3 0, i3 %add_ln700_15

]]></Node>
<StgValue><ssdm name="select_ln297_1"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="599" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
:0  %wt_word_buffer_1_V_s = load i64* %wt_word_buffer_1_V

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_s"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
:1  %wt_word_buffer_1_V_1 = load i64* %wt_word_buffer_1_V_3

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_1"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %wt_offset_V_0_load_1 = load i3* %wt_offset_V_0

]]></Node>
<StgValue><ssdm name="wt_offset_V_0_load_1"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln288"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  %mul_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %wt_offset_V_0_load_1, i3 %wt_offset_V_0_load_1)

]]></Node>
<StgValue><ssdm name="mul_ln"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="13">
<![CDATA[
:9  %wt_mem_V_3_load = load i64* %wt_mem_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_V_3_load"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="6">
<![CDATA[
:10  %zext_ln808 = zext i6 %mul_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln808"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %wt_word_buffer_0_V = ashr i64 %wt_mem_V_3_load, %zext_ln808

]]></Node>
<StgValue><ssdm name="wt_word_buffer_0_V"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %wt_word_buffer_1_V_5 = select i1 %trunc_ln180, i64 %wt_word_buffer_0_V, i64 %wt_word_buffer_1_V_1

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_5"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %wt_word_buffer_1_V_6 = select i1 %trunc_ln180, i64 %wt_word_buffer_1_V_s, i64 %wt_word_buffer_0_V

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_6"/></StgValue>
</operation>

<operation id="609" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  store i64 %wt_word_buffer_1_V_5, i64* %wt_word_buffer_1_V_3

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="610" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  store i64 %wt_word_buffer_1_V_6, i64* %wt_word_buffer_1_V

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="611" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader3439.0

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="612" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %p_0570_0_0 = phi i2 [ 0, %4 ], [ %add_ln700_19, %LOOP_LOAD_WTS_end ]

]]></Node>
<StgValue><ssdm name="p_0570_0_0"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln887_8 = icmp eq i2 %p_0570_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_8"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="615" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln700_19 = add i2 %p_0570_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_8, label %.loopexit3438.0.loopexit, label %LOOP_LOAD_WTS_begin

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="617" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64">
<![CDATA[
LOOP_LOAD_WTS_begin:0  %wt_word_buffer_1_V_2 = load i64* %wt_word_buffer_1_V

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_2"/></StgValue>
</operation>

<operation id="618" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64">
<![CDATA[
LOOP_LOAD_WTS_begin:1  %wt_word_buffer_1_V_3_54 = load i64* %wt_word_buffer_1_V_3

]]></Node>
<StgValue><ssdm name="wt_word_buffer_1_V_3_54"/></StgValue>
</operation>

<operation id="619" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_LOAD_WTS_begin:2  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="620" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_LOAD_WTS_begin:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="621" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="2">
<![CDATA[
LOOP_LOAD_WTS_begin:4  %zext_ln180_36 = zext i2 %p_0570_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln180_36"/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
LOOP_LOAD_WTS_begin:5  %tmp_147 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0570_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="4">
<![CDATA[
LOOP_LOAD_WTS_begin:6  %zext_ln180_37 = zext i4 %tmp_147 to i5

]]></Node>
<StgValue><ssdm name="zext_ln180_37"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
LOOP_LOAD_WTS_begin:7  %sub_ln180 = sub i5 %zext_ln180_37, %zext_ln180_36

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="625" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="5">
<![CDATA[
LOOP_LOAD_WTS_begin:8  %sext_ln180 = sext i5 %sub_ln180 to i6

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="626" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="2">
<![CDATA[
LOOP_LOAD_WTS_begin:9  %trunc_ln791 = trunc i2 %p_0570_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln791"/></StgValue>
</operation>

<operation id="627" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_LOAD_WTS_begin:10  %select_ln791 = select i1 %trunc_ln791, i64 %wt_word_buffer_1_V_3_54, i64 %wt_word_buffer_1_V_2

]]></Node>
<StgValue><ssdm name="select_ln791"/></StgValue>
</operation>

<operation id="628" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
LOOP_LOAD_WTS_begin:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="629" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="3">
<![CDATA[
.loopexit3438.0.loopexit:0  store i3 %select_ln297_1, i3* %wt_offset_V_0

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="630" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="16" op_4_bw="16">
<![CDATA[
.loopexit3438.0.loopexit:1  store i16 %select_ln297, i16* %wt_addr_V_0

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="631" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
<literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3438.0.loopexit:2  br label %.loopexit3438.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="632" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit3438.0:0  %icmp_ln883_1 = icmp eq i8 %t_V_0, %zext_ln209

]]></Node>
<StgValue><ssdm name="icmp_ln883_1"/></StgValue>
</operation>

<operation id="633" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3438.0:1  br i1 %icmp_ln883_1, label %.loopexit.0, label %.preheader3436.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
.preheader3436.0.preheader:0  br label %.preheader3436.0

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0560_0_0 = phi i2 [ 0, %LOOP_LOAD_WTS_begin ], [ %add_ln700_21, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0560_0_0"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %icmp_ln887_10 = icmp eq i2 %p_0560_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_10"/></StgValue>
</operation>

<operation id="637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="638" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %add_ln700_21 = add i2 %p_0560_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="639" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln887_10, label %LOOP_LOAD_WTS_end, label %.preheader3437.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="2">
<![CDATA[
.preheader3437.preheader.0:0  %zext_ln180_38 = zext i2 %p_0560_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_38"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3437.preheader.0:1  %add_ln180 = add i6 %sext_ln180, %zext_ln180_38

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="642" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3437.preheader.0:2  %shl_ln180 = shl i6 %add_ln180, 2

]]></Node>
<StgValue><ssdm name="shl_ln180"/></StgValue>
</operation>

<operation id="643" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3437.preheader.0:3  %sub_ln180_2 = sub i6 %shl_ln180, %add_ln180

]]></Node>
<StgValue><ssdm name="sub_ln180_2"/></StgValue>
</operation>

<operation id="644" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="2">
<![CDATA[
.preheader3437.preheader.0:4  %zext_ln555_2 = zext i2 %p_0560_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln555_2"/></StgValue>
</operation>

<operation id="645" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader3437.preheader.0:5  %shl_ln555_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0560_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln555_1"/></StgValue>
</operation>

<operation id="646" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="4">
<![CDATA[
.preheader3437.preheader.0:6  %zext_ln555_3 = zext i4 %shl_ln555_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln555_3"/></StgValue>
</operation>

<operation id="647" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3437.preheader.0:7  %sub_ln555 = sub i5 %zext_ln555_3, %zext_ln555_2

]]></Node>
<StgValue><ssdm name="sub_ln555"/></StgValue>
</operation>

<operation id="648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
.preheader3437.preheader.0:8  br label %.preheader3437.0

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="649" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_LOAD_WTS_end:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="650" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
LOOP_LOAD_WTS_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="651" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3437.0:0  %p_0709_0_0 = phi i2 [ %add_ln700_22, %6 ], [ 0, %.preheader3437.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_0709_0_0"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3437.0:1  %icmp_ln887_12 = icmp eq i2 %p_0709_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_12"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3437.0:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3437.0:3  %add_ln700_22 = add i2 %p_0709_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3437.0:4  br i1 %icmp_ln887_12, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="2">
<![CDATA[
:0  %zext_ln180_39 = zext i2 %p_0709_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_39"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln180_21 = add i6 %sub_ln180_2, %zext_ln180_39

]]></Node>
<StgValue><ssdm name="add_ln180_21"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln180_40 = zext i6 %add_ln180_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_40"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_params_V_addr = getelementptr [18 x i1]* %conv_params_V, i64 0, i64 %zext_ln180_40

]]></Node>
<StgValue><ssdm name="conv_params_V_addr"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="2">
<![CDATA[
:4  %zext_ln555_6 = zext i2 %p_0709_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln555_6"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln555 = add i5 %zext_ln555_6, %sub_ln555

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="5">
<![CDATA[
:6  %sext_ln555 = sext i5 %add_ln555 to i32

]]></Node>
<StgValue><ssdm name="sext_ln555"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %select_ln791, i32 %sext_ln555)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:8  store i1 %p_Result_s, i1* %conv_params_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="665" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader3437.0

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="666" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="667" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3436.0:0  %p_0783_0_0 = phi i2 [ %add_ln700_24, %LOOP_CONVOLVER_LOAD_end ], [ 0, %.preheader3436.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_0783_0_0"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3436.0:1  %icmp_ln887_11 = icmp eq i2 %p_0783_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_11"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3436.0:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3436.0:3  %add_ln700_24 = add i2 %p_0783_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3436.0:4  br i1 %icmp_ln887_11, label %.loopexit.0.loopexit, label %LOOP_CONVOLVER_LOAD_begin

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="2">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:2  %zext_ln331 = zext i2 %p_0783_0_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:3  %add_ln331 = add i3 %zext_ln331, %zext_ln264

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="2" op_3_bw="8">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:4  %tmp_149 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i2.i8(i3 %add_ln331, i2 0, i8 %t_V_2_0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="13">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:5  %zext_ln331_1 = zext i13 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:6  %dmem_V_3_addr = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln331_1

]]></Node>
<StgValue><ssdm name="dmem_V_3_addr"/></StgValue>
</operation>

<operation id="677" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="12">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:9  %dmem_V_3_load = load i64* %dmem_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_3_load"/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.0.loopexit:0  br label %.loopexit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="679" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.0:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="680" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln330"/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:7  %tmp_150 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_0783_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="683" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="5">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:8  %zext_ln331_2 = zext i5 %tmp_150 to i6

]]></Node>
<StgValue><ssdm name="zext_ln331_2"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="12">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:9  %dmem_V_3_load = load i64* %dmem_V_3_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_3_load"/></StgValue>
</operation>

<operation id="685" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONVOLVER_LOAD_begin:10  br label %7

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="686" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0728_0_0 = phi i4 [ 0, %LOOP_CONVOLVER_LOAD_begin ], [ %add_ln700_26, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_0728_0_0"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln887_14 = icmp eq i4 %p_0728_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln887_14"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="689" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln700_26 = add i4 %p_0728_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="690" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_14, label %LOOP_CONVOLVER_LOAD_end, label %.preheader3435.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="691" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="4">
<![CDATA[
.preheader3435.preheader.0:0  %zext_ln180_41 = zext i4 %p_0728_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_41"/></StgValue>
</operation>

<operation id="692" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3435.preheader.0:1  %add_ln180_22 = add i6 %zext_ln331_2, %zext_ln180_41

]]></Node>
<StgValue><ssdm name="add_ln180_22"/></StgValue>
</operation>

<operation id="693" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader3435.preheader.0:2  %p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_22, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="694" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader3435.preheader.0:3  %tmp_152 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_22, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="695" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="7">
<![CDATA[
.preheader3435.preheader.0:4  %zext_ln180_42 = zext i7 %tmp_152 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_42"/></StgValue>
</operation>

<operation id="696" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3435.preheader.0:5  %add_ln180_23 = add i9 %zext_ln180_42, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln180_23"/></StgValue>
</operation>

<operation id="697" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
.preheader3435.preheader.0:6  %zext_ln180_43 = zext i9 %add_ln180_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_43"/></StgValue>
</operation>

<operation id="698" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3435.preheader.0:7  %word_buffer_V_addr_1 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_43

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="699" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3435.preheader.0:8  %add_ln180_24 = add i9 9, %add_ln180_23

]]></Node>
<StgValue><ssdm name="add_ln180_24"/></StgValue>
</operation>

<operation id="700" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="9">
<![CDATA[
.preheader3435.preheader.0:9  %zext_ln180_44 = zext i9 %add_ln180_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_44"/></StgValue>
</operation>

<operation id="701" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3435.preheader.0:10  %word_buffer_V_addr_3 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_44

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="702" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="4">
<![CDATA[
.preheader3435.preheader.0:11  %trunc_ln209 = trunc i4 %p_0728_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="703" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader3435.preheader.0:12  %shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln209, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="704" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
.preheader3435.preheader.0:13  br label %.preheader3435.0

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="705" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_CONVOLVER_LOAD_end:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str21, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="706" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONVOLVER_LOAD_end:1  br label %.preheader3436.0

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="707" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3435.0:0  %p_0718_0_0 = phi i4 [ %add_ln1353_4, %8 ], [ 0, %.preheader3435.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_0718_0_0"/></StgValue>
</operation>

<operation id="708" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3435.0:1  %icmp_ln887_16 = icmp eq i4 %p_0718_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln887_16"/></StgValue>
</operation>

<operation id="709" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3435.0:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="710" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3435.0:3  %add_ln1353_4 = add i4 %p_0718_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="711" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3435.0:4  br i1 %icmp_ln887_16, label %_ifconv, label %8

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="712" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_47 = zext i4 %add_ln1353_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_47"/></StgValue>
</operation>

<operation id="713" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln180_26 = add i9 %add_ln180_23, %zext_ln180_47

]]></Node>
<StgValue><ssdm name="add_ln180_26"/></StgValue>
</operation>

<operation id="714" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln180_48 = zext i9 %add_ln180_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_48"/></StgValue>
</operation>

<operation id="715" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %word_buffer_V_addr = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_48

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr"/></StgValue>
</operation>

<operation id="716" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="4">
<![CDATA[
:4  %zext_ln209_3 = zext i4 %p_0718_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="717" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln209_2 = add i6 %shl_ln2, %zext_ln209_3

]]></Node>
<StgValue><ssdm name="add_ln209_2"/></StgValue>
</operation>

<operation id="718" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
:6  %b_V_read_assign = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln209_2)

]]></Node>
<StgValue><ssdm name="b_V_read_assign"/></StgValue>
</operation>

<operation id="719" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:7  %select_ln53 = select i1 %b_V_read_assign, i2 -1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="720" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
:8  store i2 %select_ln53, i2* %word_buffer_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="721" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader3435.0

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="722" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:0  %icmp_ln879_20 = icmp eq i4 %p_0728_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="723" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1  %add_ln214 = add i6 -1, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
_ifconv:2  %b_V_read_assign_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln214)

]]></Node>
<StgValue><ssdm name="b_V_read_assign_1"/></StgValue>
</operation>

<operation id="725" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %xor_ln879_2 = xor i1 %icmp_ln879_20, true

]]></Node>
<StgValue><ssdm name="xor_ln879_2"/></StgValue>
</operation>

<operation id="726" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:4  %select_ln879 = select i1 %xor_ln879_2, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5  %or_ln879 = or i1 %icmp_ln879_20, %b_V_read_assign_1

]]></Node>
<StgValue><ssdm name="or_ln879"/></StgValue>
</operation>

<operation id="728" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:6  %select_ln879_3 = select i1 %or_ln879, i2 %select_ln879, i2 1

]]></Node>
<StgValue><ssdm name="select_ln879_3"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
_ifconv:7  store i2 %select_ln879_3, i2* %word_buffer_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="730" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %icmp_ln879_21 = icmp eq i4 %p_0728_0_0, 7

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="731" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:9  %add_ln209_3 = add i6 8, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln209_3"/></StgValue>
</operation>

<operation id="732" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="6">
<![CDATA[
_ifconv:10  %b_V_read_assign_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln209_3)

]]></Node>
<StgValue><ssdm name="b_V_read_assign_2"/></StgValue>
</operation>

<operation id="733" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %xor_ln879_3 = xor i1 %icmp_ln879_21, true

]]></Node>
<StgValue><ssdm name="xor_ln879_3"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:12  %select_ln879_4 = select i1 %xor_ln879_3, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln879_4"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_ln879_1 = or i1 %icmp_ln879_21, %b_V_read_assign_2

]]></Node>
<StgValue><ssdm name="or_ln879_1"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:14  %select_ln879_5 = select i1 %or_ln879_1, i2 %select_ln879_4, i2 1

]]></Node>
<StgValue><ssdm name="select_ln879_5"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
_ifconv:15  store i2 %select_ln879_5, i2* %word_buffer_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %7

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="739" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %p_01092_0_0 = phi i2 [ 0, %.loopexit.0 ], [ %add_ln700_25, %9 ]

]]></Node>
<StgValue><ssdm name="p_01092_0_0"/></StgValue>
</operation>

<operation id="740" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln887_13 = icmp eq i2 %p_01092_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_13"/></StgValue>
</operation>

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %add_ln700_25 = add i2 %p_01092_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_13, label %.preheader3434.0.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="5" op_9_bw="3" op_10_bw="5" op_11_bw="8">
<![CDATA[
:1  call fastcc void @process_word([160 x i2]* %word_buffer_V, i2 %p_01092_0_0, [160 x i2]* %old_word_buffer_V, [8 x i1]* %lb, [8 x i1]* %rb, [480 x i2]* %line_buffer, [18 x i1]* %conv_params_V, [128 x i5]* %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %t_V_0)

]]></Node>
<StgValue><ssdm name="call_ln351"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
.preheader3434.0.preheader:0  br label %.preheader3434.0

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="746" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln347"/></StgValue>
</operation>

<operation id="747" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="5" op_9_bw="3" op_10_bw="5" op_11_bw="8">
<![CDATA[
:1  call fastcc void @process_word([160 x i2]* %word_buffer_V, i2 %p_01092_0_0, [160 x i2]* %old_word_buffer_V, [8 x i1]* %lb, [8 x i1]* %rb, [480 x i2]* %line_buffer, [18 x i1]* %conv_params_V, [128 x i5]* %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %t_V_0)

]]></Node>
<StgValue><ssdm name="call_ln351"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="749" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3434.0:0  %p_01215_0_0 = phi i2 [ %add_ln700_28, %.preheader3434.0.loopexit ], [ 0, %.preheader3434.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_01215_0_0"/></StgValue>
</operation>

<operation id="750" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3434.0:1  %icmp_ln887_15 = icmp eq i2 %p_01215_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_15"/></StgValue>
</operation>

<operation id="751" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3434.0:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="752" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3434.0:3  %add_ln700_28 = add i2 %p_01215_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="753" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3434.0:4  br i1 %icmp_ln887_15, label %.preheader3431.preheader.0, label %.preheader3433.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="754" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader3433.preheader.0:0  %tmp_154 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_01215_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="755" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="5">
<![CDATA[
.preheader3433.preheader.0:1  %zext_ln887_1 = zext i5 %tmp_154 to i6

]]></Node>
<StgValue><ssdm name="zext_ln887_1"/></StgValue>
</operation>

<operation id="756" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
.preheader3433.preheader.0:2  br label %.preheader3433.0

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="757" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="8">
<![CDATA[
.preheader3431.preheader.0:0  %trunc_ln887_3 = trunc i8 %t_V_2_0 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln887_3"/></StgValue>
</operation>

<operation id="758" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3431.preheader.0:1  %add_ln887 = add i7 -1, %trunc_ln887_3

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="759" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader3431.preheader.0:2  %sext_ln700_1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln887, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln700_1_cast"/></StgValue>
</operation>

<operation id="760" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
.preheader3431.preheader.0:3  br label %.preheader3431.0

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="761" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3433.0:0  %p_01205_0_0 = phi i4 [ 0, %.preheader3433.preheader.0 ], [ %add_ln700_32, %.preheader3433.0.loopexit ]

]]></Node>
<StgValue><ssdm name="p_01205_0_0"/></StgValue>
</operation>

<operation id="762" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3433.0:1  %icmp_ln887_18 = icmp eq i4 %p_01205_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln887_18"/></StgValue>
</operation>

<operation id="763" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3433.0:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="764" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3433.0:3  %add_ln700_32 = add i4 %p_01205_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="765" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3433.0:4  br i1 %icmp_ln887_18, label %.preheader3434.0.loopexit, label %.preheader3432.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="766" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="4">
<![CDATA[
.preheader3432.preheader.0:0  %zext_ln180_49 = zext i4 %p_01205_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_49"/></StgValue>
</operation>

<operation id="767" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3432.preheader.0:1  %add_ln180_27 = add i6 %zext_ln180_49, %zext_ln887_1

]]></Node>
<StgValue><ssdm name="add_ln180_27"/></StgValue>
</operation>

<operation id="768" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader3432.preheader.0:2  %p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_27, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="769" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader3432.preheader.0:3  %tmp_155 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_27, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="770" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="7">
<![CDATA[
.preheader3432.preheader.0:4  %zext_ln180_50 = zext i7 %tmp_155 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_50"/></StgValue>
</operation>

<operation id="771" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3432.preheader.0:5  %add_ln180_28 = add i9 %p_shl_cast, %zext_ln180_50

]]></Node>
<StgValue><ssdm name="add_ln180_28"/></StgValue>
</operation>

<operation id="772" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
.preheader3432.preheader.0:6  br label %.preheader3432.0

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="773" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
.preheader3434.0.loopexit:0  br label %.preheader3434.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="774" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3432.0:0  %p_01195_0_0 = phi i4 [ %add_ln700_33, %1 ], [ 0, %.preheader3432.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_01195_0_0"/></StgValue>
</operation>

<operation id="775" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3432.0:1  %icmp_ln887_19 = icmp eq i4 %p_01195_0_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln887_19"/></StgValue>
</operation>

<operation id="776" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3432.0:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="777" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3432.0:3  %add_ln700_33 = add i4 %p_01195_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="778" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3432.0:4  br i1 %icmp_ln887_19, label %.preheader3433.0.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="779" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_51 = zext i4 %p_01195_0_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_51"/></StgValue>
</operation>

<operation id="780" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln180_29 = add i9 %add_ln180_28, %zext_ln180_51

]]></Node>
<StgValue><ssdm name="add_ln180_29"/></StgValue>
</operation>

<operation id="781" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln180_52 = zext i9 %add_ln180_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_52"/></StgValue>
</operation>

<operation id="782" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %word_buffer_V_addr_2 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_52

]]></Node>
<StgValue><ssdm name="word_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="783" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="8">
<![CDATA[
:5  %word_buffer_V_load = load i2* %word_buffer_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_V_load"/></StgValue>
</operation>

<operation id="784" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader3433.0.loopexit:0  br label %.preheader3433.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="785" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %old_word_buffer_V_ad = getelementptr [160 x i2]* %old_word_buffer_V, i64 0, i64 %zext_ln180_52

]]></Node>
<StgValue><ssdm name="old_word_buffer_V_ad"/></StgValue>
</operation>

<operation id="786" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="8">
<![CDATA[
:5  %word_buffer_V_load = load i2* %word_buffer_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_V_load"/></StgValue>
</operation>

<operation id="787" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
:6  store i2 %word_buffer_V_load, i2* %old_word_buffer_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="788" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader3432.0

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="789" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3431.0:0  %p_01159_0_0 = phi i7 [ %add_ln700_37, %._crit_edge3449.0 ], [ 0, %.preheader3431.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_01159_0_0"/></StgValue>
</operation>

<operation id="790" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3431.0:1  %icmp_ln887_17 = icmp eq i7 %p_01159_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_17"/></StgValue>
</operation>

<operation id="791" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3431.0:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="792" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3431.0:3  %add_ln700_37 = add i7 %p_01159_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="793" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3431.0:4  br i1 %icmp_ln887_17, label %LOOP_WORDS_IN_PHASE_end, label %10

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="794" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_16, label %._crit_edge3449.0, label %.preheader3430.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="795" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="7">
<![CDATA[
.preheader3430.preheader.0:0  %zext_ln700_3 = zext i7 %p_01159_0_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="796" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="7">
<![CDATA[
.preheader3430.preheader.0:1  %zext_ln700_4 = zext i7 %p_01159_0_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="797" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader3430.preheader.0:2  %add_ln700_39 = add i13 %sext_ln700_1_cast, %zext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="798" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="13">
<![CDATA[
.preheader3430.preheader.0:3  %sext_ln700_1 = sext i13 %add_ln700_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="799" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3430.preheader.0:4  %fixed_buffer_V_addr_130 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %sext_ln700_1

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_130"/></StgValue>
</operation>

<operation id="800" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln887_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
.preheader3430.preheader.0:5  br label %.preheader3430.0

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="801" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:0  %add_ln700_29 = add i8 %t_V_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="802" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:1  %add_ln700_30 = add i8 %t_V_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="803" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:2  %select_ln883 = select i1 %icmp_ln883_1, i8 0, i8 %add_ln700_29

]]></Node>
<StgValue><ssdm name="select_ln883"/></StgValue>
</operation>

<operation id="804" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:3  %select_ln883_1 = select i1 %icmp_ln883_1, i8 %t_V_2_0, i8 %add_ln700_30

]]></Node>
<StgValue><ssdm name="select_ln883_1"/></StgValue>
</operation>

<operation id="805" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:4  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str18, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="806" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
LOOP_WORDS_IN_PHASE_end:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="807" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3430.0:0  %p_01300_0_0 = phi i6 [ %add_ln700_35, %12 ], [ 0, %.preheader3430.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_01300_0_0"/></StgValue>
</operation>

<operation id="808" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3430.0:1  %p_01296_0_0 = phi i2 [ %add_ln700_36, %12 ], [ 0, %.preheader3430.preheader.0 ]

]]></Node>
<StgValue><ssdm name="p_01296_0_0"/></StgValue>
</operation>

<operation id="809" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3430.0:2  %icmp_ln887_20 = icmp eq i2 %p_01296_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_20"/></StgValue>
</operation>

<operation id="810" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3430.0:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="811" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3430.0:4  %add_ln700_36 = add i2 %p_01296_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="812" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3430.0:5  br i1 %icmp_ln887_20, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="813" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:0  %tmp_156 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_01296_0_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="814" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="8">
<![CDATA[
:1  %zext_ln700_5 = zext i8 %tmp_156 to i9

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="815" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln700_40 = add i9 %zext_ln700_3, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="816" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln700_6 = zext i9 %add_ln700_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="817" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %conv_out_buffer_V_ad = getelementptr [128 x i5]* %conv_out_buffer_V, i64 0, i64 %zext_ln700_6

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_ad"/></StgValue>
</operation>

<operation id="818" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="7">
<![CDATA[
:5  %conv_out_buffer_V_lo = load i5* %conv_out_buffer_V_ad, align 1

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_lo"/></StgValue>
</operation>

<operation id="819" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="11">
<![CDATA[
:1  %fixed_buffer_V_load_66 = load i12* %fixed_buffer_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_66"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="820" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="7">
<![CDATA[
:5  %conv_out_buffer_V_lo = load i5* %conv_out_buffer_V_ad, align 1

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_lo"/></StgValue>
</operation>

<operation id="821" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="5">
<![CDATA[
:6  %sext_ln700 = sext i5 %conv_out_buffer_V_lo to i6

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="822" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %add_ln700_35 = add i6 %sext_ln700, %p_01300_0_0

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="823" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader3430.0

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="824" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="6">
<![CDATA[
:0  %sext_ln887 = sext i6 %p_01300_0_0 to i12

]]></Node>
<StgValue><ssdm name="sext_ln887"/></StgValue>
</operation>

<operation id="825" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="11">
<![CDATA[
:1  %fixed_buffer_V_load_66 = load i12* %fixed_buffer_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_66"/></StgValue>
</operation>

<operation id="826" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln700_34 = add i12 %fixed_buffer_V_load_66, %sext_ln887

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="827" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
:3  store i12 %add_ln700_34, i12* %fixed_buffer_V_addr_130, align 2

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="828" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge3449.0

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="829" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3449.0:0  br label %.preheader3431.0

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="830" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:3  %fixed_buffer_V_load = load i12* %fixed_buffer_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="831" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:4  %fixed_temp_V_addr = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr"/></StgValue>
</operation>

<operation id="832" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:5  store i12 %fixed_buffer_V_load, i12* %fixed_temp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="833" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:6  %fixed_buffer_V_load_2 = load i12* %fixed_buffer_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_2"/></StgValue>
</operation>

<operation id="834" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:7  %fixed_temp_V_addr_1 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_1"/></StgValue>
</operation>

<operation id="835" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:8  store i12 %fixed_buffer_V_load_2, i12* %fixed_temp_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="836" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:9  %fixed_buffer_V_load_64 = load i12* %fixed_buffer_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_64"/></StgValue>
</operation>

<operation id="837" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:12  %fixed_buffer_V_load_3 = load i12* %fixed_buffer_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="838" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:9  %fixed_buffer_V_load_64 = load i12* %fixed_buffer_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_64"/></StgValue>
</operation>

<operation id="839" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:10  %fixed_temp_V_addr_64 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_64"/></StgValue>
</operation>

<operation id="840" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:11  store i12 %fixed_buffer_V_load_64, i12* %fixed_temp_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="841" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:12  %fixed_buffer_V_load_3 = load i12* %fixed_buffer_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_3"/></StgValue>
</operation>

<operation id="842" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:13  %fixed_temp_V_addr_3 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_3"/></StgValue>
</operation>

<operation id="843" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:14  store i12 %fixed_buffer_V_load_3, i12* %fixed_temp_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="844" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:15  %fixed_buffer_V_load_4 = load i12* %fixed_buffer_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_4"/></StgValue>
</operation>

<operation id="845" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:18  %fixed_buffer_V_load_5 = load i12* %fixed_buffer_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="846" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:15  %fixed_buffer_V_load_4 = load i12* %fixed_buffer_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_4"/></StgValue>
</operation>

<operation id="847" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:16  %fixed_temp_V_addr_4 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_4"/></StgValue>
</operation>

<operation id="848" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:17  store i12 %fixed_buffer_V_load_4, i12* %fixed_temp_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="849" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:18  %fixed_buffer_V_load_5 = load i12* %fixed_buffer_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_5"/></StgValue>
</operation>

<operation id="850" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:19  %fixed_temp_V_addr_5 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_5"/></StgValue>
</operation>

<operation id="851" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:20  store i12 %fixed_buffer_V_load_5, i12* %fixed_temp_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="852" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:21  %fixed_buffer_V_load_6 = load i12* %fixed_buffer_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_6"/></StgValue>
</operation>

<operation id="853" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:24  %fixed_buffer_V_load_7 = load i12* %fixed_buffer_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="854" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:21  %fixed_buffer_V_load_6 = load i12* %fixed_buffer_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_6"/></StgValue>
</operation>

<operation id="855" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:22  %fixed_temp_V_addr_6 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_6"/></StgValue>
</operation>

<operation id="856" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:23  store i12 %fixed_buffer_V_load_6, i12* %fixed_temp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="857" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:24  %fixed_buffer_V_load_7 = load i12* %fixed_buffer_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_7"/></StgValue>
</operation>

<operation id="858" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:25  %fixed_temp_V_addr_7 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_7"/></StgValue>
</operation>

<operation id="859" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:26  store i12 %fixed_buffer_V_load_7, i12* %fixed_temp_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="860" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:27  %fixed_buffer_V_load_8 = load i12* %fixed_buffer_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_8"/></StgValue>
</operation>

<operation id="861" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:30  %fixed_buffer_V_load_9 = load i12* %fixed_buffer_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="862" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:27  %fixed_buffer_V_load_8 = load i12* %fixed_buffer_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_8"/></StgValue>
</operation>

<operation id="863" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:28  %fixed_temp_V_addr_8 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_8"/></StgValue>
</operation>

<operation id="864" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:29  store i12 %fixed_buffer_V_load_8, i12* %fixed_temp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="865" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:30  %fixed_buffer_V_load_9 = load i12* %fixed_buffer_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_9"/></StgValue>
</operation>

<operation id="866" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:31  %fixed_temp_V_addr_9 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_9"/></StgValue>
</operation>

<operation id="867" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:32  store i12 %fixed_buffer_V_load_9, i12* %fixed_temp_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="868" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:33  %fixed_buffer_V_load_10 = load i12* %fixed_buffer_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_10"/></StgValue>
</operation>

<operation id="869" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:36  %fixed_buffer_V_load_11 = load i12* %fixed_buffer_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_11"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="870" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:33  %fixed_buffer_V_load_10 = load i12* %fixed_buffer_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_10"/></StgValue>
</operation>

<operation id="871" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:34  %fixed_temp_V_addr_10 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_10"/></StgValue>
</operation>

<operation id="872" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:35  store i12 %fixed_buffer_V_load_10, i12* %fixed_temp_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="873" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:36  %fixed_buffer_V_load_11 = load i12* %fixed_buffer_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_11"/></StgValue>
</operation>

<operation id="874" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:37  %fixed_temp_V_addr_11 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_11"/></StgValue>
</operation>

<operation id="875" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:38  store i12 %fixed_buffer_V_load_11, i12* %fixed_temp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="876" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:39  %fixed_buffer_V_load_12 = load i12* %fixed_buffer_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_12"/></StgValue>
</operation>

<operation id="877" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:42  %fixed_buffer_V_load_13 = load i12* %fixed_buffer_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="878" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:39  %fixed_buffer_V_load_12 = load i12* %fixed_buffer_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_12"/></StgValue>
</operation>

<operation id="879" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:40  %fixed_temp_V_addr_12 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_12"/></StgValue>
</operation>

<operation id="880" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:41  store i12 %fixed_buffer_V_load_12, i12* %fixed_temp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="881" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:42  %fixed_buffer_V_load_13 = load i12* %fixed_buffer_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_13"/></StgValue>
</operation>

<operation id="882" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:43  %fixed_temp_V_addr_13 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_13"/></StgValue>
</operation>

<operation id="883" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:44  store i12 %fixed_buffer_V_load_13, i12* %fixed_temp_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="884" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:45  %fixed_buffer_V_load_14 = load i12* %fixed_buffer_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_14"/></StgValue>
</operation>

<operation id="885" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:48  %fixed_buffer_V_load_15 = load i12* %fixed_buffer_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="886" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:45  %fixed_buffer_V_load_14 = load i12* %fixed_buffer_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_14"/></StgValue>
</operation>

<operation id="887" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:46  %fixed_temp_V_addr_14 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_14"/></StgValue>
</operation>

<operation id="888" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:47  store i12 %fixed_buffer_V_load_14, i12* %fixed_temp_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="889" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:48  %fixed_buffer_V_load_15 = load i12* %fixed_buffer_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_15"/></StgValue>
</operation>

<operation id="890" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:49  %fixed_temp_V_addr_15 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_15"/></StgValue>
</operation>

<operation id="891" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:50  store i12 %fixed_buffer_V_load_15, i12* %fixed_temp_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="892" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:51  %fixed_buffer_V_load_16 = load i12* %fixed_buffer_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_16"/></StgValue>
</operation>

<operation id="893" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:54  %fixed_buffer_V_load_17 = load i12* %fixed_buffer_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_17"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="894" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:51  %fixed_buffer_V_load_16 = load i12* %fixed_buffer_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_16"/></StgValue>
</operation>

<operation id="895" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:52  %fixed_temp_V_addr_16 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_16"/></StgValue>
</operation>

<operation id="896" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:53  store i12 %fixed_buffer_V_load_16, i12* %fixed_temp_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="897" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:54  %fixed_buffer_V_load_17 = load i12* %fixed_buffer_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_17"/></StgValue>
</operation>

<operation id="898" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:55  %fixed_temp_V_addr_17 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_17"/></StgValue>
</operation>

<operation id="899" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:56  store i12 %fixed_buffer_V_load_17, i12* %fixed_temp_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="900" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:57  %fixed_buffer_V_load_18 = load i12* %fixed_buffer_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_18"/></StgValue>
</operation>

<operation id="901" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:60  %fixed_buffer_V_load_19 = load i12* %fixed_buffer_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_19"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="902" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:57  %fixed_buffer_V_load_18 = load i12* %fixed_buffer_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_18"/></StgValue>
</operation>

<operation id="903" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:58  %fixed_temp_V_addr_18 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_18"/></StgValue>
</operation>

<operation id="904" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:59  store i12 %fixed_buffer_V_load_18, i12* %fixed_temp_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="905" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:60  %fixed_buffer_V_load_19 = load i12* %fixed_buffer_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_19"/></StgValue>
</operation>

<operation id="906" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:61  %fixed_temp_V_addr_19 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_19"/></StgValue>
</operation>

<operation id="907" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:62  store i12 %fixed_buffer_V_load_19, i12* %fixed_temp_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="908" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:63  %fixed_buffer_V_load_20 = load i12* %fixed_buffer_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_20"/></StgValue>
</operation>

<operation id="909" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:66  %fixed_buffer_V_load_21 = load i12* %fixed_buffer_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_21"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="910" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:63  %fixed_buffer_V_load_20 = load i12* %fixed_buffer_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_20"/></StgValue>
</operation>

<operation id="911" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:64  %fixed_temp_V_addr_20 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_20"/></StgValue>
</operation>

<operation id="912" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:65  store i12 %fixed_buffer_V_load_20, i12* %fixed_temp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="913" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:66  %fixed_buffer_V_load_21 = load i12* %fixed_buffer_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_21"/></StgValue>
</operation>

<operation id="914" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:67  %fixed_temp_V_addr_21 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_21"/></StgValue>
</operation>

<operation id="915" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:68  store i12 %fixed_buffer_V_load_21, i12* %fixed_temp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="916" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:69  %fixed_buffer_V_load_22 = load i12* %fixed_buffer_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_22"/></StgValue>
</operation>

<operation id="917" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:72  %fixed_buffer_V_load_23 = load i12* %fixed_buffer_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_23"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="918" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:69  %fixed_buffer_V_load_22 = load i12* %fixed_buffer_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_22"/></StgValue>
</operation>

<operation id="919" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:70  %fixed_temp_V_addr_22 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_22"/></StgValue>
</operation>

<operation id="920" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:71  store i12 %fixed_buffer_V_load_22, i12* %fixed_temp_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="921" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:72  %fixed_buffer_V_load_23 = load i12* %fixed_buffer_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_23"/></StgValue>
</operation>

<operation id="922" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:73  %fixed_temp_V_addr_23 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_23"/></StgValue>
</operation>

<operation id="923" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:74  store i12 %fixed_buffer_V_load_23, i12* %fixed_temp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="924" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:75  %fixed_buffer_V_load_24 = load i12* %fixed_buffer_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_24"/></StgValue>
</operation>

<operation id="925" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:78  %fixed_buffer_V_load_25 = load i12* %fixed_buffer_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_25"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="926" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:75  %fixed_buffer_V_load_24 = load i12* %fixed_buffer_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_24"/></StgValue>
</operation>

<operation id="927" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:76  %fixed_temp_V_addr_24 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_24"/></StgValue>
</operation>

<operation id="928" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:77  store i12 %fixed_buffer_V_load_24, i12* %fixed_temp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="929" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:78  %fixed_buffer_V_load_25 = load i12* %fixed_buffer_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_25"/></StgValue>
</operation>

<operation id="930" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:79  %fixed_temp_V_addr_25 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_25"/></StgValue>
</operation>

<operation id="931" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:80  store i12 %fixed_buffer_V_load_25, i12* %fixed_temp_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="932" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:81  %fixed_buffer_V_load_26 = load i12* %fixed_buffer_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_26"/></StgValue>
</operation>

<operation id="933" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:84  %fixed_buffer_V_load_27 = load i12* %fixed_buffer_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_27"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="934" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:81  %fixed_buffer_V_load_26 = load i12* %fixed_buffer_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_26"/></StgValue>
</operation>

<operation id="935" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:82  %fixed_temp_V_addr_26 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_26"/></StgValue>
</operation>

<operation id="936" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:83  store i12 %fixed_buffer_V_load_26, i12* %fixed_temp_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="937" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:84  %fixed_buffer_V_load_27 = load i12* %fixed_buffer_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_27"/></StgValue>
</operation>

<operation id="938" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:85  %fixed_temp_V_addr_27 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_27"/></StgValue>
</operation>

<operation id="939" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:86  store i12 %fixed_buffer_V_load_27, i12* %fixed_temp_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="940" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:87  %fixed_buffer_V_load_28 = load i12* %fixed_buffer_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_28"/></StgValue>
</operation>

<operation id="941" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:90  %fixed_buffer_V_load_29 = load i12* %fixed_buffer_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_29"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="942" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:87  %fixed_buffer_V_load_28 = load i12* %fixed_buffer_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_28"/></StgValue>
</operation>

<operation id="943" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:88  %fixed_temp_V_addr_28 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_28"/></StgValue>
</operation>

<operation id="944" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:89  store i12 %fixed_buffer_V_load_28, i12* %fixed_temp_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="945" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:90  %fixed_buffer_V_load_29 = load i12* %fixed_buffer_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_29"/></StgValue>
</operation>

<operation id="946" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:91  %fixed_temp_V_addr_29 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_29"/></StgValue>
</operation>

<operation id="947" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:92  store i12 %fixed_buffer_V_load_29, i12* %fixed_temp_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="948" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:93  %fixed_buffer_V_load_30 = load i12* %fixed_buffer_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_30"/></StgValue>
</operation>

<operation id="949" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:96  %fixed_buffer_V_load_31 = load i12* %fixed_buffer_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_31"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="950" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:93  %fixed_buffer_V_load_30 = load i12* %fixed_buffer_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_30"/></StgValue>
</operation>

<operation id="951" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:94  %fixed_temp_V_addr_30 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_30"/></StgValue>
</operation>

<operation id="952" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:95  store i12 %fixed_buffer_V_load_30, i12* %fixed_temp_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="953" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:96  %fixed_buffer_V_load_31 = load i12* %fixed_buffer_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_31"/></StgValue>
</operation>

<operation id="954" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:97  %fixed_temp_V_addr_31 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_31"/></StgValue>
</operation>

<operation id="955" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:98  store i12 %fixed_buffer_V_load_31, i12* %fixed_temp_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="956" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:99  %fixed_buffer_V_load_32 = load i12* %fixed_buffer_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_32"/></StgValue>
</operation>

<operation id="957" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:102  %fixed_buffer_V_load_33 = load i12* %fixed_buffer_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_33"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="958" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:99  %fixed_buffer_V_load_32 = load i12* %fixed_buffer_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_32"/></StgValue>
</operation>

<operation id="959" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:100  %fixed_temp_V_addr_32 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_32"/></StgValue>
</operation>

<operation id="960" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:101  store i12 %fixed_buffer_V_load_32, i12* %fixed_temp_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="961" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:102  %fixed_buffer_V_load_33 = load i12* %fixed_buffer_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_33"/></StgValue>
</operation>

<operation id="962" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:103  %fixed_temp_V_addr_33 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_33"/></StgValue>
</operation>

<operation id="963" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:104  store i12 %fixed_buffer_V_load_33, i12* %fixed_temp_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="964" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:105  %fixed_buffer_V_load_34 = load i12* %fixed_buffer_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_34"/></StgValue>
</operation>

<operation id="965" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:108  %fixed_buffer_V_load_35 = load i12* %fixed_buffer_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_35"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="966" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:105  %fixed_buffer_V_load_34 = load i12* %fixed_buffer_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_34"/></StgValue>
</operation>

<operation id="967" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:106  %fixed_temp_V_addr_34 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_34"/></StgValue>
</operation>

<operation id="968" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:107  store i12 %fixed_buffer_V_load_34, i12* %fixed_temp_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="969" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:108  %fixed_buffer_V_load_35 = load i12* %fixed_buffer_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_35"/></StgValue>
</operation>

<operation id="970" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:109  %fixed_temp_V_addr_35 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_35"/></StgValue>
</operation>

<operation id="971" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:110  store i12 %fixed_buffer_V_load_35, i12* %fixed_temp_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="972" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:111  %fixed_buffer_V_load_36 = load i12* %fixed_buffer_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_36"/></StgValue>
</operation>

<operation id="973" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:114  %fixed_buffer_V_load_37 = load i12* %fixed_buffer_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_37"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="974" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:111  %fixed_buffer_V_load_36 = load i12* %fixed_buffer_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_36"/></StgValue>
</operation>

<operation id="975" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:112  %fixed_temp_V_addr_36 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_36"/></StgValue>
</operation>

<operation id="976" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:113  store i12 %fixed_buffer_V_load_36, i12* %fixed_temp_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="977" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:114  %fixed_buffer_V_load_37 = load i12* %fixed_buffer_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_37"/></StgValue>
</operation>

<operation id="978" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:115  %fixed_temp_V_addr_37 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_37"/></StgValue>
</operation>

<operation id="979" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:116  store i12 %fixed_buffer_V_load_37, i12* %fixed_temp_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="980" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:117  %fixed_buffer_V_load_38 = load i12* %fixed_buffer_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_38"/></StgValue>
</operation>

<operation id="981" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:120  %fixed_buffer_V_load_39 = load i12* %fixed_buffer_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_39"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="982" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:117  %fixed_buffer_V_load_38 = load i12* %fixed_buffer_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_38"/></StgValue>
</operation>

<operation id="983" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:118  %fixed_temp_V_addr_38 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_38"/></StgValue>
</operation>

<operation id="984" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:119  store i12 %fixed_buffer_V_load_38, i12* %fixed_temp_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="985" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:120  %fixed_buffer_V_load_39 = load i12* %fixed_buffer_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_39"/></StgValue>
</operation>

<operation id="986" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:121  %fixed_temp_V_addr_39 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_39"/></StgValue>
</operation>

<operation id="987" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:122  store i12 %fixed_buffer_V_load_39, i12* %fixed_temp_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="988" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:123  %fixed_buffer_V_load_40 = load i12* %fixed_buffer_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_40"/></StgValue>
</operation>

<operation id="989" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:126  %fixed_buffer_V_load_41 = load i12* %fixed_buffer_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_41"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="990" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:123  %fixed_buffer_V_load_40 = load i12* %fixed_buffer_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_40"/></StgValue>
</operation>

<operation id="991" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:124  %fixed_temp_V_addr_40 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_40"/></StgValue>
</operation>

<operation id="992" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:125  store i12 %fixed_buffer_V_load_40, i12* %fixed_temp_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="993" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:126  %fixed_buffer_V_load_41 = load i12* %fixed_buffer_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_41"/></StgValue>
</operation>

<operation id="994" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:127  %fixed_temp_V_addr_41 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_41"/></StgValue>
</operation>

<operation id="995" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:128  store i12 %fixed_buffer_V_load_41, i12* %fixed_temp_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="996" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:129  %fixed_buffer_V_load_42 = load i12* %fixed_buffer_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_42"/></StgValue>
</operation>

<operation id="997" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:132  %fixed_buffer_V_load_43 = load i12* %fixed_buffer_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_43"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="998" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:129  %fixed_buffer_V_load_42 = load i12* %fixed_buffer_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_42"/></StgValue>
</operation>

<operation id="999" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:130  %fixed_temp_V_addr_42 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_42"/></StgValue>
</operation>

<operation id="1000" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:131  store i12 %fixed_buffer_V_load_42, i12* %fixed_temp_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1001" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:132  %fixed_buffer_V_load_43 = load i12* %fixed_buffer_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_43"/></StgValue>
</operation>

<operation id="1002" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:133  %fixed_temp_V_addr_43 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_43"/></StgValue>
</operation>

<operation id="1003" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:134  store i12 %fixed_buffer_V_load_43, i12* %fixed_temp_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1004" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:135  %fixed_buffer_V_load_44 = load i12* %fixed_buffer_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_44"/></StgValue>
</operation>

<operation id="1005" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:138  %fixed_buffer_V_load_45 = load i12* %fixed_buffer_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_45"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1006" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:135  %fixed_buffer_V_load_44 = load i12* %fixed_buffer_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_44"/></StgValue>
</operation>

<operation id="1007" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:136  %fixed_temp_V_addr_44 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_44"/></StgValue>
</operation>

<operation id="1008" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:137  store i12 %fixed_buffer_V_load_44, i12* %fixed_temp_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1009" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:138  %fixed_buffer_V_load_45 = load i12* %fixed_buffer_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_45"/></StgValue>
</operation>

<operation id="1010" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:139  %fixed_temp_V_addr_45 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_45"/></StgValue>
</operation>

<operation id="1011" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:140  store i12 %fixed_buffer_V_load_45, i12* %fixed_temp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1012" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:141  %fixed_buffer_V_load_46 = load i12* %fixed_buffer_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_46"/></StgValue>
</operation>

<operation id="1013" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:144  %fixed_buffer_V_load_47 = load i12* %fixed_buffer_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_47"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1014" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:141  %fixed_buffer_V_load_46 = load i12* %fixed_buffer_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_46"/></StgValue>
</operation>

<operation id="1015" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:142  %fixed_temp_V_addr_46 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_46"/></StgValue>
</operation>

<operation id="1016" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:143  store i12 %fixed_buffer_V_load_46, i12* %fixed_temp_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1017" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:144  %fixed_buffer_V_load_47 = load i12* %fixed_buffer_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_47"/></StgValue>
</operation>

<operation id="1018" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:145  %fixed_temp_V_addr_47 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_47"/></StgValue>
</operation>

<operation id="1019" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:146  store i12 %fixed_buffer_V_load_47, i12* %fixed_temp_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1020" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:147  %fixed_buffer_V_load_48 = load i12* %fixed_buffer_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_48"/></StgValue>
</operation>

<operation id="1021" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:150  %fixed_buffer_V_load_49 = load i12* %fixed_buffer_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_49"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1022" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:147  %fixed_buffer_V_load_48 = load i12* %fixed_buffer_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_48"/></StgValue>
</operation>

<operation id="1023" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:148  %fixed_temp_V_addr_48 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_48"/></StgValue>
</operation>

<operation id="1024" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:149  store i12 %fixed_buffer_V_load_48, i12* %fixed_temp_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1025" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:150  %fixed_buffer_V_load_49 = load i12* %fixed_buffer_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_49"/></StgValue>
</operation>

<operation id="1026" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:151  %fixed_temp_V_addr_49 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_49"/></StgValue>
</operation>

<operation id="1027" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:152  store i12 %fixed_buffer_V_load_49, i12* %fixed_temp_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1028" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:153  %fixed_buffer_V_load_50 = load i12* %fixed_buffer_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_50"/></StgValue>
</operation>

<operation id="1029" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:156  %fixed_buffer_V_load_51 = load i12* %fixed_buffer_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_51"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1030" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:153  %fixed_buffer_V_load_50 = load i12* %fixed_buffer_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_50"/></StgValue>
</operation>

<operation id="1031" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:154  %fixed_temp_V_addr_50 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_50"/></StgValue>
</operation>

<operation id="1032" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:155  store i12 %fixed_buffer_V_load_50, i12* %fixed_temp_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1033" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:156  %fixed_buffer_V_load_51 = load i12* %fixed_buffer_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_51"/></StgValue>
</operation>

<operation id="1034" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:157  %fixed_temp_V_addr_51 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_51"/></StgValue>
</operation>

<operation id="1035" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:158  store i12 %fixed_buffer_V_load_51, i12* %fixed_temp_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1036" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:159  %fixed_buffer_V_load_52 = load i12* %fixed_buffer_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_52"/></StgValue>
</operation>

<operation id="1037" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:162  %fixed_buffer_V_load_53 = load i12* %fixed_buffer_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_53"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1038" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:159  %fixed_buffer_V_load_52 = load i12* %fixed_buffer_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_52"/></StgValue>
</operation>

<operation id="1039" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:160  %fixed_temp_V_addr_52 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_52"/></StgValue>
</operation>

<operation id="1040" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:161  store i12 %fixed_buffer_V_load_52, i12* %fixed_temp_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1041" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:162  %fixed_buffer_V_load_53 = load i12* %fixed_buffer_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_53"/></StgValue>
</operation>

<operation id="1042" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:163  %fixed_temp_V_addr_53 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_53"/></StgValue>
</operation>

<operation id="1043" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:164  store i12 %fixed_buffer_V_load_53, i12* %fixed_temp_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1044" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:165  %fixed_buffer_V_load_54 = load i12* %fixed_buffer_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_54"/></StgValue>
</operation>

<operation id="1045" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:168  %fixed_buffer_V_load_55 = load i12* %fixed_buffer_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_55"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1046" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:165  %fixed_buffer_V_load_54 = load i12* %fixed_buffer_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_54"/></StgValue>
</operation>

<operation id="1047" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:166  %fixed_temp_V_addr_54 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_54"/></StgValue>
</operation>

<operation id="1048" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:167  store i12 %fixed_buffer_V_load_54, i12* %fixed_temp_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1049" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:168  %fixed_buffer_V_load_55 = load i12* %fixed_buffer_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_55"/></StgValue>
</operation>

<operation id="1050" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:169  %fixed_temp_V_addr_55 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_55"/></StgValue>
</operation>

<operation id="1051" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:170  store i12 %fixed_buffer_V_load_55, i12* %fixed_temp_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1052" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:171  %fixed_buffer_V_load_56 = load i12* %fixed_buffer_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_56"/></StgValue>
</operation>

<operation id="1053" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:174  %fixed_buffer_V_load_57 = load i12* %fixed_buffer_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_57"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1054" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:171  %fixed_buffer_V_load_56 = load i12* %fixed_buffer_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_56"/></StgValue>
</operation>

<operation id="1055" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:172  %fixed_temp_V_addr_56 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_56"/></StgValue>
</operation>

<operation id="1056" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:173  store i12 %fixed_buffer_V_load_56, i12* %fixed_temp_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1057" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:174  %fixed_buffer_V_load_57 = load i12* %fixed_buffer_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_57"/></StgValue>
</operation>

<operation id="1058" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:175  %fixed_temp_V_addr_57 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_57"/></StgValue>
</operation>

<operation id="1059" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:176  store i12 %fixed_buffer_V_load_57, i12* %fixed_temp_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1060" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:177  %fixed_buffer_V_load_58 = load i12* %fixed_buffer_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_58"/></StgValue>
</operation>

<operation id="1061" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:180  %fixed_buffer_V_load_59 = load i12* %fixed_buffer_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_59"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1062" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:177  %fixed_buffer_V_load_58 = load i12* %fixed_buffer_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_58"/></StgValue>
</operation>

<operation id="1063" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:178  %fixed_temp_V_addr_58 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_58"/></StgValue>
</operation>

<operation id="1064" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:179  store i12 %fixed_buffer_V_load_58, i12* %fixed_temp_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1065" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:180  %fixed_buffer_V_load_59 = load i12* %fixed_buffer_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_59"/></StgValue>
</operation>

<operation id="1066" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:181  %fixed_temp_V_addr_59 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_59"/></StgValue>
</operation>

<operation id="1067" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:182  store i12 %fixed_buffer_V_load_59, i12* %fixed_temp_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1068" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:183  %fixed_buffer_V_load_60 = load i12* %fixed_buffer_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_60"/></StgValue>
</operation>

<operation id="1069" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:186  %fixed_buffer_V_load_61 = load i12* %fixed_buffer_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_61"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1070" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:183  %fixed_buffer_V_load_60 = load i12* %fixed_buffer_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_60"/></StgValue>
</operation>

<operation id="1071" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:184  %fixed_temp_V_addr_60 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_60"/></StgValue>
</operation>

<operation id="1072" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:185  store i12 %fixed_buffer_V_load_60, i12* %fixed_temp_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1073" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:186  %fixed_buffer_V_load_61 = load i12* %fixed_buffer_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_61"/></StgValue>
</operation>

<operation id="1074" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:187  %fixed_temp_V_addr_61 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_61"/></StgValue>
</operation>

<operation id="1075" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:188  store i12 %fixed_buffer_V_load_61, i12* %fixed_temp_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1076" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:189  %fixed_buffer_V_load_62 = load i12* %fixed_buffer_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_62"/></StgValue>
</operation>

<operation id="1077" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:192  %fixed_buffer_V_load_63 = load i12* %fixed_buffer_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_63"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1078" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_ACC_PHASES_begin:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1079" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_ACC_PHASES_begin:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln391"/></StgValue>
</operation>

<operation id="1080" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_ACC_PHASES_begin:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1081" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:189  %fixed_buffer_V_load_62 = load i12* %fixed_buffer_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_62"/></StgValue>
</operation>

<operation id="1082" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:190  %fixed_temp_V_addr_62 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_62"/></StgValue>
</operation>

<operation id="1083" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:191  store i12 %fixed_buffer_V_load_62, i12* %fixed_temp_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1084" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="11">
<![CDATA[
LOOP_ACC_PHASES_begin:192  %fixed_buffer_V_load_63 = load i12* %fixed_buffer_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_63"/></StgValue>
</operation>

<operation id="1085" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_ACC_PHASES_begin:193  %fixed_temp_V_addr_63 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_63"/></StgValue>
</operation>

<operation id="1086" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_begin:194  store i12 %fixed_buffer_V_load_63, i12* %fixed_temp_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1087" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
LOOP_ACC_PHASES_begin:195  br label %.preheader3428

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1088" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3428:0  %p_01321_0 = phi i6 [ %i_V_3, %LOOP_ACC_PHASES_I_end ], [ 1, %LOOP_ACC_PHASES_begin ]

]]></Node>
<StgValue><ssdm name="p_01321_0"/></StgValue>
</operation>

<operation id="1089" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3428:1  %icmp_ln399 = icmp eq i6 %p_01321_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="1090" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3428:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1091" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3428:3  br i1 %icmp_ln399, label %LOOP_BATCH_NORM_begin, label %LOOP_ACC_PHASES_I_begin

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="1092" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_ACC_PHASES_I_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln399"/></StgValue>
</operation>

<operation id="1093" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_ACC_PHASES_I_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1094" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
LOOP_ACC_PHASES_I_begin:2  %tmp_145 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %p_01321_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1095" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="13" op_0_bw="12">
<![CDATA[
LOOP_ACC_PHASES_I_begin:3  %zext_ln400 = zext i12 %tmp_145 to i13

]]></Node>
<StgValue><ssdm name="zext_ln400"/></StgValue>
</operation>

<operation id="1096" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
LOOP_ACC_PHASES_I_begin:4  br label %13

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="1097" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:0  %fixed_temp_V_load = load i12* %fixed_temp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load"/></StgValue>
</operation>

<operation id="1098" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:2  %fixed_temp_V_load_64 = load i12* %fixed_temp_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_64"/></StgValue>
</operation>

<operation id="1099" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_BATCH_NORM_begin:140  %icmp_ln883 = icmp eq i2 %width_mode_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1100" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %p_01464_0 = phi i7 [ 0, %LOOP_ACC_PHASES_I_begin ], [ %b_V, %14 ]

]]></Node>
<StgValue><ssdm name="p_01464_0"/></StgValue>
</operation>

<operation id="1101" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln887_7 = icmp eq i7 %p_01464_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_7"/></StgValue>
</operation>

<operation id="1102" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1103" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %b_V = add i7 %p_01464_0, 1

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="1104" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_7, label %LOOP_ACC_PHASES_I_end, label %14

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="1105" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln544_6 = zext i7 %p_01464_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="1106" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="13" op_0_bw="7">
<![CDATA[
:1  %zext_ln700 = zext i7 %p_01464_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="1107" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln700_27 = add i13 %zext_ln400, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="1108" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln700_2 = zext i13 %add_ln700_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="1109" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fixed_buffer_V_addr_3 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln700_2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="1110" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="11">
<![CDATA[
:5  %fixed_buffer_V_load_1 = load i12* %fixed_buffer_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_1"/></StgValue>
</operation>

<operation id="1111" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fixed_temp_V_addr_2 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="fixed_temp_V_addr_2"/></StgValue>
</operation>

<operation id="1112" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="6">
<![CDATA[
:7  %fixed_temp_V_load_1 = load i12* %fixed_temp_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_1"/></StgValue>
</operation>

<operation id="1113" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_ACC_PHASES_I_end:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str25, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1114" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_ACC_PHASES_I_end:1  %i_V_3 = add i6 %p_01321_0, 1

]]></Node>
<StgValue><ssdm name="i_V_3"/></StgValue>
</operation>

<operation id="1115" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
LOOP_ACC_PHASES_I_end:2  br label %.preheader3428

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1116" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="11">
<![CDATA[
:5  %fixed_buffer_V_load_1 = load i12* %fixed_buffer_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_1"/></StgValue>
</operation>

<operation id="1117" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="6">
<![CDATA[
:7  %fixed_temp_V_load_1 = load i12* %fixed_temp_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_1"/></StgValue>
</operation>

<operation id="1118" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %add_ln700_11 = add i12 %fixed_buffer_V_load_1, %fixed_temp_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="1119" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
:9  store i12 %add_ln700_11, i12* %fixed_temp_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="1120" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %13

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1121" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:0  %fixed_temp_V_load = load i12* %fixed_temp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load"/></StgValue>
</operation>

<operation id="1122" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:1  store i12 %fixed_temp_V_load, i12* %fixed_buffer_V_addr_65, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1123" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:2  %fixed_temp_V_load_64 = load i12* %fixed_temp_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_64"/></StgValue>
</operation>

<operation id="1124" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:3  store i12 %fixed_temp_V_load_64, i12* %fixed_buffer_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1125" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:4  %fixed_temp_V_load_2 = load i12* %fixed_temp_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_2"/></StgValue>
</operation>

<operation id="1126" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:6  %fixed_temp_V_load_3 = load i12* %fixed_temp_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1127" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:4  %fixed_temp_V_load_2 = load i12* %fixed_temp_V_addr_64, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_2"/></StgValue>
</operation>

<operation id="1128" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:5  store i12 %fixed_temp_V_load_2, i12* %fixed_buffer_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1129" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:6  %fixed_temp_V_load_3 = load i12* %fixed_temp_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_3"/></StgValue>
</operation>

<operation id="1130" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:7  store i12 %fixed_temp_V_load_3, i12* %fixed_buffer_V_addr_68, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1131" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:8  %fixed_temp_V_load_4 = load i12* %fixed_temp_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_4"/></StgValue>
</operation>

<operation id="1132" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:10  %fixed_temp_V_load_5 = load i12* %fixed_temp_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1133" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:8  %fixed_temp_V_load_4 = load i12* %fixed_temp_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_4"/></StgValue>
</operation>

<operation id="1134" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:9  store i12 %fixed_temp_V_load_4, i12* %fixed_buffer_V_addr_69, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1135" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:10  %fixed_temp_V_load_5 = load i12* %fixed_temp_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_5"/></StgValue>
</operation>

<operation id="1136" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:11  store i12 %fixed_temp_V_load_5, i12* %fixed_buffer_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1137" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:12  %fixed_temp_V_load_6 = load i12* %fixed_temp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_6"/></StgValue>
</operation>

<operation id="1138" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:14  %fixed_temp_V_load_7 = load i12* %fixed_temp_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_7"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1139" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:12  %fixed_temp_V_load_6 = load i12* %fixed_temp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_6"/></StgValue>
</operation>

<operation id="1140" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:13  store i12 %fixed_temp_V_load_6, i12* %fixed_buffer_V_addr_71, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1141" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:14  %fixed_temp_V_load_7 = load i12* %fixed_temp_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_7"/></StgValue>
</operation>

<operation id="1142" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:15  store i12 %fixed_temp_V_load_7, i12* %fixed_buffer_V_addr_72, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1143" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:16  %fixed_temp_V_load_8 = load i12* %fixed_temp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_8"/></StgValue>
</operation>

<operation id="1144" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:18  %fixed_temp_V_load_9 = load i12* %fixed_temp_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1145" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:16  %fixed_temp_V_load_8 = load i12* %fixed_temp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_8"/></StgValue>
</operation>

<operation id="1146" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:17  store i12 %fixed_temp_V_load_8, i12* %fixed_buffer_V_addr_73, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1147" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:18  %fixed_temp_V_load_9 = load i12* %fixed_temp_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_9"/></StgValue>
</operation>

<operation id="1148" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:19  store i12 %fixed_temp_V_load_9, i12* %fixed_buffer_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1149" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:20  %fixed_temp_V_load_10 = load i12* %fixed_temp_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_10"/></StgValue>
</operation>

<operation id="1150" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:22  %fixed_temp_V_load_11 = load i12* %fixed_temp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_11"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1151" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:20  %fixed_temp_V_load_10 = load i12* %fixed_temp_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_10"/></StgValue>
</operation>

<operation id="1152" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:21  store i12 %fixed_temp_V_load_10, i12* %fixed_buffer_V_addr_75, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1153" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:22  %fixed_temp_V_load_11 = load i12* %fixed_temp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_11"/></StgValue>
</operation>

<operation id="1154" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:23  store i12 %fixed_temp_V_load_11, i12* %fixed_buffer_V_addr_76, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1155" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:24  %fixed_temp_V_load_12 = load i12* %fixed_temp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_12"/></StgValue>
</operation>

<operation id="1156" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:26  %fixed_temp_V_load_13 = load i12* %fixed_temp_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_13"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1157" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:24  %fixed_temp_V_load_12 = load i12* %fixed_temp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_12"/></StgValue>
</operation>

<operation id="1158" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:25  store i12 %fixed_temp_V_load_12, i12* %fixed_buffer_V_addr_77, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1159" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:26  %fixed_temp_V_load_13 = load i12* %fixed_temp_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_13"/></StgValue>
</operation>

<operation id="1160" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:27  store i12 %fixed_temp_V_load_13, i12* %fixed_buffer_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1161" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:28  %fixed_temp_V_load_14 = load i12* %fixed_temp_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_14"/></StgValue>
</operation>

<operation id="1162" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:30  %fixed_temp_V_load_15 = load i12* %fixed_temp_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_15"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1163" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:28  %fixed_temp_V_load_14 = load i12* %fixed_temp_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_14"/></StgValue>
</operation>

<operation id="1164" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:29  store i12 %fixed_temp_V_load_14, i12* %fixed_buffer_V_addr_79, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1165" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:30  %fixed_temp_V_load_15 = load i12* %fixed_temp_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_15"/></StgValue>
</operation>

<operation id="1166" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:31  store i12 %fixed_temp_V_load_15, i12* %fixed_buffer_V_addr_80, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1167" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:32  %fixed_temp_V_load_16 = load i12* %fixed_temp_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_16"/></StgValue>
</operation>

<operation id="1168" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:34  %fixed_temp_V_load_17 = load i12* %fixed_temp_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1169" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:32  %fixed_temp_V_load_16 = load i12* %fixed_temp_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_16"/></StgValue>
</operation>

<operation id="1170" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:33  store i12 %fixed_temp_V_load_16, i12* %fixed_buffer_V_addr_81, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1171" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:34  %fixed_temp_V_load_17 = load i12* %fixed_temp_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_17"/></StgValue>
</operation>

<operation id="1172" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:35  store i12 %fixed_temp_V_load_17, i12* %fixed_buffer_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1173" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:36  %fixed_temp_V_load_18 = load i12* %fixed_temp_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_18"/></StgValue>
</operation>

<operation id="1174" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:38  %fixed_temp_V_load_19 = load i12* %fixed_temp_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_19"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1175" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:36  %fixed_temp_V_load_18 = load i12* %fixed_temp_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_18"/></StgValue>
</operation>

<operation id="1176" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:37  store i12 %fixed_temp_V_load_18, i12* %fixed_buffer_V_addr_83, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1177" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:38  %fixed_temp_V_load_19 = load i12* %fixed_temp_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_19"/></StgValue>
</operation>

<operation id="1178" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:39  store i12 %fixed_temp_V_load_19, i12* %fixed_buffer_V_addr_84, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1179" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:40  %fixed_temp_V_load_20 = load i12* %fixed_temp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_20"/></StgValue>
</operation>

<operation id="1180" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:42  %fixed_temp_V_load_21 = load i12* %fixed_temp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_21"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1181" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:40  %fixed_temp_V_load_20 = load i12* %fixed_temp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_20"/></StgValue>
</operation>

<operation id="1182" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:41  store i12 %fixed_temp_V_load_20, i12* %fixed_buffer_V_addr_85, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1183" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:42  %fixed_temp_V_load_21 = load i12* %fixed_temp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_21"/></StgValue>
</operation>

<operation id="1184" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:43  store i12 %fixed_temp_V_load_21, i12* %fixed_buffer_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1185" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:44  %fixed_temp_V_load_22 = load i12* %fixed_temp_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_22"/></StgValue>
</operation>

<operation id="1186" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:46  %fixed_temp_V_load_23 = load i12* %fixed_temp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_23"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1187" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:44  %fixed_temp_V_load_22 = load i12* %fixed_temp_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_22"/></StgValue>
</operation>

<operation id="1188" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:45  store i12 %fixed_temp_V_load_22, i12* %fixed_buffer_V_addr_87, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1189" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:46  %fixed_temp_V_load_23 = load i12* %fixed_temp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_23"/></StgValue>
</operation>

<operation id="1190" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:47  store i12 %fixed_temp_V_load_23, i12* %fixed_buffer_V_addr_88, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1191" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:48  %fixed_temp_V_load_24 = load i12* %fixed_temp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_24"/></StgValue>
</operation>

<operation id="1192" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:50  %fixed_temp_V_load_25 = load i12* %fixed_temp_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_25"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1193" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:48  %fixed_temp_V_load_24 = load i12* %fixed_temp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_24"/></StgValue>
</operation>

<operation id="1194" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:49  store i12 %fixed_temp_V_load_24, i12* %fixed_buffer_V_addr_89, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1195" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:50  %fixed_temp_V_load_25 = load i12* %fixed_temp_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_25"/></StgValue>
</operation>

<operation id="1196" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:51  store i12 %fixed_temp_V_load_25, i12* %fixed_buffer_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1197" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:52  %fixed_temp_V_load_26 = load i12* %fixed_temp_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_26"/></StgValue>
</operation>

<operation id="1198" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:54  %fixed_temp_V_load_27 = load i12* %fixed_temp_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_27"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1199" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:52  %fixed_temp_V_load_26 = load i12* %fixed_temp_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_26"/></StgValue>
</operation>

<operation id="1200" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:53  store i12 %fixed_temp_V_load_26, i12* %fixed_buffer_V_addr_91, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1201" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:54  %fixed_temp_V_load_27 = load i12* %fixed_temp_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_27"/></StgValue>
</operation>

<operation id="1202" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:55  store i12 %fixed_temp_V_load_27, i12* %fixed_buffer_V_addr_92, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1203" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:56  %fixed_temp_V_load_28 = load i12* %fixed_temp_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_28"/></StgValue>
</operation>

<operation id="1204" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:58  %fixed_temp_V_load_29 = load i12* %fixed_temp_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_29"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1205" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:56  %fixed_temp_V_load_28 = load i12* %fixed_temp_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_28"/></StgValue>
</operation>

<operation id="1206" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:57  store i12 %fixed_temp_V_load_28, i12* %fixed_buffer_V_addr_93, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1207" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:58  %fixed_temp_V_load_29 = load i12* %fixed_temp_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_29"/></StgValue>
</operation>

<operation id="1208" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:59  store i12 %fixed_temp_V_load_29, i12* %fixed_buffer_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1209" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:60  %fixed_temp_V_load_30 = load i12* %fixed_temp_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_30"/></StgValue>
</operation>

<operation id="1210" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:62  %fixed_temp_V_load_31 = load i12* %fixed_temp_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_31"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1211" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:60  %fixed_temp_V_load_30 = load i12* %fixed_temp_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_30"/></StgValue>
</operation>

<operation id="1212" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:61  store i12 %fixed_temp_V_load_30, i12* %fixed_buffer_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1213" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:62  %fixed_temp_V_load_31 = load i12* %fixed_temp_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_31"/></StgValue>
</operation>

<operation id="1214" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:63  store i12 %fixed_temp_V_load_31, i12* %fixed_buffer_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1215" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:64  %fixed_temp_V_load_32 = load i12* %fixed_temp_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_32"/></StgValue>
</operation>

<operation id="1216" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:66  %fixed_temp_V_load_33 = load i12* %fixed_temp_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_33"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1217" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:64  %fixed_temp_V_load_32 = load i12* %fixed_temp_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_32"/></StgValue>
</operation>

<operation id="1218" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:65  store i12 %fixed_temp_V_load_32, i12* %fixed_buffer_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1219" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:66  %fixed_temp_V_load_33 = load i12* %fixed_temp_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_33"/></StgValue>
</operation>

<operation id="1220" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:67  store i12 %fixed_temp_V_load_33, i12* %fixed_buffer_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1221" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:68  %fixed_temp_V_load_34 = load i12* %fixed_temp_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_34"/></StgValue>
</operation>

<operation id="1222" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:70  %fixed_temp_V_load_35 = load i12* %fixed_temp_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_35"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1223" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:68  %fixed_temp_V_load_34 = load i12* %fixed_temp_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_34"/></StgValue>
</operation>

<operation id="1224" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:69  store i12 %fixed_temp_V_load_34, i12* %fixed_buffer_V_addr_99, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1225" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:70  %fixed_temp_V_load_35 = load i12* %fixed_temp_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_35"/></StgValue>
</operation>

<operation id="1226" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:71  store i12 %fixed_temp_V_load_35, i12* %fixed_buffer_V_addr_100, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1227" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:72  %fixed_temp_V_load_36 = load i12* %fixed_temp_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_36"/></StgValue>
</operation>

<operation id="1228" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:74  %fixed_temp_V_load_37 = load i12* %fixed_temp_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_37"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1229" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:72  %fixed_temp_V_load_36 = load i12* %fixed_temp_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_36"/></StgValue>
</operation>

<operation id="1230" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:73  store i12 %fixed_temp_V_load_36, i12* %fixed_buffer_V_addr_101, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1231" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:74  %fixed_temp_V_load_37 = load i12* %fixed_temp_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_37"/></StgValue>
</operation>

<operation id="1232" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:75  store i12 %fixed_temp_V_load_37, i12* %fixed_buffer_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1233" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:76  %fixed_temp_V_load_38 = load i12* %fixed_temp_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_38"/></StgValue>
</operation>

<operation id="1234" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:78  %fixed_temp_V_load_39 = load i12* %fixed_temp_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_39"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1235" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:76  %fixed_temp_V_load_38 = load i12* %fixed_temp_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_38"/></StgValue>
</operation>

<operation id="1236" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:77  store i12 %fixed_temp_V_load_38, i12* %fixed_buffer_V_addr_103, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1237" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:78  %fixed_temp_V_load_39 = load i12* %fixed_temp_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_39"/></StgValue>
</operation>

<operation id="1238" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:79  store i12 %fixed_temp_V_load_39, i12* %fixed_buffer_V_addr_104, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1239" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:80  %fixed_temp_V_load_40 = load i12* %fixed_temp_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_40"/></StgValue>
</operation>

<operation id="1240" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:82  %fixed_temp_V_load_41 = load i12* %fixed_temp_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_41"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1241" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:80  %fixed_temp_V_load_40 = load i12* %fixed_temp_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_40"/></StgValue>
</operation>

<operation id="1242" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:81  store i12 %fixed_temp_V_load_40, i12* %fixed_buffer_V_addr_105, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1243" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:82  %fixed_temp_V_load_41 = load i12* %fixed_temp_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_41"/></StgValue>
</operation>

<operation id="1244" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:83  store i12 %fixed_temp_V_load_41, i12* %fixed_buffer_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1245" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:84  %fixed_temp_V_load_42 = load i12* %fixed_temp_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_42"/></StgValue>
</operation>

<operation id="1246" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:86  %fixed_temp_V_load_43 = load i12* %fixed_temp_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_43"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1247" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:84  %fixed_temp_V_load_42 = load i12* %fixed_temp_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_42"/></StgValue>
</operation>

<operation id="1248" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:85  store i12 %fixed_temp_V_load_42, i12* %fixed_buffer_V_addr_107, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1249" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:86  %fixed_temp_V_load_43 = load i12* %fixed_temp_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_43"/></StgValue>
</operation>

<operation id="1250" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:87  store i12 %fixed_temp_V_load_43, i12* %fixed_buffer_V_addr_108, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1251" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:88  %fixed_temp_V_load_44 = load i12* %fixed_temp_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_44"/></StgValue>
</operation>

<operation id="1252" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:90  %fixed_temp_V_load_45 = load i12* %fixed_temp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_45"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1253" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:88  %fixed_temp_V_load_44 = load i12* %fixed_temp_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_44"/></StgValue>
</operation>

<operation id="1254" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:89  store i12 %fixed_temp_V_load_44, i12* %fixed_buffer_V_addr_109, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1255" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:90  %fixed_temp_V_load_45 = load i12* %fixed_temp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_45"/></StgValue>
</operation>

<operation id="1256" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:91  store i12 %fixed_temp_V_load_45, i12* %fixed_buffer_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1257" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:92  %fixed_temp_V_load_46 = load i12* %fixed_temp_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_46"/></StgValue>
</operation>

<operation id="1258" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:94  %fixed_temp_V_load_47 = load i12* %fixed_temp_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_47"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1259" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:92  %fixed_temp_V_load_46 = load i12* %fixed_temp_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_46"/></StgValue>
</operation>

<operation id="1260" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:93  store i12 %fixed_temp_V_load_46, i12* %fixed_buffer_V_addr_111, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1261" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:94  %fixed_temp_V_load_47 = load i12* %fixed_temp_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_47"/></StgValue>
</operation>

<operation id="1262" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:95  store i12 %fixed_temp_V_load_47, i12* %fixed_buffer_V_addr_112, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1263" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:96  %fixed_temp_V_load_48 = load i12* %fixed_temp_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_48"/></StgValue>
</operation>

<operation id="1264" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:98  %fixed_temp_V_load_49 = load i12* %fixed_temp_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_49"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1265" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:96  %fixed_temp_V_load_48 = load i12* %fixed_temp_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_48"/></StgValue>
</operation>

<operation id="1266" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:97  store i12 %fixed_temp_V_load_48, i12* %fixed_buffer_V_addr_113, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1267" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:98  %fixed_temp_V_load_49 = load i12* %fixed_temp_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_49"/></StgValue>
</operation>

<operation id="1268" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:99  store i12 %fixed_temp_V_load_49, i12* %fixed_buffer_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1269" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:100  %fixed_temp_V_load_50 = load i12* %fixed_temp_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_50"/></StgValue>
</operation>

<operation id="1270" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:102  %fixed_temp_V_load_51 = load i12* %fixed_temp_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_51"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1271" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:100  %fixed_temp_V_load_50 = load i12* %fixed_temp_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_50"/></StgValue>
</operation>

<operation id="1272" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:101  store i12 %fixed_temp_V_load_50, i12* %fixed_buffer_V_addr_115, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1273" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:102  %fixed_temp_V_load_51 = load i12* %fixed_temp_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_51"/></StgValue>
</operation>

<operation id="1274" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:103  store i12 %fixed_temp_V_load_51, i12* %fixed_buffer_V_addr_116, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1275" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:104  %fixed_temp_V_load_52 = load i12* %fixed_temp_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_52"/></StgValue>
</operation>

<operation id="1276" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:106  %fixed_temp_V_load_53 = load i12* %fixed_temp_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_53"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1277" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:104  %fixed_temp_V_load_52 = load i12* %fixed_temp_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_52"/></StgValue>
</operation>

<operation id="1278" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:105  store i12 %fixed_temp_V_load_52, i12* %fixed_buffer_V_addr_117, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1279" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:106  %fixed_temp_V_load_53 = load i12* %fixed_temp_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_53"/></StgValue>
</operation>

<operation id="1280" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:107  store i12 %fixed_temp_V_load_53, i12* %fixed_buffer_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1281" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:108  %fixed_temp_V_load_54 = load i12* %fixed_temp_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_54"/></StgValue>
</operation>

<operation id="1282" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:110  %fixed_temp_V_load_55 = load i12* %fixed_temp_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_55"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1283" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:108  %fixed_temp_V_load_54 = load i12* %fixed_temp_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_54"/></StgValue>
</operation>

<operation id="1284" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:109  store i12 %fixed_temp_V_load_54, i12* %fixed_buffer_V_addr_119, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1285" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:110  %fixed_temp_V_load_55 = load i12* %fixed_temp_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_55"/></StgValue>
</operation>

<operation id="1286" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:111  store i12 %fixed_temp_V_load_55, i12* %fixed_buffer_V_addr_120, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1287" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:112  %fixed_temp_V_load_56 = load i12* %fixed_temp_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_56"/></StgValue>
</operation>

<operation id="1288" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:114  %fixed_temp_V_load_57 = load i12* %fixed_temp_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_57"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1289" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:112  %fixed_temp_V_load_56 = load i12* %fixed_temp_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_56"/></StgValue>
</operation>

<operation id="1290" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:113  store i12 %fixed_temp_V_load_56, i12* %fixed_buffer_V_addr_121, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1291" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:114  %fixed_temp_V_load_57 = load i12* %fixed_temp_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_57"/></StgValue>
</operation>

<operation id="1292" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:115  store i12 %fixed_temp_V_load_57, i12* %fixed_buffer_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1293" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:116  %fixed_temp_V_load_58 = load i12* %fixed_temp_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_58"/></StgValue>
</operation>

<operation id="1294" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:118  %fixed_temp_V_load_59 = load i12* %fixed_temp_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_59"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1295" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:116  %fixed_temp_V_load_58 = load i12* %fixed_temp_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_58"/></StgValue>
</operation>

<operation id="1296" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:117  store i12 %fixed_temp_V_load_58, i12* %fixed_buffer_V_addr_123, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1297" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:118  %fixed_temp_V_load_59 = load i12* %fixed_temp_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_59"/></StgValue>
</operation>

<operation id="1298" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:119  store i12 %fixed_temp_V_load_59, i12* %fixed_buffer_V_addr_124, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1299" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:120  %fixed_temp_V_load_60 = load i12* %fixed_temp_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_60"/></StgValue>
</operation>

<operation id="1300" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:122  %fixed_temp_V_load_61 = load i12* %fixed_temp_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_61"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1301" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:120  %fixed_temp_V_load_60 = load i12* %fixed_temp_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_60"/></StgValue>
</operation>

<operation id="1302" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:121  store i12 %fixed_temp_V_load_60, i12* %fixed_buffer_V_addr_125, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1303" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:122  %fixed_temp_V_load_61 = load i12* %fixed_temp_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_61"/></StgValue>
</operation>

<operation id="1304" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:123  store i12 %fixed_temp_V_load_61, i12* %fixed_buffer_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1305" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:124  %fixed_temp_V_load_62 = load i12* %fixed_temp_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_62"/></StgValue>
</operation>

<operation id="1306" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:126  %fixed_temp_V_load_63 = load i12* %fixed_temp_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_63"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1307" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:124  %fixed_temp_V_load_62 = load i12* %fixed_temp_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_62"/></StgValue>
</operation>

<operation id="1308" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:125  store i12 %fixed_temp_V_load_62, i12* %fixed_buffer_V_addr_127, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1309" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="6">
<![CDATA[
LOOP_BATCH_NORM_begin:126  %fixed_temp_V_load_63 = load i12* %fixed_temp_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="fixed_temp_V_load_63"/></StgValue>
</operation>

<operation id="1310" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
LOOP_BATCH_NORM_begin:127  store i12 %fixed_temp_V_load_63, i12* %fixed_buffer_V_addr_128, align 2

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="1311" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_BATCH_NORM_begin:128  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str23, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1312" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="16">
<![CDATA[
LOOP_BATCH_NORM_begin:129  %ret_V = trunc i16 %o_index_V_4_read to i1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1313" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_BATCH_NORM_begin:130  %ret_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %o_index_V_4_read, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="1314" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="15">
<![CDATA[
LOOP_BATCH_NORM_begin:131  %ret_V_17 = zext i15 %ret_V_s to i16

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="1315" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
LOOP_BATCH_NORM_begin:132  %add_ln414 = add i3 2, %log_slice_V

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="1316" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="4" op_0_bw="3">
<![CDATA[
LOOP_BATCH_NORM_begin:133  %zext_ln414 = zext i3 %add_ln414 to i4

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="1317" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="3">
<![CDATA[
LOOP_BATCH_NORM_begin:134  %zext_ln414_1 = zext i3 %add_ln414 to i5

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="1318" st_id="123" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
LOOP_BATCH_NORM_begin:135  %pool_width_V = shl i5 1, %zext_ln414_1

]]></Node>
<StgValue><ssdm name="pool_width_V"/></StgValue>
</operation>

<operation id="1319" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="5">
<![CDATA[
LOOP_BATCH_NORM_begin:136  %zext_ln209_1 = zext i5 %words_per_image_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="1320" st_id="123" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LOOP_BATCH_NORM_begin:137  %o_bank_offset_V = mul i16 %ret_V_17, %zext_ln209_1

]]></Node>
<StgValue><ssdm name="o_bank_offset_V"/></StgValue>
</operation>

<operation id="1321" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_BATCH_NORM_begin:138  %icmp_ln879_17 = icmp eq i2 %norm_mode_V_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="1322" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_BATCH_NORM_begin:139  %icmp_ln879_18 = icmp eq i2 %norm_mode_V_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="1323" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
LOOP_BATCH_NORM_begin:141  %o_bank_idx_V_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %o_index_V_4_read, i32 2)

]]></Node>
<StgValue><ssdm name="o_bank_idx_V_1"/></StgValue>
</operation>

<operation id="1324" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_BATCH_NORM_begin:142  %o_bank_offset_V_1 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %o_index_V_4_read, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="o_bank_offset_V_1"/></StgValue>
</operation>

<operation id="1325" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="13">
<![CDATA[
LOOP_BATCH_NORM_begin:143  %o_bank_offset_V_2 = zext i13 %o_bank_offset_V_1 to i16

]]></Node>
<StgValue><ssdm name="o_bank_offset_V_2"/></StgValue>
</operation>

<operation id="1326" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_BATCH_NORM_begin:144  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1327" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
LOOP_BATCH_NORM_begin:145  br label %17

]]></Node>
<StgValue><ssdm name="br_ln431"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1328" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_Val2_0 = phi i64 [ undef, %LOOP_BATCH_NORM_begin ], [ %tmp_146, %18 ]

]]></Node>
<StgValue><ssdm name="p_Val2_0"/></StgValue>
</operation>

<operation id="1329" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %p_01576_0_0 = phi i7 [ 0, %LOOP_BATCH_NORM_begin ], [ %add_ln700_16, %18 ]

]]></Node>
<StgValue><ssdm name="p_01576_0_0"/></StgValue>
</operation>

<operation id="1330" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln431 = icmp eq i7 %p_01576_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln431"/></StgValue>
</operation>

<operation id="1331" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1332" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln700_16 = add i7 %p_01576_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="1333" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln431, label %16, label %18

]]></Node>
<StgValue><ssdm name="br_ln431"/></StgValue>
</operation>

<operation id="1334" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln544 = zext i7 %p_01576_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="1335" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fixed_buffer_V_addr_129 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr_129"/></StgValue>
</operation>

<operation id="1336" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="11">
<![CDATA[
:3  %fixed_buffer_V_load_65 = load i12* %fixed_buffer_V_addr_129, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_65"/></StgValue>
</operation>

<operation id="1337" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64">
<![CDATA[
:0  %outword_V_load = load i64* @outword_V, align 8

]]></Node>
<StgValue><ssdm name="outword_V_load"/></StgValue>
</operation>

<operation id="1338" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_17, label %15, label %19

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="1339" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_18, label %.preheader3426.0.preheader, label %LOOP_BATCH_NORM_end

]]></Node>
<StgValue><ssdm name="br_ln438"/></StgValue>
</operation>

<operation id="1340" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32">
<![CDATA[
.preheader3426.0.preheader:0  %p_Val2_13_0 = alloca i32

]]></Node>
<StgValue><ssdm name="p_Val2_13_0"/></StgValue>
</operation>

<operation id="1341" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
.preheader3426.0.preheader:1  br label %.preheader3426.0

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="1342" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  store i64 %p_Val2_0, i64* @outword_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln436"/></StgValue>
</operation>

<operation id="1343" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln431" val="1"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %LOOP_BATCH_NORM_end

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1344" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="7">
<![CDATA[
:0  %zext_ln555 = zext i7 %p_01576_0_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="1345" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="11">
<![CDATA[
:3  %fixed_buffer_V_load_65 = load i12* %fixed_buffer_V_addr_129, align 2

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load_65"/></StgValue>
</operation>

<operation id="1346" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="12">
<![CDATA[
:4  %sext_ln816 = sext i12 %fixed_buffer_V_load_65 to i16

]]></Node>
<StgValue><ssdm name="sext_ln816"/></StgValue>
</operation>

<operation id="1347" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln816 = icmp slt i16 %sext_ln816, %nc_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln816"/></StgValue>
</operation>

<operation id="1348" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="1">
<![CDATA[
:6  %zext_ln816 = zext i1 %icmp_ln816 to i32

]]></Node>
<StgValue><ssdm name="zext_ln816"/></StgValue>
</operation>

<operation id="1349" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_146 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_0, i32 %zext_ln555, i32 %zext_ln816)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1350" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %17

]]></Node>
<StgValue><ssdm name="br_ln431"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1351" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader3426.0:0  %p_01698_0_0 = phi i6 [ %add_ln700_20, %22 ], [ 0, %.preheader3426.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_01698_0_0"/></StgValue>
</operation>

<operation id="1352" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3426.0:1  %icmp_ln441 = icmp eq i6 %p_01698_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="1353" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3426.0:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1354" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3426.0:3  %add_ln700_20 = add i6 %p_01698_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="1355" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3426.0:4  br i1 %icmp_ln441, label %.preheader.0.preheader, label %22

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="1356" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_13_0_load = load i32* %p_Val2_13_0

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_load"/></StgValue>
</operation>

<operation id="1357" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="6">
<![CDATA[
:1  %zext_ln555_1 = zext i6 %p_01698_0_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_1"/></StgValue>
</operation>

<operation id="1358" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %shl_ln555 = shl i6 %p_01698_0_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln555"/></StgValue>
</operation>

<operation id="1359" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="6">
<![CDATA[
:3  %zext_ln555_4 = zext i6 %shl_ln555 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_4"/></StgValue>
</operation>

<operation id="1360" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_0, i32 %zext_ln555_4)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1361" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %or_ln555 = or i6 %shl_ln555, 1

]]></Node>
<StgValue><ssdm name="or_ln555"/></StgValue>
</operation>

<operation id="1362" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="6">
<![CDATA[
:6  %zext_ln555_5 = zext i6 %or_ln555 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_5"/></StgValue>
</operation>

<operation id="1363" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_0, i32 %zext_ln555_5)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1364" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln442 = and i1 %p_Result_1, %p_Result_2

]]></Node>
<StgValue><ssdm name="and_ln442"/></StgValue>
</operation>

<operation id="1365" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="1">
<![CDATA[
:9  %zext_ln816_1 = zext i1 %and_ln442 to i32

]]></Node>
<StgValue><ssdm name="zext_ln816_1"/></StgValue>
</operation>

<operation id="1366" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_148 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i32(i32 %p_Val2_13_0_load, i32 %zext_ln555_1, i32 %zext_ln816_1)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1367" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  store i32 %tmp_148, i32* %p_Val2_13_0

]]></Node>
<StgValue><ssdm name="store_ln441"/></StgValue>
</operation>

<operation id="1368" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader3426.0

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="1369" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1370" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader.0:0  %p_Val2_16_0 = phi i64 [ %tmp_151, %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0 ], [ undef, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_16_0"/></StgValue>
</operation>

<operation id="1371" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:1  %p_Val2_21_0 = phi i5 [ %add_ln700_23, %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_21_0"/></StgValue>
</operation>

<operation id="1372" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:2  %icmp_ln887_9 = icmp eq i5 %p_Val2_21_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln887_9"/></StgValue>
</operation>

<operation id="1373" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:3  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1374" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:4  %add_ln700_23 = add i5 %p_Val2_21_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="1375" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %icmp_ln887_9, label %21, label %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="1376" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:0  %p_Val2_13_0_load_1 = load i32* %p_Val2_13_0

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_load_1"/></StgValue>
</operation>

<operation id="1377" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:1  %zext_ln790 = zext i5 %p_Val2_21_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln790"/></StgValue>
</operation>

<operation id="1378" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="4" op_0_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:2  %trunc_ln808 = trunc i5 %p_Val2_21_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln808"/></StgValue>
</operation>

<operation id="1379" st_id="127" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:3  %lshr_ln808 = lshr i4 %trunc_ln808, %zext_ln414

]]></Node>
<StgValue><ssdm name="lshr_ln808"/></StgValue>
</operation>

<operation id="1380" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="4">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:4  %zext_ln802 = zext i4 %lshr_ln808 to i5

]]></Node>
<StgValue><ssdm name="zext_ln802"/></StgValue>
</operation>

<operation id="1381" st_id="127" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:5  %shl_ln790 = shl i5 %zext_ln802, %zext_ln227

]]></Node>
<StgValue><ssdm name="shl_ln790"/></StgValue>
</operation>

<operation id="1382" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:6  %sub_ln647 = sub i3 -4, %log_slice_V

]]></Node>
<StgValue><ssdm name="sub_ln647"/></StgValue>
</operation>

<operation id="1383" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="3">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:7  %zext_ln647 = zext i3 %sub_ln647 to i6

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="1384" st_id="127" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:8  %lshr_ln647 = lshr i6 -1, %zext_ln647

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="1385" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="6">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:9  %trunc_ln647 = trunc i6 %lshr_ln647 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="1386" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:10  %and_ln209 = and i5 %p_Val2_21_0, %trunc_ln647

]]></Node>
<StgValue><ssdm name="and_ln209"/></StgValue>
</operation>

<operation id="1387" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:11  %add_ln209 = add i5 %shl_ln790, %and_ln209

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="1388" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:12  %add_ln209_1 = add i5 %add_ln209, %pool_width_V

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="1389" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:13  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i5(i32 %p_Val2_13_0_load_1, i5 %add_ln209)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1390" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:14  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i5(i32 %p_Val2_13_0_load_1, i5 %add_ln209_1)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1391" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:15  %and_ln453 = and i1 %p_Result_5, %p_Result_6

]]></Node>
<StgValue><ssdm name="and_ln453"/></StgValue>
</operation>

<operation id="1392" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:16  %zext_ln816_2 = zext i1 %and_ln453 to i32

]]></Node>
<StgValue><ssdm name="zext_ln816_2"/></StgValue>
</operation>

<operation id="1393" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:17  %tmp_151 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_16_0, i32 %zext_ln790, i32 %zext_ln816_2)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1394" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0:18  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="1395" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln883, label %23, label %20

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="1396" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %o_bank_offset_V, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="1397" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="14">
<![CDATA[
:1  %zext_ln702 = zext i14 %lshr_ln to i16

]]></Node>
<StgValue><ssdm name="zext_ln702"/></StgValue>
</operation>

<operation id="1398" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  store i64 %p_Val2_16_0, i64* @outword_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="1399" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %LOOP_BATCH_NORM_end

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="1400" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="48" op_0_bw="48" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %outword_V_load, i32 16, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1401" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="48">
<![CDATA[
:1  %sext_ln1527 = sext i48 %trunc_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln1527"/></StgValue>
</operation>

<operation id="1402" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="64">
<![CDATA[
:2  %trunc_ln647_1 = trunc i64 %p_Val2_16_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="1403" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_9 = call i64 @llvm.part.set.i64.i16(i64 %sext_ln1527, i16 %trunc_ln647_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1404" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  store i64 %p_Result_9, i64* @outword_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="1405" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_17" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
<literal name="icmp_ln887_9" val="1"/>
<literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %LOOP_BATCH_NORM_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1406" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
LOOP_BATCH_NORM_end:0  %outword_V_loc_0 = phi i64 [ %p_Val2_0, %15 ], [ %p_Result_9, %23 ], [ %p_Val2_16_0, %20 ], [ %outword_V_load, %19 ]

]]></Node>
<StgValue><ssdm name="outword_V_loc_0"/></StgValue>
</operation>

<operation id="1407" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
LOOP_BATCH_NORM_end:1  %p_02221_2_0 = phi i1 [ %ret_V, %15 ], [ %o_bank_idx_V_1, %23 ], [ %ret_V, %20 ], [ %ret_V, %19 ]

]]></Node>
<StgValue><ssdm name="p_02221_2_0"/></StgValue>
</operation>

<operation id="1408" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
LOOP_BATCH_NORM_end:2  %p_02183_2_0 = phi i16 [ %o_bank_offset_V, %15 ], [ %o_bank_offset_V_2, %23 ], [ %zext_ln702, %20 ], [ %o_bank_offset_V, %19 ]

]]></Node>
<StgValue><ssdm name="p_02183_2_0"/></StgValue>
</operation>

<operation id="1409" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="14" op_0_bw="16">
<![CDATA[
LOOP_BATCH_NORM_end:3  %trunc_ln180_2 = trunc i16 %p_02183_2_0 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln180_2"/></StgValue>
</operation>

<operation id="1410" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
LOOP_BATCH_NORM_end:4  %tmp_153 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %p_02221_2_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1411" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="14" op_0_bw="12">
<![CDATA[
LOOP_BATCH_NORM_end:5  %zext_ln180_45 = zext i12 %tmp_153 to i14

]]></Node>
<StgValue><ssdm name="zext_ln180_45"/></StgValue>
</operation>

<operation id="1412" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
LOOP_BATCH_NORM_end:6  %add_ln180_25 = add i14 %trunc_ln180_2, %zext_ln180_45

]]></Node>
<StgValue><ssdm name="add_ln180_25"/></StgValue>
</operation>

<operation id="1413" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="14">
<![CDATA[
LOOP_BATCH_NORM_end:7  %zext_ln180_46 = zext i14 %add_ln180_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_46"/></StgValue>
</operation>

<operation id="1414" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_BATCH_NORM_end:8  %dmem_V_3_addr_1 = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln180_46

]]></Node>
<StgValue><ssdm name="dmem_V_3_addr_1"/></StgValue>
</operation>

<operation id="1415" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
LOOP_BATCH_NORM_end:9  store i64 %outword_V_loc_0, i64* %dmem_V_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="1416" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_BATCH_NORM_end:10  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str27, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1417" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0">
<![CDATA[
LOOP_BATCH_NORM_end:11  ret void

]]></Node>
<StgValue><ssdm name="ret_ln473"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
