// Seed: 4040139685
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  assign id_4 = id_1#(.id_1(1));
  logic id_5;
  type_11(
      id_2, id_0, {1, id_1}
  );
  assign id_2 = 1;
  assign id_4 = 1 ? ~id_3 & 1'b0 : id_3;
  defparam id_6.id_7 = 1;
endmodule
