# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MEMORY_02_FIFO_project.srcs/sources_1/imports/fifo/fifo.vhd" \
"../../../../MEMORY_02_FIFO_project.srcs/sim_1/imports/fifo/fifo_tb.vhd" \

# Do not sort compile order
nosort
