
# HDL to Schematic Examples

This collection showcases examples of generating schematics from SystemVerilog code using various synthesis tools like Yosys, Vivado, Genus, and Design Compiler.

## Yosys + netlistsvg

*TODO*

## Vivado

*TODO*

## Genus

1. Download the [Skywater PDK](https://github.com/google/skywater-pdk) and generate the liberty files

2.
```bash
cd genus
make
```

![Genus Schematic](docs/genus.png)

## Design Compiler

*TODO*
