NDFramePage.OnPageTitleLoaded("File2:tb_dc_block_ram.v","tb_dc_block_ram.v");NDSummary.OnSummaryLoaded("File2:tb_dc_block_ram.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"]],[[9,0,2,"tb_dc_block_ram.v","tb_dc_block_ram.v"],[11,0,3,"Authors","Authors"],[12,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[13,0,3,"Dates","Dates"],[14,0,1,"2025/01/17","2025/01/17"],[15,0,3,"Information","Information"],[16,0,4,"Brief","Brief"],[17,0,4,"License MIT","License_MIT"],[18,0,5,"dc_block_ram","dc_block_ram"],[19,0,3,"Instantiated Modules","dc_block_ram.Instantiated_Modules"],[20,0,5,"clk_stim","clk_stim"],[21,0,5,"inst_dc_block_ram","inst_dc_block_ram"]]);