library ieee;
use ieee.std_logic_1164.all;


entity sel_arbiter_nbit is
generic(N : positive := 3)
port map(msb : in std_logic;
			req : in std_logic_vector(N-1 downto 0);
			gnt : out std_logic_vector(N-1 downto 0);
			zero : out std_logic;

);

end entity sel_arbiter_bit;


architecture dataflow of sel_arbiter_nbit is

--intermediate signal
zero_prefixes : std_logic_vector(N-1 downto 0);


begin
mux : for i in 0 to N-i generate

zero_prefixes(i) <= (not msb and req(0)) or (msb and req(1));

end generate;

end architecture dataflow;