module FS_tb;
reg a,b,c;
wire diff,borrow;
FS uut(.a(a),.b(b),.c(c),.diff(diff),.borrow(borrow));
initial begin
a=1'b0;
b=1'b0;
c=1'b0;
#20 $finish();
end
always #10 a=~a;
always #8 b=~b;
always #4 c=~c;
endmodule
