INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'RAM_int' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'RAM_int'...
WARNING:sim - A core named 'RAM_int' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'RAM_int'...
Delivering associated files for 'RAM_int'...
Delivering EJava files for 'RAM_int'...
Generating implementation netlist for 'RAM_int'...
INFO:sim - Pre-processing HDL files for 'RAM_int'...
Running synthesis for 'RAM_int'
Running ngcbuild...
Writing VHO instantiation template for 'RAM_int'...
Writing VHDL behavioral simulation model for 'RAM_int'...
WARNING:sim - Overwriting existing file D:/ISE Projects/Year 2/Computer
   Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int/doc/dist_mem_gen_v7_2_vinfo.html with
   file from view xilinx_documentation
Delivered 2 files into directory D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_int'...
Generating metadata file...
Regenerating ISE project file for 'RAM_int'...
Generating ISE project...
XCO file found: RAM_int.xco
XMDF file found: RAM_int_xmdf.tcl
Adding D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.asy -view all -origin_type imported
Adding D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.ngc -view all -origin_type created
Checking file "D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.ngc" for project device match ...
File "D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.ngc" device information matches project
device.
Adding D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.sym -view all -origin_type imported
Adding D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "D:/ISE Projects/Year 2/Computer
   Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/ISE Projects/Year 2/Computer
Arch/CPUAct/ipcore_dir/tmp/_cg/RAM_int.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_int"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_int'.
