// Seed: 4153725069
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_5;
  logic [7:0] id_6 = id_5 ? ~1'b0 : id_2;
  module_0(
      id_5
  );
  assign id_2 = id_4;
  assign id_6 = id_2;
  assign id_2 = id_4;
  always @(1 or posedge 1) fork : id_7 id_2[1] <= 1; join_none
  assign id_1 = id_7;
endmodule
