---
layout: default
title: "[üî•] - Tr√¨nh t·ª± bootup tr√™n Wireless MCU ESP8266"
short_description: "Tr√¨nh t·ª± bootup tr√™n Wireless MCU ESP8266"
status: "Done"
picture: "assets/images/esp8266_block_diagram.png"
latest_release: "Unknown"
index: 4
---

# Esp8266 Bootup Sequence
## 1. Gi·ªõi thi·ªáu

Trong v√†i vi·∫øt [Esp8266 Partition Table](esp8266_flash_map.html), m√¨nh ƒë√£ gi·ªõi thi·ªáu v·ªÅ b·∫£ng partition table v√† th√¥ng tin c∆° b·∫£n ROM, RAM v√† Flash c·ªßa SoC Esp8266. Trong b√†i vi·∫øt n√†y m√¨nh s·∫Ω b·∫Øt ƒë·∫ßu gi·ªõi thi·ªáu v·ªÅ c√°ch th·ª©c boot up c·ªßa SoC Esp8266.

C√≥ 2 th√¥ng tin ·ªü b√†i [Esp8266 Partition Table](esp8266_flash_map.html) s·∫Ω l√†m ti·ªÅn ƒë·ªÅ cho b√†i vi·∫øt n√†y

> 1. ESP8266 c√≥ ROM, nh∆∞ng kh√¥ng ph·∫£i ROM <span style="color:blue">c√≥ th·ªÉ  ghi x√≥a</span>, c·∫ßn g·∫Øn b·ªô nh·ªõ ngo√†i ƒë·ªÉ ch·ª©a m√£ ·ª©ng d·ª•ng.

- ROM s·∫Ω ch·ª©a m·ªôt ch∆∞∆°ng tr√¨nh th·ª±c thi (BL0) v√† m·ªôt s·ªë th√¥ng tin ri√™ng c·ªßa nh√† s·∫£n xu·∫•t ( v√≠ d·ª• Mac address).
- BL0 ƒë∆∞·ª£c Espressif n·∫°p s·∫µn v√†o ROM

> 2. M·ªôt b·ªô nh·ªõ flash duy nh·∫•t tr√™n ESP8266 c√≥ th·ªÉ ch·ª©a nhi·ªÅu ·ª©ng d·ª•ng v√† nhi·ªÅu lo·∫°i d·ªØ li·ªáu kh√°c nhau. (calibration data, files systems, parameter storage). V√¨ l√Ω do n√†y m√† m·ªôt <span style="color:blue">b·∫£ng ph√¢n v√πng (partition tables)</span>. s·∫Ω ƒë∆∞·ª£c ghi v√†o offset¬†0x8000¬†trong b·ªô nh·ªõ.

ƒê·ªÉ tr·∫£ l·ªùi cho c√¢u h·ªèi t·∫°i tao kh√¥ng ghi b·∫£ng ph√¢n v√πng ·ªü m·ªôt ƒë·ªãa ch·ªâ n√†o kh√°c m√† ph·∫£i l√† 0x8000 tr√™n external flask th√¨ m√¨nh c·∫ßn ph·∫£i d·∫´n d·∫Øt kh√° d√†i v√† s√¢u v·ªÅ thi·∫øt k·∫ø c·ªßa SoC, n·∫øu b·∫°n ch·ªâ quan t√¢m v·ªÅ t·∫ßng ·ª©ng d·ª•ng th√¨ c√≥ th·ªÉ chuy·ªÉn qua t√¨m ƒë·ªçc c√°c b√†i vi·∫øt kh√°c, tr√°nh m·∫•t th·ªùi gian m√† c√≤n d·ªÖ t·∫©u h·ªèa !!

## 2. √în l·∫°i m·ªôt ch√∫t v·ªÅ CPU

CPU (Central Processing Unit), v·ªõi c√°i t√™n `b·ªô x·ª≠ l√Ω` nghe r·∫•t chung chung kh√¥ng bi·∫øt l√† n√≥ x·ª≠ l√Ω c√°i g√¨.

X·ª≠ l√Ω ·ªü ƒë√¢y l√† th·ª±c hi·ªán c√°c l·ªánh nh∆∞: c·ªông, tr·ª´, nh√¢n, chia, d·ªãch b√≠t, ƒë·∫£o b√≠t, clear, ngh·ªãch ƒë·∫£o, g√°n, copy ... S·ªë l∆∞·ª£ng l·ªánh v√† m·ª©c ƒë·ªô t·ªëi ∆∞u t√πy thu·ªôc v√†o ki·∫øn tr√∫c m√† CPU n√†y d√πng. Ki·∫øn tr√∫c ƒë·ªÉ x√¢y d·ª±ng ra CPU th√¨ r·∫•t nhi·ªÅu, m·ªôt v√†i c√°i t√™n ti√™u bi·ªÉu: Arm, x86, x64, RISC... chi ti·∫øt h∆°n tham kh·∫£o link n√†y [https://en-academic.com/dic.nsf/enwiki/11834151](https://en-academic.com/dic.nsf/enwiki/11834151)

CPU c√≥ kh·∫£ nƒÉng t√≠nh to√°n, nh∆∞ng n√≥ bi·∫øt t√≠nh to√°n c√°i g√¨ b√¢y gi·ªù, n√≥ c·∫ßn ch√∫ng ta ra l·ªánh cho n√≥. V·∫≠y th√¨ l·∫•y c√°i g√¨ ƒë√≥ ƒë·ªÉ ch·ª©a l·ªánh c·ªßa ch√∫ng ta ƒëi r·ªìi k√™u n√≥ v√†o ƒë√≥ ƒë·ªçc h∆∞·ªõng d·∫´n v√† l√†m theo. V·∫≠y l√† ng∆∞·ªùi ta thi·∫øt k·∫ø ra ROM (Read Only Memory) ƒë·ªÉ ch·ª©a ch∆∞·ªõng tr√¨nh h∆∞·ªõng d·∫´n CPU c·∫ßn l√†m g√¨.

Nh∆∞ng m√† sao ph·∫£i l√† ROM ? d√πng SD Card(MMC), eMMC, USB, SSD hay eSSD g√¨ ƒë∆∞·ª£c kh√¥ng. Nh·ªØng thi·∫øt b·ªã li·ªát k√™ ·ªü tr√™n c·∫ßn cos controller m·ªõi ho·∫°t ƒë·ªông, c·∫ßn kh·ªüi t·∫°o tr∆∞·ªõc, n·∫øu ƒë·ªÉ BL0 ·ªü ƒë√¢y th√¨ g·∫∑p b√†i to√°n qu·∫£ tr·ª©ng v√† con g√†.

L√†m th·ªÉ n√†o ƒë·ªÉ k·∫øt n·ªëi ROM v·ªõi CPU? - Ng∆∞·ªùi ta d√πng BUS (n√†y l√† bus ·ªü l·ªõp physical), kh√¥ng ch·ªâ c√≥ ROM m√† c√°c ngo·∫°i vi kh√°c c≈©ng n·ªëi chung v√†o BUS. L√∫c n√†y c√°c ngo·∫°i vi n·ªëi v√†o BUS s·∫Ω c√≥ ƒë·ªãa ch·ªâ. V·∫•n ƒë·ªÅ ƒë√£ ƒë∆∞·ª£c gi·∫£i quy√™t r·ªìi, CPU s·∫Ω giao ti·∫øp v·ªõi c√°c ngo·∫°·ªã vi th√¥ng qua ƒë·ªãa ch·ªâ c·ªßa ngo·∫°i vi tr√™n BUS (c√°c ƒë·ªãa ch·ªâ n√†y l√† physical address)

V·∫≠y th√¨ khi thi·∫øt k·∫ø CPU, ngay sau khi CPU tho√°t ra kh·ªèi s·ª± ki·ªán POR (Power Of Reset) H√£y nh·∫£y ngay ƒë·∫øn ƒëia ch·ªâ c·ªßa ROM (tr√™n bus) ƒë·ªÉ  th·ª±c thi l·ªánh, v√† ƒë·ªãa ch·ªâ n√†y c√≥ t√™n l√† Reset Vector.

V√† m·ªói h√£ng s·∫£n xu·∫•t CPU c≈©ng ch·ªçn cho ri√™ng m√¨nh m·ªôt ƒë·ªãa ch·ªâ, chi ti·∫øt coi ·ªü ƒë√¢y n√® [https://en.wikipedia.org/wiki/Reset_vector](https://en.wikipedia.org/wiki/Reset_vector#:~:text=The%20reset%20vector%20is%20a,the%20system%20containing%20the%20CPU.)

## 3. Quay l·∫°i v·ªõi ESP8266

### 3.1 M·ªëi li√™n h·ªá gi·ªØa CPU v√† ROM

V·ªõi d·∫´n d·∫Øt ·ªü tr√™n b·∫°n s·∫Ω d·ªÖ d√†ng ƒë√≥n nh·∫≠n v·ªõi th√¥ng tin m√¨nh cung c·∫•p b√™n d∆∞·ªõi:

> Reset vector is 0x40000080

V·∫≠y l√† ta bi·∫øt ngay ƒë·ªãa ch·ªâ internal ROM tr√™n bus l√† 0x40000080, ƒê·ªÉ l·ª•c l·∫°i spec c·ªßa ESP8266 xem n√≥ c√≥ nh·ªØng ngo·∫°i vi g√¨ n·ªØa n√†o.

N√≥ n√®:

![](../../../assets/images/esp8266_block_diagram.png)

Nhi·ªÅu qu√°, ƒë·ªÉ m√¨nh ch·∫°y ƒëi ki·∫øm c√°i b·∫£ng Address map c·ªßa n√≥. Kh√¥ng th·∫•y document n√†o n√≥i, nh∆∞ng trong SDK c·ªßa n√≥ th√¨ c√≥ th√¥ng tin ƒë√¢y.

```js
File: ESP8266_RTOS_SDK/components/esp8266/ld/esp8266.rom.ld
--------------------------------------------------
V√†i th√¥ng tin c∆° b·∫£n:
PROVIDE ( SPI_sector_erase = 0x400040c0 );
PROVIDE ( SPI_page_program = 0x40004174 );
PROVIDE ( SPI_read_data = 0x400042ac );
PROVIDE ( SPI_read_status = 0x400043c8 );
PROVIDE ( SPI_write_status = 0x40004400 );
PROVIDE ( SPI_write_enable = 0x4000443c );
PROVIDE ( Wait_SPI_Idle = 0x4000448c );
PROVIDE ( Enable_QMode = 0x400044c0 );
PROVIDE ( Disable_QMode = 0x40004508 );

PROVIDE ( Cache_Read_Enable = 0x40004678 );
PROVIDE ( Cache_Read_Disable = 0x400047f0 );

PROVIDE ( lldesc_build_chain = 0x40004f40 );
PROVIDE ( lldesc_num2link = 0x40005050 );
PROVIDE ( lldesc_set_owner = 0x4000507c );

PROVIDE ( gpio_input_get = 0x40004cf0 );
PROVIDE ( gpio_pin_wakeup_disable = 0x40004ed4 );
PROVIDE ( gpio_pin_wakeup_enable = 0x40004e90 );

PROVIDE ( ets_io_vprintf = 0x40001f00 );
PROVIDE ( uart_rx_one_char = 0x40003b8c );

PROVIDE ( rom_i2c_readReg = 0x40007268 );
PROVIDE ( rom_i2c_readReg_Mask = 0x4000729c );
PROVIDE ( rom_i2c_writeReg = 0x400072d8 );
PROVIDE ( rom_i2c_writeReg_Mask = 0x4000730c );

PROVIDE ( rom_software_reboot = 0x40000080 );
```
### 3.2 **Internal ROM boot (BL0)**

Nh∆∞ v·∫≠y ta ƒë√£ bi·∫øt sau khi ƒë∆∞·ª£c c·∫•p ngu·ªìn, CPU s·∫Ω ƒëi l·∫•y instruction l·∫°i ƒë·ªãa ch·ªâ `rom_software_reboot = 0x40000080`, ƒë√¢y l√† ƒë·ªãa ch·ªâ v·∫≠t l√Ω c·ªßa internal ROM tr√™n bus.

M√£ th·ª±c thi n·∫±m tr√™n ROM n√†y do Espressif n·∫°p s·∫µn t·ª´ tr∆∞·ªõc, cung c·∫•p cho ch√∫ng ta hai ch·ª©c nƒÉng ch√≠nh:

- Kh·ªüi t·∫°o UART v√† cung c·∫•p APIs cho user t∆∞∆°ng t√°c v·ªõi SoC, c√°c l·ªánh hi·ªán t·∫°i m√† ROM h·ªó tr·ª£:

```js
File: ESP8266_RTOS_SDK/components/esptool_py/esptool/esptool.py

esptool.py v2.4.0
usage: esptool [-h] [--chip {auto,esp8266,esp32}] [--port PORT] [--baud BAUD] [--before {default_reset,no_reset,no_reset_no_sync}] [--after {hard_reset,soft_reset,no_reset}] [--no-stub]
               [--trace] [--override-vddsdio [{1.8V,1.9V,OFF}]]
               {load_ram,dump_mem,read_mem,write_mem,write_flash,run,image_info,make_image,elf2image,read_mac,chip_id,flash_id,read_flash_status,write_flash_status,read_flash,verify_flash,erase_flash,erase_region,version}

    load_ram            Download an image to RAM and execute
    dump_mem            Dump arbitrary memory to disk
    read_mem            Read arbitrary memory location
    write_mem           Read-modify-write to arbitrary memory location
    write_flash         Write a binary blob to flash
    run                 Run application code in flash
    image_info          Dump headers from an application image
    make_image          Create an application image from binary files
    elf2image           Create an application image from ELF file
    read_mac            Read MAC address from OTP ROM
    chip_id             Read Chip ID from OTP ROM
    flash_id            Read SPI flash manufacturer and device ID
    read_flash_status   Read SPI flash status register
    write_flash_status  Write SPI flash status register
    read_flash          Read SPI flash content
    verify_flash        Verify a binary blob against flash
    erase_flash         Perform Chip Erase on SPI flash
    erase_region        Erase a region of the flash
    version             Print esptool version
```

- Ch·ª©c nƒÉng th·ª© hai l√† ƒëi load First stage bootloader(BL1) v√†o SRAM v√† th·ª±c thi.

### **3.3 First Stage Bootloader (BL1)**

#### **3.3.1 First Stage Bootloader l√† g√¨ ?**

First Stage bootloader c≈©ng l√† m√£ th·ª±c thi ƒë·ªÉ  y√™u c·∫ßu CPU th·ª±c hi·ªán c√°c c√¥ng vi·ªác m√† ch√∫ng ta mong mu·ªën.

#### **3.3.2 T·∫°i sao l·∫°i c·∫ßn First Stage Bootloader?**

ƒê√≠ch ƒë·∫øn cu·ªëi c√πng c·ªßa ch√∫ng ta l√† CPU ph·∫£i load ƒë∆∞·ª£c m√£ th·ª±c thi c·ªßa ·ª©ng d·ª•ng m√† ch√∫ng ta vi·∫øt (v√≠ d·ª• 1 web client, mqtt client, socket, LED, LCD ...), c√°ch nhanh nh·∫•t l√† d√πng m·ªôt chip ROM c√≥ h·ªó tr·ª£ ghi/x√≥a, v√† n·∫°p th·∫≥ng m√£ th·ª±c thi c·ªßa ·ª©ng d·ª•ng v√†o ƒë√¢y, CPU boot l√™n l√† ch·∫°y ngay ·ª©ng d·ª•ng c·ªßa ch√∫ng ta lu√¥n.

C√°ch tr√™n r·∫•t t·ªën k√©m v√¨ ROM ƒë√£ m·∫Øc, h·ªó tr·ª£ ghi x√≥a c√†ng m·∫Øc, dung l∆∞·ª£ng l·ªõn n·ªØa th√¨ kh·ªèi suy nghƒ© th√™m chi. Ch√≠nh v√¨ v·∫≠y ng∆∞·ªùi ta chia nh·ªè c√°c giai ƒëo·∫°n ra, c·∫ßn m·ªôt First Stage Boot loader c√≥ k√≠ch th∆∞·ªõc nh·ªè (ƒë·ª° ti·ªÅn chip ROM), First Stage Boot loader c≈©ng kh√¥ng c·∫ßn thi·∫øt ph·∫£i thay ƒë·ªïi th∆∞·ªùng xuy√™n (d√πng lu√¥n ROM ch·ªâ ghi 1 l·∫ßn cho r·∫ª h∆°n n·ªØa, nh∆∞ng nguy hi·ªÉm v√¨ l·ª° c√≥ l·ªói g√¨ th√¨ kh√¥ng s·ª≠a ƒë∆∞·ª£c, ROM external th√¨ c√≤n thay ƒë∆∞·ª£c, ROM internal th√¨ coi nh∆∞ b·ªè lu√¥n SoC).

> V·∫≠y th√¨ BL0 load th·∫≥ng m√£ th·ª±c thi c·ªßa user lu√¥n ch·ª© c·∫ßn g√¨ ph·∫£i load First Stage Bootloader l√†m g√¨?

- Kh√¥ng ƒë·ªß dung l∆∞·ª£ng ƒë·ªÉ load user code v√†o SRAM
- Kh√¥ng linh ho·∫°t khi mu·ªën th·ª±c hi·ªán load c√°c ·ª©ng d·ª•ng kh√°c nhau ·ªü c√°c ƒë·ªãa ch·ªâ kh√°c nhau (d√πng trong ch·ª©c nƒÉng firmware update)

#### 3.3.3 T·∫°i sao l·∫°i c·∫ßn First Stage Bootloader tr√™n ESP8266?

ESP8266 kh√¥ng c√≥ nhi·ªÅu ngo·∫°i vi c·∫ßn thay ƒë·ªïi, ƒë·∫∑c ƒëi·ªÉm duy nh·∫•t m√† n√≥ c√≥ th·ªÉ t·∫≠n d·ª•ng l√† kh·∫£ nƒÉng load file th·ª±c thi v√†o RAM v√† trao quy·ªÅn th·ª±c thi CPU ƒë·∫øn ƒë·ªãa ch·ªâ v·ª´a load.

S·ª≠ d·ª•ng t√≠nh nƒÉng n√†y ta c√≥ th·ªÉ ph√°t tri·ªÉn t√≠nh nƒÉng firmware update l√∫c runtime (c·∫≠p nh·∫≠t firmware trong l√∫c CPU v·∫´n ƒëang ho·∫°t ƒë·ªông, kh√¥ng ph·∫£i d·ª´ng ƒë·ªÉ ƒë∆∞a CPU v√†o ch·∫ø ƒë·ªô update firmware), OTA - Over The Air firmware update l√† m·ªôt ·ª©ng d·ª•ng th·ª±c t·∫ø.

> ƒê·∫øn ƒë√¢y m√¨nh ƒë√£ tr·∫£ l·ªùi ƒë∆∞·ª£c c√¢u h·ªèi t·∫°i sao c·∫ßn c√≥ partition table ·ªü tr√™n. V√≠ d·ª• trong tr∆∞·ªùng h·ª£p c√≥ d√πng OTA

ESP8266 OTA Partition Table

| Name      | Type  | SubType | Offset   | Size    |
|:----------|:----- |:--------|:---------|:--------|
|nvs        |data   | nvs     | 0x9000   | 0x4000  |
|otadata    |data   | ota     | 0xd000   | 0x2000  |
|phy_init   |data   | phy     | 0xf000   | 0x1000  |
|ota_0      |0      | ota_0   | 0x10000  | 0xF0000 |
|ota_1      |0      | ota_1   | 0x110000 | 0xF0000 |

- Qu√° r√µ r√†ng, First Stage Bootloader khi ƒë∆∞·ª£c th·ª±c thi s·∫Ω ki·ªÉm tra xem user ƒëang mu·ªën load file th·ª±c thi ·ªü ƒë√¢u (ƒë·ªçc d·ªØ li·ªáu t·∫°i ƒë·ªãa ch·ªâ `otadata (0xd000)` tr√™n flash). Ch·ªâ c√≥ 2 ch·ªó (`ota_0` v√† `ota_1`), load v√†o SRAM  sau ƒë√≥ y√™u c·∫ßu CPU ch·∫°y instruction t·ª´ ƒë·ªãa ch·ªâ v·ª´a load.

```js
ets Jan  8 2013,rst cause:2, boot mode:(3,6)

<span style="color:blue">load 0x40100000, len 7044, room 16 </span>
tail 4
chksum 0x33
load 0x3ffe8408, len 24, room 4
tail 4
chksum 0xda
load 0x3ffe8420, len 3328, room 4
tail 12
chksum 0x8f
csum 0x8f
I (42) boot: ESP-IDF v3.4-53-g7270911-dirty 2nd stage bootloader
I (43) boot: compile time 00:08:54
I (43) qio_mode: Enabling default flash chip QIO
I (51) boot: SPI Speed      : 40MHz
I (58) boot: SPI Mode       : QIO
I (64) boot: SPI Flash Size : 4MB
I (70) boot: Partition Table:
I (76) boot: ## Label            Usage          Type ST Offset   Length
I (87) boot:  0 nvs              WiFi data        01 02 00009000 00006000
I (98) boot:  1 phy_init         RF data          01 01 0000f000 00001000
I (110) boot:  2 factory          factory app      00 00 00010000 000f0000
I (121) boot: End of partition table
I (128) esp_image: segment 0: paddr=0x00010010 vaddr=0x40210010 size=0x1ce00 (118272) map
0x40210010: _stext at ??:?

I (181) esp_image: segment 1: paddr=0x0002ce18 vaddr=0x4022ce10 size=0x0717c ( 29052) map
I (192) esp_image: segment 2: paddr=0x00033f9c vaddr=0x3ffe8000 size=0x00554 (  1364) load
I (193) esp_image: segment 3: paddr=0x000344f8 vaddr=0x40100000 size=0x00080 (   128) load
I (206) esp_image: segment 4: paddr=0x00034580 vaddr=0x40100080 size=0x050b4 ( 20660) load
I (226) boot: Loaded app from partition at offset 0x10000
Hello world!
```

#### **3.3.4 First Stage Bootloader ƒë∆∞·ª£c l∆∞u ·ªü ƒë√¢u tr√™n flash ?**

Ngay t·∫°i ƒë·ªãa ch·ªâ 0x00 c·ªßa flash

### **3.4 First ƒë∆∞·ª£c th·ª±c thi nh∆∞ th·∫ø n√†o tr√™n ESP8266?**

·ªû nh·ªØng ph·∫ßn tr√™n m√¨nh gi·ªõi thi·ªáu c√°ch th·ª©c CPU load BL0 v√† BL1 load user application.

Ph·∫ßn n√†y m√¨nh gi·ªõi thi·ªáu l√†m th·∫ø n√†o BL0 load BL1, xong ph·∫ßn n√†y ta ƒë√£ c√≥ c√°c b∆∞·ªõc ho√†n ch·ªânh t·ª´ l√∫c b·∫≠t ngu·ªìn cho ƒë·∫øn l√∫c user application ƒë∆∞·ª£c th·ª±c thi.

B√¢y gi·ªù m√¨nh s·∫Ω ƒëi x√≥a ho√†n to√†n b·ªô nh·ªõ flash ƒë·ªÉ xem ESP8266 n√≥ l√†m g√¨.

T·ª´ serial console c·ªßa ROM code:

```js
 ets Jan  8 2013,rst cause:2, boot mode:(3,7)

ets_main.c
```

So s√°nh v·ªõi tr∆∞·ªùng h·ª£p ch·∫°y th√†nh c√¥ng:

```js
ets Jan  8 2013,rst cause:2, boot mode:(3,6)

<span style="color:blue">load 0x40100000, len 7044, room 16 </span>
tail 4
chksum 0x33
load 0x3ffe8408, len 24, room 4
tail 4
chksum 0xda
load 0x3ffe8420, len 3328, room 4
tail 12
chksum 0x8f
csum 0x8f
```

Theo kinh nghi·ªám v·ªõi c√°c embedded kh√°c, th√¨ vi·ªác ch·ªçn boot t·ª´ ƒë√¢u c√≥ hai kh·∫£ nƒÉng:

1. ROM code t·ª± ƒë·ªông l·∫ßn l∆∞·ª£t t√¨m ki·∫øm tr√™n c√°c interface m√† SoC ƒëang c√≥.
2. ROM code s·∫Ω ƒë·ªçc c√°c ch√¢n config tr√™n SoC ƒë·ªÉ bi·∫øt user ƒëang mu·ªën ch·ªß ƒë·ªông boot t·ª´ ƒë√¢u. V√≠ d·ª• SoC c√≥ h·ªó tr·ª£ eMMC, SD Card, SSD, USB, th√¨ ROM code s·∫Ω ch·ªß ƒë·ªông ƒëi t√¨m code ƒë√∫ng theo c·∫•u h√¨nh c·ªßa user.

v√≠ d·ª• tr√™n board iMX8MQ

![](../../../assets/images/imx8mq/imx8mq_boot_mode.png)

ESP8266 s·ªß d·ª•ng GPIO pin ƒë·ªÉ config boot mode, chi ti·∫øt xem ·ªü ƒë√¢y [Esp8266 Boot mode selection](https://docs.espressif.com/projects/esptool/en/latest/esp8266/advanced-topics/boot-mode-selection.html)

| GPIO15 | GPIO0 | GPIO2 | Mode   | Description |
|:-------|:----- |:------|:-------|:------------|
| L      | L     | H     | UART   | Download code from UART  |
| L      | H     | H     | Flash  | Boot from SPI Flash   |
| H      | X     | X     | SDIO   | Boot from SD-card   |

Esp8266 c√≥ in ra bootmode `boot mode:(3,6)`, √Ω nghƒ©a c·ªßa n√≥ nh∆∞ sau:

>boot mode:(3,6) ==> boot mode:(m,n)

- Gi√° tr·ªã c·ªßa m

|m      | GPIO15 | GPIO0 | GPIO2 | Mode |
|:------|:-------|:------|:------|:-----|
|1      |0       |0      |1      |UART  |
|3      |0       |1      |1      |Flash |
|4,5,6,7|1       |X      |x      |SDIO  |

- Gi√° tr·ªã c·ªßa n: [trang ch·ªß c·ªßa Espressif](https://docs.espressif.com/projects/esptool/en/latest/esp8266/advanced-topics/boot-mode-selection.html) kh√¥ng ƒë·ªÅ c·∫≠p ƒë·∫øn gi√° tr·ªã n√†y, m√¨nh ch·ªâ t√¨m ƒë∆∞·ª£c [th√¥ng tin](https://riktronics.wordpress.com/2017/10/02/esp8266-error-messages-and-exceptions-explained/) nh∆∞ sau

| n | SD_sel != 3         | SD_sel == 3   |
|:--|:--------------------|:--------------|
| 6 |SDIO LowSpeed V1 IO  | UART1 booting |
| 7 |SDIO HighSpeed V2 IO | UART1 booting |

### **3.3 Second Stage Bootloader (BL2)**

BL2 kh·ªüi t·∫°o t·∫•t c·∫£ c√°c ngo·∫°i vi c√≤n l·∫°i, b∆∞·ªõc quan tr·ªçng nh·∫•t l√† kh·ªüi t·∫°o DRAM chu·∫©n b·ªã cho vi·ªác load kernel.

ESP8266 kh√¥ng d√πng DRAM, n√™n user application thay th·∫ø cho BL2.

## 4. T·ªïng k·∫øt

Qua hai b√†i bi·∫øt [Esp8266 Partition Table](flash_map.html) v√† [Esp8266 boot-up sequence](esp8266_boot_up.html) m√¨nh ƒë√£ gi·ªõi thi·ªáu b·∫£ng ph√¢n v√πng, t·∫°i sao l·∫°i c·∫ßn c√≥ n√≥, internal ROM boot, First Stage Bootloader, user application, boot configuration v√† m·ªëi li√™n h·ªá gi·ªØa ch√∫ng.

Ngo√†i ra m√¨nh c≈©ng gi·ªõi thi·ªáu boot sequence c·ªßa ESP8266, n·∫Øm ƒë∆∞·ª£c nh·ªØng th√¥ng tin n√†y s·∫Ω gi√∫p b·∫°n d·ªÖ d√†ng g·ª° l·ªói trong qu√° code v√† ph√°t tri·ªÉn ch·ª©c nƒÉng OTA ƒë√∫ng c√°ch.


