<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Quad Serial Peripheral Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Quad Serial Peripheral Interface</div>  </div>
</div><!--header-->
<div class="contents">

<p>SOFTWARE API DEFINITION FOR Quad Serial Peripheral Interface.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Quad Serial Peripheral Interface:</div>
<div class="dyncontent">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group___s_a_m_s70___q_s_p_i.svg" width="416" height="118"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.xhtml">Qspi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_qspi.xhtml" title="Qspi hardware registers. ">Qspi</a> hardware registers.  <a href="struct_qspi.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga90f0e9416d2f161c4889134ba8261a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga90f0e9416d2f161c4889134ba8261a74">QSPI_CR_QSPIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga90f0e9416d2f161c4889134ba8261a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Enable  <a href="#ga90f0e9416d2f161c4889134ba8261a74">More...</a><br /></td></tr>
<tr class="separator:ga90f0e9416d2f161c4889134ba8261a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">QSPI_CR_QSPIDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Disable  <a href="#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">More...</a><br /></td></tr>
<tr class="separator:ga2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54af9f02ac1067f268df2720f3e0f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae54af9f02ac1067f268df2720f3e0f81">QSPI_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae54af9f02ac1067f268df2720f3e0f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Software Reset  <a href="#gae54af9f02ac1067f268df2720f3e0f81">More...</a><br /></td></tr>
<tr class="separator:gae54af9f02ac1067f268df2720f3e0f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcfcb5edd748a258d701567cf91eca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2fcfcb5edd748a258d701567cf91eca1">QSPI_CR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga2fcfcb5edd748a258d701567cf91eca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) Last <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a>  <a href="#ga2fcfcb5edd748a258d701567cf91eca1">More...</a><br /></td></tr>
<tr class="separator:ga2fcfcb5edd748a258d701567cf91eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57cd613b8a2eb4aed847d4c89fd293b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa57cd613b8a2eb4aed847d4c89fd293b">QSPI_MR_SMM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa57cd613b8a2eb4aed847d4c89fd293b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Serial Memory Mode  <a href="#gaa57cd613b8a2eb4aed847d4c89fd293b">More...</a><br /></td></tr>
<tr class="separator:gaa57cd613b8a2eb4aed847d4c89fd293b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3985ad58e070e3fb0cca337ac25370e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3985ad58e070e3fb0cca337ac25370e8">QSPI_MR_SMM_SPI</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3985ad58e070e3fb0cca337ac25370e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The QSPI is in SPI mode.  <a href="#ga3985ad58e070e3fb0cca337ac25370e8">More...</a><br /></td></tr>
<tr class="separator:ga3985ad58e070e3fb0cca337ac25370e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac78087b91cbf53bd1b5e1d496f9582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gabac78087b91cbf53bd1b5e1d496f9582">QSPI_MR_SMM_MEMORY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabac78087b91cbf53bd1b5e1d496f9582"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The QSPI is in Serial Memory mode.  <a href="#gabac78087b91cbf53bd1b5e1d496f9582">More...</a><br /></td></tr>
<tr class="separator:gabac78087b91cbf53bd1b5e1d496f9582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7d1c84df6dbece4003be557fd15aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga36a7d1c84df6dbece4003be557fd15aa">QSPI_MR_LLB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga36a7d1c84df6dbece4003be557fd15aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local Loopback Enable  <a href="#ga36a7d1c84df6dbece4003be557fd15aa">More...</a><br /></td></tr>
<tr class="separator:ga36a7d1c84df6dbece4003be557fd15aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272d9577ebceb0ba715cb4f862de278e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga272d9577ebceb0ba715cb4f862de278e">QSPI_MR_LLB_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga272d9577ebceb0ba715cb4f862de278e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local loopback path disabled.  <a href="#ga272d9577ebceb0ba715cb4f862de278e">More...</a><br /></td></tr>
<tr class="separator:ga272d9577ebceb0ba715cb4f862de278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb85956f8f700bad0efd53c7081a073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaedb85956f8f700bad0efd53c7081a073">QSPI_MR_LLB_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaedb85956f8f700bad0efd53c7081a073"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local loopback path enabled.  <a href="#gaedb85956f8f700bad0efd53c7081a073">More...</a><br /></td></tr>
<tr class="separator:gaedb85956f8f700bad0efd53c7081a073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117191cc09fdf9f09c95f91db887268d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga117191cc09fdf9f09c95f91db887268d">QSPI_MR_WDRBT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga117191cc09fdf9f09c95f91db887268d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Wait Data Read Before <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a>  <a href="#ga117191cc09fdf9f09c95f91db887268d">More...</a><br /></td></tr>
<tr class="separator:ga117191cc09fdf9f09c95f91db887268d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf737adc289710f2188d4991c59a5e178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaf737adc289710f2188d4991c59a5e178">QSPI_MR_WDRBT_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf737adc289710f2188d4991c59a5e178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) No effect.  <a href="#gaf737adc289710f2188d4991c59a5e178">More...</a><br /></td></tr>
<tr class="separator:gaf737adc289710f2188d4991c59a5e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6abbbc7e623a4407f56eac363657137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa6abbbc7e623a4407f56eac363657137">QSPI_MR_WDRBT_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa6abbbc7e623a4407f56eac363657137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data.  <a href="#gaa6abbbc7e623a4407f56eac363657137">More...</a><br /></td></tr>
<tr class="separator:gaa6abbbc7e623a4407f56eac363657137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c5551e2ff4c0029ec58964682c32ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae4c5551e2ff4c0029ec58964682c32ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73f99d1567a6bb653cd5a5365453563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_MR_CSMODE_Pos)</td></tr>
<tr class="memdesc:gaa73f99d1567a6bb653cd5a5365453563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Chip Select Mode  <a href="#gaa73f99d1567a6bb653cd5a5365453563">More...</a><br /></td></tr>
<tr class="separator:gaa73f99d1567a6bb653cd5a5365453563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5429d4912cfbf061d1d3ab18c6143cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga5429d4912cfbf061d1d3ab18c6143cf3">QSPI_MR_CSMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)))</td></tr>
<tr class="separator:ga5429d4912cfbf061d1d3ab18c6143cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04176fa522d50528b41dd4dd93ca247d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga04176fa522d50528b41dd4dd93ca247d">QSPI_MR_CSMODE_NOT_RELOADED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga04176fa522d50528b41dd4dd93ca247d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer.  <a href="#ga04176fa522d50528b41dd4dd93ca247d">More...</a><br /></td></tr>
<tr class="separator:ga04176fa522d50528b41dd4dd93ca247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec271e241e38a8fb74d899005ebdaa79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaec271e241e38a8fb74d899005ebdaa79">QSPI_MR_CSMODE_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaec271e241e38a8fb74d899005ebdaa79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred.  <a href="#gaec271e241e38a8fb74d899005ebdaa79">More...</a><br /></td></tr>
<tr class="separator:gaec271e241e38a8fb74d899005ebdaa79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7afa526325d17b7ee44388372868137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae7afa526325d17b7ee44388372868137">QSPI_MR_CSMODE_SYSTEMATICALLY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae7afa526325d17b7ee44388372868137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted systematically after each transfer.  <a href="#gae7afa526325d17b7ee44388372868137">More...</a><br /></td></tr>
<tr class="separator:gae7afa526325d17b7ee44388372868137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669af7b6f4b64977cb9edaffa1310b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga669af7b6f4b64977cb9edaffa1310b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d894ea74d40ffb32d138bf196d8715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; QSPI_MR_NBBITS_Pos)</td></tr>
<tr class="memdesc:ga20d894ea74d40ffb32d138bf196d8715"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Number Of Bits Per <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a>  <a href="#ga20d894ea74d40ffb32d138bf196d8715">More...</a><br /></td></tr>
<tr class="separator:ga20d894ea74d40ffb32d138bf196d8715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4250d5ef0224a981c9966e460a5e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1c4250d5ef0224a981c9966e460a5e11">QSPI_MR_NBBITS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)))</td></tr>
<tr class="separator:ga1c4250d5ef0224a981c9966e460a5e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab843b5d73785bfa4e918679f7c3997e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gab843b5d73785bfa4e918679f7c3997e8">QSPI_MR_NBBITS_8_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab843b5d73785bfa4e918679f7c3997e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 8 bits for transfer  <a href="#gab843b5d73785bfa4e918679f7c3997e8">More...</a><br /></td></tr>
<tr class="separator:gab843b5d73785bfa4e918679f7c3997e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520db2b910d1ee82d9076135369e886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga520db2b910d1ee82d9076135369e886f">QSPI_MR_NBBITS_16_BIT</a>&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga520db2b910d1ee82d9076135369e886f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 16 bits for transfer  <a href="#ga520db2b910d1ee82d9076135369e886f">More...</a><br /></td></tr>
<tr class="separator:ga520db2b910d1ee82d9076135369e886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacef4b68572206188c4a32dc8c9b2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaaacef4b68572206188c4a32dc8c9b2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ca542141b9cc396deb8576238dfd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_MR_DLYBCT_Pos)</td></tr>
<tr class="memdesc:gaa6ca542141b9cc396deb8576238dfd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Delay Between Consecutive Transfers  <a href="#gaa6ca542141b9cc396deb8576238dfd36">More...</a><br /></td></tr>
<tr class="separator:gaa6ca542141b9cc396deb8576238dfd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2428eafa4be88522c9c4b2fa871faeba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2428eafa4be88522c9c4b2fa871faeba">QSPI_MR_DLYBCT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)))</td></tr>
<tr class="separator:ga2428eafa4be88522c9c4b2fa871faeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2618402d5c2b53e41fab3a8dcf13f2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2618402d5c2b53e41fab3a8dcf13f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eafdfdf99c3920f82e2d9a741972ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_MR_DLYCS_Pos)</td></tr>
<tr class="memdesc:ga2eafdfdf99c3920f82e2d9a741972ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Minimum Inactive QCS Delay  <a href="#ga2eafdfdf99c3920f82e2d9a741972ffd">More...</a><br /></td></tr>
<tr class="separator:ga2eafdfdf99c3920f82e2d9a741972ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d78ea11180287cd2cc7dfffe5eef57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2d78ea11180287cd2cc7dfffe5eef57b">QSPI_MR_DLYCS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)))</td></tr>
<tr class="separator:ga2d78ea11180287cd2cc7dfffe5eef57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfd3ccbe6f131c9b7a6044a43fb4b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacdfd3ccbe6f131c9b7a6044a43fb4b91">QSPI_RDR_RD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacdfd3ccbe6f131c9b7a6044a43fb4b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca321ce92d305206c3e2b0697429ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1ca321ce92d305206c3e2b0697429ca6">QSPI_RDR_RD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; QSPI_RDR_RD_Pos)</td></tr>
<tr class="memdesc:ga1ca321ce92d305206c3e2b0697429ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_RDR) Receive Data  <a href="#ga1ca321ce92d305206c3e2b0697429ca6">More...</a><br /></td></tr>
<tr class="separator:ga1ca321ce92d305206c3e2b0697429ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f7e20a8727b6f7c52b7e8c43327cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac6f7e20a8727b6f7c52b7e8c43327cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a8ad3280ced301bc8790c9b4621fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; QSPI_TDR_TD_Pos)</td></tr>
<tr class="memdesc:ga625a8ad3280ced301bc8790c9b4621fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_TDR) Transmit Data  <a href="#ga625a8ad3280ced301bc8790c9b4621fb">More...</a><br /></td></tr>
<tr class="separator:ga625a8ad3280ced301bc8790c9b4621fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d150a46bd5c4e2a9cf1f56917bd2149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1d150a46bd5c4e2a9cf1f56917bd2149">QSPI_TDR_TD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)))</td></tr>
<tr class="separator:ga1d150a46bd5c4e2a9cf1f56917bd2149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">QSPI_SR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Receive Data Register Full  <a href="#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">More...</a><br /></td></tr>
<tr class="separator:ga3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99da78df7a72a9d5fd24d2044f6e506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga99da78df7a72a9d5fd24d2044f6e506a">QSPI_SR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga99da78df7a72a9d5fd24d2044f6e506a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Transmit Data Register Empty  <a href="#ga99da78df7a72a9d5fd24d2044f6e506a">More...</a><br /></td></tr>
<tr class="separator:ga99da78df7a72a9d5fd24d2044f6e506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc7a629e3a6b81567a1aeb1e46ad90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga23fc7a629e3a6b81567a1aeb1e46ad90">QSPI_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga23fc7a629e3a6b81567a1aeb1e46ad90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Transmission Registers Empty  <a href="#ga23fc7a629e3a6b81567a1aeb1e46ad90">More...</a><br /></td></tr>
<tr class="separator:ga23fc7a629e3a6b81567a1aeb1e46ad90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40463e521c12c00c33757b4f661b5f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga40463e521c12c00c33757b4f661b5f20">QSPI_SR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga40463e521c12c00c33757b4f661b5f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Overrun Error Status  <a href="#ga40463e521c12c00c33757b4f661b5f20">More...</a><br /></td></tr>
<tr class="separator:ga40463e521c12c00c33757b4f661b5f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34062cee32e944d2b086b98ff81c30e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga34062cee32e944d2b086b98ff81c30e7">QSPI_SR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga34062cee32e944d2b086b98ff81c30e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Chip Select Rise  <a href="#ga34062cee32e944d2b086b98ff81c30e7">More...</a><br /></td></tr>
<tr class="separator:ga34062cee32e944d2b086b98ff81c30e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d043679c3a6c77dea3af2718eea3073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1d043679c3a6c77dea3af2718eea3073">QSPI_SR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga1d043679c3a6c77dea3af2718eea3073"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Chip Select Status  <a href="#ga1d043679c3a6c77dea3af2718eea3073">More...</a><br /></td></tr>
<tr class="separator:ga1d043679c3a6c77dea3af2718eea3073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5f227a7a082483181e7f200aea1597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga8d5f227a7a082483181e7f200aea1597">QSPI_SR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga8d5f227a7a082483181e7f200aea1597"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Instruction End Status  <a href="#ga8d5f227a7a082483181e7f200aea1597">More...</a><br /></td></tr>
<tr class="separator:ga8d5f227a7a082483181e7f200aea1597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf52f8782c519a757b644ab6dc638fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gabcf52f8782c519a757b644ab6dc638fc">QSPI_SR_QSPIENS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gabcf52f8782c519a757b644ab6dc638fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) QSPI Enable Status  <a href="#gabcf52f8782c519a757b644ab6dc638fc">More...</a><br /></td></tr>
<tr class="separator:gabcf52f8782c519a757b644ab6dc638fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473ccd988a46d1705f06dc34fb8a2db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga473ccd988a46d1705f06dc34fb8a2db3">QSPI_IER_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga473ccd988a46d1705f06dc34fb8a2db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Receive Data Register Full Interrupt Enable  <a href="#ga473ccd988a46d1705f06dc34fb8a2db3">More...</a><br /></td></tr>
<tr class="separator:ga473ccd988a46d1705f06dc34fb8a2db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8255a0cdc1e85f0107dc5812af810b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga8255a0cdc1e85f0107dc5812af810b2f">QSPI_IER_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8255a0cdc1e85f0107dc5812af810b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Transmit Data Register Empty Interrupt Enable  <a href="#ga8255a0cdc1e85f0107dc5812af810b2f">More...</a><br /></td></tr>
<tr class="separator:ga8255a0cdc1e85f0107dc5812af810b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c678874cee224ce438e86443e79172f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga7c678874cee224ce438e86443e79172f">QSPI_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7c678874cee224ce438e86443e79172f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Transmission Registers Empty Enable  <a href="#ga7c678874cee224ce438e86443e79172f">More...</a><br /></td></tr>
<tr class="separator:ga7c678874cee224ce438e86443e79172f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb37967a13238160bf4513382ec5d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacfb37967a13238160bf4513382ec5d45">QSPI_IER_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gacfb37967a13238160bf4513382ec5d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Overrun Error Interrupt Enable  <a href="#gacfb37967a13238160bf4513382ec5d45">More...</a><br /></td></tr>
<tr class="separator:gacfb37967a13238160bf4513382ec5d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149fd9b77d35f1dbc48cbf9e5603773b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga149fd9b77d35f1dbc48cbf9e5603773b">QSPI_IER_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga149fd9b77d35f1dbc48cbf9e5603773b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Chip Select Rise Interrupt Enable  <a href="#ga149fd9b77d35f1dbc48cbf9e5603773b">More...</a><br /></td></tr>
<tr class="separator:ga149fd9b77d35f1dbc48cbf9e5603773b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886dcf43ec7db82626e9f07ef51c4c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga886dcf43ec7db82626e9f07ef51c4c53">QSPI_IER_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga886dcf43ec7db82626e9f07ef51c4c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Chip Select Status Interrupt Enable  <a href="#ga886dcf43ec7db82626e9f07ef51c4c53">More...</a><br /></td></tr>
<tr class="separator:ga886dcf43ec7db82626e9f07ef51c4c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53643366c809573377321aed58a8078e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga53643366c809573377321aed58a8078e">QSPI_IER_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga53643366c809573377321aed58a8078e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Instruction End Interrupt Enable  <a href="#ga53643366c809573377321aed58a8078e">More...</a><br /></td></tr>
<tr class="separator:ga53643366c809573377321aed58a8078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e2567d3c8ca1de2f2c3dca01be9880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga70e2567d3c8ca1de2f2c3dca01be9880">QSPI_IDR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga70e2567d3c8ca1de2f2c3dca01be9880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Receive Data Register Full Interrupt Disable  <a href="#ga70e2567d3c8ca1de2f2c3dca01be9880">More...</a><br /></td></tr>
<tr class="separator:ga70e2567d3c8ca1de2f2c3dca01be9880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b29edb2c07a368e0f0867dc0ed82b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga4b29edb2c07a368e0f0867dc0ed82b7e">QSPI_IDR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga4b29edb2c07a368e0f0867dc0ed82b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Transmit Data Register Empty Interrupt Disable  <a href="#ga4b29edb2c07a368e0f0867dc0ed82b7e">More...</a><br /></td></tr>
<tr class="separator:ga4b29edb2c07a368e0f0867dc0ed82b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46c057ed59ea88170b0a07099476533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaf46c057ed59ea88170b0a07099476533">QSPI_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf46c057ed59ea88170b0a07099476533"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Transmission Registers Empty Disable  <a href="#gaf46c057ed59ea88170b0a07099476533">More...</a><br /></td></tr>
<tr class="separator:gaf46c057ed59ea88170b0a07099476533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefa932402e107b8fbc28c94d75bdcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacefa932402e107b8fbc28c94d75bdcc6">QSPI_IDR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gacefa932402e107b8fbc28c94d75bdcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Overrun Error Interrupt Disable  <a href="#gacefa932402e107b8fbc28c94d75bdcc6">More...</a><br /></td></tr>
<tr class="separator:gacefa932402e107b8fbc28c94d75bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ceb34bbfbd3e3484e11c67d23959612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga5ceb34bbfbd3e3484e11c67d23959612">QSPI_IDR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5ceb34bbfbd3e3484e11c67d23959612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Chip Select Rise Interrupt Disable  <a href="#ga5ceb34bbfbd3e3484e11c67d23959612">More...</a><br /></td></tr>
<tr class="separator:ga5ceb34bbfbd3e3484e11c67d23959612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a738ccfde3362dbabca4c979f6e3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae4a738ccfde3362dbabca4c979f6e3af">QSPI_IDR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gae4a738ccfde3362dbabca4c979f6e3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Chip Select Status Interrupt Disable  <a href="#gae4a738ccfde3362dbabca4c979f6e3af">More...</a><br /></td></tr>
<tr class="separator:gae4a738ccfde3362dbabca4c979f6e3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b77d8fb6922378b2c68de6f6ff00593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1b77d8fb6922378b2c68de6f6ff00593">QSPI_IDR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1b77d8fb6922378b2c68de6f6ff00593"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Instruction End Interrupt Disable  <a href="#ga1b77d8fb6922378b2c68de6f6ff00593">More...</a><br /></td></tr>
<tr class="separator:ga1b77d8fb6922378b2c68de6f6ff00593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d1b8d72209e8eb2ca5869a0b92a357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga96d1b8d72209e8eb2ca5869a0b92a357">QSPI_IMR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga96d1b8d72209e8eb2ca5869a0b92a357"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Receive Data Register Full Interrupt Mask  <a href="#ga96d1b8d72209e8eb2ca5869a0b92a357">More...</a><br /></td></tr>
<tr class="separator:ga96d1b8d72209e8eb2ca5869a0b92a357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9a4487c698c717e16adedc8b847752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2d9a4487c698c717e16adedc8b847752">QSPI_IMR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga2d9a4487c698c717e16adedc8b847752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Transmit Data Register Empty Interrupt Mask  <a href="#ga2d9a4487c698c717e16adedc8b847752">More...</a><br /></td></tr>
<tr class="separator:ga2d9a4487c698c717e16adedc8b847752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de71210e2f445fa80f0f0d807360519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga8de71210e2f445fa80f0f0d807360519">QSPI_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8de71210e2f445fa80f0f0d807360519"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Transmission Registers Empty Mask  <a href="#ga8de71210e2f445fa80f0f0d807360519">More...</a><br /></td></tr>
<tr class="separator:ga8de71210e2f445fa80f0f0d807360519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca26630f4db85178a26959fb00a9423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga0ca26630f4db85178a26959fb00a9423">QSPI_IMR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga0ca26630f4db85178a26959fb00a9423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Overrun Error Interrupt Mask  <a href="#ga0ca26630f4db85178a26959fb00a9423">More...</a><br /></td></tr>
<tr class="separator:ga0ca26630f4db85178a26959fb00a9423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1233bcc2baf7426b9e3a04052e50c692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1233bcc2baf7426b9e3a04052e50c692">QSPI_IMR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1233bcc2baf7426b9e3a04052e50c692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Chip Select Rise Interrupt Mask  <a href="#ga1233bcc2baf7426b9e3a04052e50c692">More...</a><br /></td></tr>
<tr class="separator:ga1233bcc2baf7426b9e3a04052e50c692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd713b508287bc907fcbf6143b94fdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gadd713b508287bc907fcbf6143b94fdf1">QSPI_IMR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gadd713b508287bc907fcbf6143b94fdf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Chip Select Status Interrupt Mask  <a href="#gadd713b508287bc907fcbf6143b94fdf1">More...</a><br /></td></tr>
<tr class="separator:gadd713b508287bc907fcbf6143b94fdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7169b7964b536fdc6dddb7bfab65f86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga7169b7964b536fdc6dddb7bfab65f86d">QSPI_IMR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga7169b7964b536fdc6dddb7bfab65f86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Instruction End Interrupt Mask  <a href="#ga7169b7964b536fdc6dddb7bfab65f86d">More...</a><br /></td></tr>
<tr class="separator:ga7169b7964b536fdc6dddb7bfab65f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01719064c05f4b55ab8f962b27ff1c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga01719064c05f4b55ab8f962b27ff1c6a">QSPI_SCR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga01719064c05f4b55ab8f962b27ff1c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Clock Polarity  <a href="#ga01719064c05f4b55ab8f962b27ff1c6a">More...</a><br /></td></tr>
<tr class="separator:ga01719064c05f4b55ab8f962b27ff1c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285afb88d0b385f398c5b9147613c886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga285afb88d0b385f398c5b9147613c886">QSPI_SCR_CPHA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga285afb88d0b385f398c5b9147613c886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Clock Phase  <a href="#ga285afb88d0b385f398c5b9147613c886">More...</a><br /></td></tr>
<tr class="separator:ga285afb88d0b385f398c5b9147613c886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfa832aca0e7bcb0806a60ca21ab0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4dfa832aca0e7bcb0806a60ca21ab0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379cff34143591cea24f9d1aba9b4a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_SCR_SCBR_Pos)</td></tr>
<tr class="memdesc:ga379cff34143591cea24f9d1aba9b4a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Serial Clock Baud Rate  <a href="#ga379cff34143591cea24f9d1aba9b4a6d">More...</a><br /></td></tr>
<tr class="separator:ga379cff34143591cea24f9d1aba9b4a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26c42ba74744ccbd107f3f47352e001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac26c42ba74744ccbd107f3f47352e001">QSPI_SCR_SCBR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)))</td></tr>
<tr class="separator:gac26c42ba74744ccbd107f3f47352e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73696f029eab8559ba2a714a37fc8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga73696f029eab8559ba2a714a37fc8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89b22d3f0171cc5a573831412756030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_SCR_DLYBS_Pos)</td></tr>
<tr class="memdesc:gac89b22d3f0171cc5a573831412756030"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Delay Before QSCK  <a href="#gac89b22d3f0171cc5a573831412756030">More...</a><br /></td></tr>
<tr class="separator:gac89b22d3f0171cc5a573831412756030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf1c1f7ddf7dc61b3cd2af791de2143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga0bf1c1f7ddf7dc61b3cd2af791de2143">QSPI_SCR_DLYBS</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)))</td></tr>
<tr class="separator:ga0bf1c1f7ddf7dc61b3cd2af791de2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac776d6b2bf404637e1860ad5fad55da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac776d6b2bf404637e1860ad5fad55da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1946e8410005f2f9772044948a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; QSPI_IAR_ADDR_Pos)</td></tr>
<tr class="memdesc:gaa7c1946e8410005f2f9772044948a00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IAR) Address  <a href="#gaa7c1946e8410005f2f9772044948a00f">More...</a><br /></td></tr>
<tr class="separator:gaa7c1946e8410005f2f9772044948a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05053afe8fce03e314e7516e99a6075f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga05053afe8fce03e314e7516e99a6075f">QSPI_IAR_ADDR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)))</td></tr>
<tr class="separator:ga05053afe8fce03e314e7516e99a6075f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db0baf35a0544c8b9b1385030363e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3db0baf35a0544c8b9b1385030363e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b1a5d04719b58db80aa102e0fbc177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_ICR_INST_Pos)</td></tr>
<tr class="memdesc:gab5b1a5d04719b58db80aa102e0fbc177"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_ICR) Instruction Code  <a href="#gab5b1a5d04719b58db80aa102e0fbc177">More...</a><br /></td></tr>
<tr class="separator:gab5b1a5d04719b58db80aa102e0fbc177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec7516ba6e49f908bd66aa747482656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaeec7516ba6e49f908bd66aa747482656">QSPI_ICR_INST</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)))</td></tr>
<tr class="separator:gaeec7516ba6e49f908bd66aa747482656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd27adec5418ab3548eca474c7ba035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gabd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabd27adec5418ab3548eca474c7ba035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0d9e66096379cdd717c045da1822eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_ICR_OPT_Pos)</td></tr>
<tr class="memdesc:gacf0d9e66096379cdd717c045da1822eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_ICR) Option Code  <a href="#gacf0d9e66096379cdd717c045da1822eb">More...</a><br /></td></tr>
<tr class="separator:gacf0d9e66096379cdd717c045da1822eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f6407410f6087f684524641afee98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga090f6407410f6087f684524641afee98">QSPI_ICR_OPT</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gabd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)))</td></tr>
<tr class="separator:ga090f6407410f6087f684524641afee98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89c9b2ab54887b2554b24daad4054c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa89c9b2ab54887b2554b24daad4054c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a0d834539c68fffe979b00b96f44a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; QSPI_IFR_WIDTH_Pos)</td></tr>
<tr class="memdesc:ga52a0d834539c68fffe979b00b96f44a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Width of Instruction Code, Address, Option Code and Data  <a href="#ga52a0d834539c68fffe979b00b96f44a7">More...</a><br /></td></tr>
<tr class="separator:ga52a0d834539c68fffe979b00b96f44a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3920b20dfbf3fbec7fde3d4f02939c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga4a3920b20dfbf3fbec7fde3d4f02939c">QSPI_IFR_WIDTH</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)))</td></tr>
<tr class="separator:ga4a3920b20dfbf3fbec7fde3d4f02939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2da150f455aa83b22d4e18c44acc9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac2da150f455aa83b22d4e18c44acc9f6">QSPI_IFR_WIDTH_SINGLE_BIT_SPI</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac2da150f455aa83b22d4e18c44acc9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI  <a href="#gac2da150f455aa83b22d4e18c44acc9f6">More...</a><br /></td></tr>
<tr class="separator:gac2da150f455aa83b22d4e18c44acc9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96484640d019979e3541b6be5a30765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaf96484640d019979e3541b6be5a30765">QSPI_IFR_WIDTH_DUAL_OUTPUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf96484640d019979e3541b6be5a30765"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI  <a href="#gaf96484640d019979e3541b6be5a30765">More...</a><br /></td></tr>
<tr class="separator:gaf96484640d019979e3541b6be5a30765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0181e18043567a80f112ba4144ced9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga0181e18043567a80f112ba4144ced9d6">QSPI_IFR_WIDTH_QUAD_OUTPUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0181e18043567a80f112ba4144ced9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI  <a href="#ga0181e18043567a80f112ba4144ced9d6">More...</a><br /></td></tr>
<tr class="separator:ga0181e18043567a80f112ba4144ced9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d153024ea47260bd236c74821c9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gab0d153024ea47260bd236c74821c9675">QSPI_IFR_WIDTH_DUAL_IO</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab0d153024ea47260bd236c74821c9675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI  <a href="#gab0d153024ea47260bd236c74821c9675">More...</a><br /></td></tr>
<tr class="separator:gab0d153024ea47260bd236c74821c9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8337832bb7c4e37cc5894fc86cf3beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa8337832bb7c4e37cc5894fc86cf3beb">QSPI_IFR_WIDTH_QUAD_IO</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa8337832bb7c4e37cc5894fc86cf3beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI  <a href="#gaa8337832bb7c4e37cc5894fc86cf3beb">More...</a><br /></td></tr>
<tr class="separator:gaa8337832bb7c4e37cc5894fc86cf3beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b8bf3cf4a560a6229348a03d08f63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga04b8bf3cf4a560a6229348a03d08f63e">QSPI_IFR_WIDTH_DUAL_CMD</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga04b8bf3cf4a560a6229348a03d08f63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI  <a href="#ga04b8bf3cf4a560a6229348a03d08f63e">More...</a><br /></td></tr>
<tr class="separator:ga04b8bf3cf4a560a6229348a03d08f63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09489b90d6996e831ac5b400510d48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gab09489b90d6996e831ac5b400510d48a">QSPI_IFR_WIDTH_QUAD_CMD</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab09489b90d6996e831ac5b400510d48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI  <a href="#gab09489b90d6996e831ac5b400510d48a">More...</a><br /></td></tr>
<tr class="separator:gab09489b90d6996e831ac5b400510d48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797e1811a50f6427f5ecb3abb5b774c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga797e1811a50f6427f5ecb3abb5b774c5">QSPI_IFR_INSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga797e1811a50f6427f5ecb3abb5b774c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction Enable  <a href="#ga797e1811a50f6427f5ecb3abb5b774c5">More...</a><br /></td></tr>
<tr class="separator:ga797e1811a50f6427f5ecb3abb5b774c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca576d18922795c764bc9af387cf007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga1ca576d18922795c764bc9af387cf007">QSPI_IFR_ADDREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1ca576d18922795c764bc9af387cf007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Address Enable  <a href="#ga1ca576d18922795c764bc9af387cf007">More...</a><br /></td></tr>
<tr class="separator:ga1ca576d18922795c764bc9af387cf007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">QSPI_IFR_OPTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Option Enable  <a href="#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">More...</a><br /></td></tr>
<tr class="separator:gaa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521abe8a8e604b2829062843ce5eea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga521abe8a8e604b2829062843ce5eea3b">QSPI_IFR_DATAEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga521abe8a8e604b2829062843ce5eea3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Data Enable  <a href="#ga521abe8a8e604b2829062843ce5eea3b">More...</a><br /></td></tr>
<tr class="separator:ga521abe8a8e604b2829062843ce5eea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1ed0c71122d1338762bb60503492e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6f1ed0c71122d1338762bb60503492e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ea11568008e7625121bdcc6e16d064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaf2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_IFR_OPTL_Pos)</td></tr>
<tr class="memdesc:gaf2ea11568008e7625121bdcc6e16d064"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Option Code Length  <a href="#gaf2ea11568008e7625121bdcc6e16d064">More...</a><br /></td></tr>
<tr class="separator:gaf2ea11568008e7625121bdcc6e16d064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a92db7f40ebbde91b25cde5ceceedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga60a92db7f40ebbde91b25cde5ceceedd">QSPI_IFR_OPTL</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaf2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)))</td></tr>
<tr class="separator:ga60a92db7f40ebbde91b25cde5ceceedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac18e124baedb6379bad27f7509cb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga9ac18e124baedb6379bad27f7509cb17">QSPI_IFR_OPTL_OPTION_1BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga9ac18e124baedb6379bad27f7509cb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 1 bit long.  <a href="#ga9ac18e124baedb6379bad27f7509cb17">More...</a><br /></td></tr>
<tr class="separator:ga9ac18e124baedb6379bad27f7509cb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55288f73e854f517223e71c231239f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga55288f73e854f517223e71c231239f5f">QSPI_IFR_OPTL_OPTION_2BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga55288f73e854f517223e71c231239f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 2 bits long.  <a href="#ga55288f73e854f517223e71c231239f5f">More...</a><br /></td></tr>
<tr class="separator:ga55288f73e854f517223e71c231239f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8151619f92f23bb3aea97afb0932d0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga8151619f92f23bb3aea97afb0932d0b8">QSPI_IFR_OPTL_OPTION_4BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga8151619f92f23bb3aea97afb0932d0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 4 bits long.  <a href="#ga8151619f92f23bb3aea97afb0932d0b8">More...</a><br /></td></tr>
<tr class="separator:ga8151619f92f23bb3aea97afb0932d0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa764b0797a5ee477cfe8117bafd5856e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa764b0797a5ee477cfe8117bafd5856e">QSPI_IFR_OPTL_OPTION_8BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa764b0797a5ee477cfe8117bafd5856e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 8 bits long.  <a href="#gaa764b0797a5ee477cfe8117bafd5856e">More...</a><br /></td></tr>
<tr class="separator:gaa764b0797a5ee477cfe8117bafd5856e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a855e0e70b35056245bd35aa61e045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga63a855e0e70b35056245bd35aa61e045">QSPI_IFR_ADDRL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga63a855e0e70b35056245bd35aa61e045"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Address Length  <a href="#ga63a855e0e70b35056245bd35aa61e045">More...</a><br /></td></tr>
<tr class="separator:ga63a855e0e70b35056245bd35aa61e045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e1bd556056bb120c0d41c54b3470a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gad6e1bd556056bb120c0d41c54b3470a2">QSPI_IFR_ADDRL_24_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gad6e1bd556056bb120c0d41c54b3470a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The address is 24 bits long.  <a href="#gad6e1bd556056bb120c0d41c54b3470a2">More...</a><br /></td></tr>
<tr class="separator:gad6e1bd556056bb120c0d41c54b3470a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be291885e3c03be42df7dddee63f8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga2be291885e3c03be42df7dddee63f8b1">QSPI_IFR_ADDRL_32_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga2be291885e3c03be42df7dddee63f8b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The address is 32 bits long.  <a href="#ga2be291885e3c03be42df7dddee63f8b1">More...</a><br /></td></tr>
<tr class="separator:ga2be291885e3c03be42df7dddee63f8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e18d6df08ab4f74c196a673c2bd69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga8e18d6df08ab4f74c196a673c2bd69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ae414774e43e034c4b41d8734114b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_IFR_TFRTYP_Pos)</td></tr>
<tr class="memdesc:gaa4ae414774e43e034c4b41d8734114b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Data <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Type  <a href="#gaa4ae414774e43e034c4b41d8734114b3">More...</a><br /></td></tr>
<tr class="separator:gaa4ae414774e43e034c4b41d8734114b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dde06acc13d6a9d7c75bc00003a8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga77dde06acc13d6a9d7c75bc00003a8d3">QSPI_IFR_TFRTYP</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)))</td></tr>
<tr class="separator:ga77dde06acc13d6a9d7c75bc00003a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9d44b068b8770d1fa539a37cdc72b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaea9d44b068b8770d1fa539a37cdc72b0">QSPI_IFR_TFRTYP_TRSFR_READ</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaea9d44b068b8770d1fa539a37cdc72b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible.  <a href="#gaea9d44b068b8770d1fa539a37cdc72b0">More...</a><br /></td></tr>
<tr class="separator:gaea9d44b068b8770d1fa539a37cdc72b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef893438abea6552d97a0a52dbdfa7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaef893438abea6552d97a0a52dbdfa7bb">QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaef893438abea6552d97a0a52dbdfa7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible.  <a href="#gaef893438abea6552d97a0a52dbdfa7bb">More...</a><br /></td></tr>
<tr class="separator:gaef893438abea6552d97a0a52dbdfa7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e6637cd9be9f1a926b80b77c6639fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga24e6637cd9be9f1a926b80b77c6639fa">QSPI_IFR_TFRTYP_TRSFR_WRITE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga24e6637cd9be9f1a926b80b77c6639fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed.  <a href="#ga24e6637cd9be9f1a926b80b77c6639fa">More...</a><br /></td></tr>
<tr class="separator:ga24e6637cd9be9f1a926b80b77c6639fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a748336b5c0e8af585247901c882d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga7a748336b5c0e8af585247901c882d61">QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga7a748336b5c0e8af585247901c882d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed.  <a href="#ga7a748336b5c0e8af585247901c882d61">More...</a><br /></td></tr>
<tr class="separator:ga7a748336b5c0e8af585247901c882d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae11675ca400ebc3e3ca61fba0b22dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaae11675ca400ebc3e3ca61fba0b22dc0">QSPI_IFR_CRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaae11675ca400ebc3e3ca61fba0b22dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Continuous Read Mode  <a href="#gaae11675ca400ebc3e3ca61fba0b22dc0">More...</a><br /></td></tr>
<tr class="separator:gaae11675ca400ebc3e3ca61fba0b22dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed869575fc0226820ed33c0b100f2a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaed869575fc0226820ed33c0b100f2a9e">QSPI_IFR_CRM_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaed869575fc0226820ed33c0b100f2a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is disabled.  <a href="#gaed869575fc0226820ed33c0b100f2a9e">More...</a><br /></td></tr>
<tr class="separator:gaed869575fc0226820ed33c0b100f2a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f5415e3e242f4afc91dba9ba97313a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac9f5415e3e242f4afc91dba9ba97313a">QSPI_IFR_CRM_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gac9f5415e3e242f4afc91dba9ba97313a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is enabled.  <a href="#gac9f5415e3e242f4afc91dba9ba97313a">More...</a><br /></td></tr>
<tr class="separator:gac9f5415e3e242f4afc91dba9ba97313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4721e383f7b4c5c27d0396a9cb4ee3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae4721e383f7b4c5c27d0396a9cb4ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd48ca168a7415d52b9e1ee084a9d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a>&#160;&#160;&#160;(0x1fu &lt;&lt; QSPI_IFR_NBDUM_Pos)</td></tr>
<tr class="memdesc:gacd48ca168a7415d52b9e1ee084a9d4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Number Of Dummy Cycles  <a href="#gacd48ca168a7415d52b9e1ee084a9d4e0">More...</a><br /></td></tr>
<tr class="separator:gacd48ca168a7415d52b9e1ee084a9d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26fbbae13013a72ac8d3d6d63f70a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa26fbbae13013a72ac8d3d6d63f70a6c">QSPI_IFR_NBDUM</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)))</td></tr>
<tr class="separator:gaa26fbbae13013a72ac8d3d6d63f70a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c90e9e361ca92acd406e2afda2a0043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga9c90e9e361ca92acd406e2afda2a0043">QSPI_SMR_SCREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9c90e9e361ca92acd406e2afda2a0043"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Enable  <a href="#ga9c90e9e361ca92acd406e2afda2a0043">More...</a><br /></td></tr>
<tr class="separator:ga9c90e9e361ca92acd406e2afda2a0043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac804c41773eb3644f9962bb5bffb66fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gac804c41773eb3644f9962bb5bffb66fb">QSPI_SMR_SCREN_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac804c41773eb3644f9962bb5bffb66fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is disabled.  <a href="#gac804c41773eb3644f9962bb5bffb66fb">More...</a><br /></td></tr>
<tr class="separator:gac804c41773eb3644f9962bb5bffb66fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3203087d62d8a8e612e2894f79abc18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gae3203087d62d8a8e612e2894f79abc18">QSPI_SMR_SCREN_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae3203087d62d8a8e612e2894f79abc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is enabled.  <a href="#gae3203087d62d8a8e612e2894f79abc18">More...</a><br /></td></tr>
<tr class="separator:gae3203087d62d8a8e612e2894f79abc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d907f2286fe66e36de7e1d80a0963c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaa4d907f2286fe66e36de7e1d80a0963c">QSPI_SMR_RVDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaa4d907f2286fe66e36de7e1d80a0963c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Random Value Disable  <a href="#gaa4d907f2286fe66e36de7e1d80a0963c">More...</a><br /></td></tr>
<tr class="separator:gaa4d907f2286fe66e36de7e1d80a0963c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa347f76dde2aaaeef54ee4ef820e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3fa347f76dde2aaaeef54ee4ef820e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccc83da56cd25997adb002cf04b888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gacccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; QSPI_SKR_USRK_Pos)</td></tr>
<tr class="memdesc:gacccc83da56cd25997adb002cf04b888c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SKR) Scrambling User Key  <a href="#gacccc83da56cd25997adb002cf04b888c">More...</a><br /></td></tr>
<tr class="separator:gacccc83da56cd25997adb002cf04b888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d4411bf63b155117c18f0c1ea89365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga43d4411bf63b155117c18f0c1ea89365">QSPI_SKR_USRK</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)))</td></tr>
<tr class="separator:ga43d4411bf63b155117c18f0c1ea89365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545eae7e621da4f5c7c4f0b9c5644980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga545eae7e621da4f5c7c4f0b9c5644980">QSPI_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga545eae7e621da4f5c7c4f0b9c5644980"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Enable  <a href="#ga545eae7e621da4f5c7c4f0b9c5644980">More...</a><br /></td></tr>
<tr class="separator:ga545eae7e621da4f5c7c4f0b9c5644980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0e0550884ecca1036f9e2a09c6f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3da0e0550884ecca1036f9e2a09c6f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0739ad759d041ed26a87514223f72956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; QSPI_WPMR_WPKEY_Pos)</td></tr>
<tr class="memdesc:ga0739ad759d041ed26a87514223f72956"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Key  <a href="#ga0739ad759d041ed26a87514223f72956">More...</a><br /></td></tr>
<tr class="separator:ga0739ad759d041ed26a87514223f72956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f65a81d3632f59015c0cbe470fb327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga72f65a81d3632f59015c0cbe470fb327">QSPI_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:ga72f65a81d3632f59015c0cbe470fb327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff253ffe11d888b957bae4c25a57083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gaff253ffe11d888b957bae4c25a57083c">QSPI_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x515350u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaff253ffe11d888b957bae4c25a57083c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.  <a href="#gaff253ffe11d888b957bae4c25a57083c">More...</a><br /></td></tr>
<tr class="separator:gaff253ffe11d888b957bae4c25a57083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32565475f45767d7c0d4365f5718a834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga32565475f45767d7c0d4365f5718a834">QSPI_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga32565475f45767d7c0d4365f5718a834"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Status  <a href="#ga32565475f45767d7c0d4365f5718a834">More...</a><br /></td></tr>
<tr class="separator:ga32565475f45767d7c0d4365f5718a834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b09542f57db4ff8079f2eb7502fd8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#ga3b09542f57db4ff8079f2eb7502fd8ae">QSPI_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3b09542f57db4ff8079f2eb7502fd8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab225658731bd850a2bfa6bd12ecb6cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_s70___q_s_p_i.xhtml#gab225658731bd850a2bfa6bd12ecb6cea">QSPI_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:gab225658731bd850a2bfa6bd12ecb6cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Source  <a href="#gab225658731bd850a2bfa6bd12ecb6cea">More...</a><br /></td></tr>
<tr class="separator:gab225658731bd850a2bfa6bd12ecb6cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Quad Serial Peripheral Interface. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2fcfcb5edd748a258d701567cf91eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fcfcb5edd748a258d701567cf91eca1">&sect;&nbsp;</a></span>QSPI_CR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) Last <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> </p>

</div>
</div>
<a id="ga2eb6014a4b4bc3e74a4c0c44c2847ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb6014a4b4bc3e74a4c0c44c2847ed5">&sect;&nbsp;</a></span>QSPI_CR_QSPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_QSPIDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Disable </p>

</div>
</div>
<a id="ga90f0e9416d2f161c4889134ba8261a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f0e9416d2f161c4889134ba8261a74">&sect;&nbsp;</a></span>QSPI_CR_QSPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_QSPIEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Enable </p>

</div>
</div>
<a id="gae54af9f02ac1067f268df2720f3e0f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae54af9f02ac1067f268df2720f3e0f81">&sect;&nbsp;</a></span>QSPI_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Software Reset </p>

</div>
</div>
<a id="ga05053afe8fce03e314e7516e99a6075f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05053afe8fce03e314e7516e99a6075f">&sect;&nbsp;</a></span>QSPI_IAR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa7c1946e8410005f2f9772044948a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c1946e8410005f2f9772044948a00f">&sect;&nbsp;</a></span>QSPI_IAR_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; QSPI_IAR_ADDR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IAR) Address </p>

</div>
</div>
<a id="gac776d6b2bf404637e1860ad5fad55da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac776d6b2bf404637e1860ad5fad55da1">&sect;&nbsp;</a></span>QSPI_IAR_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeec7516ba6e49f908bd66aa747482656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec7516ba6e49f908bd66aa747482656">&sect;&nbsp;</a></span>QSPI_ICR_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5b1a5d04719b58db80aa102e0fbc177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b1a5d04719b58db80aa102e0fbc177">&sect;&nbsp;</a></span>QSPI_ICR_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_ICR_INST_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_ICR) Instruction Code </p>

</div>
</div>
<a id="ga3db0baf35a0544c8b9b1385030363e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db0baf35a0544c8b9b1385030363e2c">&sect;&nbsp;</a></span>QSPI_ICR_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga090f6407410f6087f684524641afee98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090f6407410f6087f684524641afee98">&sect;&nbsp;</a></span>QSPI_ICR_OPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gabd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf0d9e66096379cdd717c045da1822eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0d9e66096379cdd717c045da1822eb">&sect;&nbsp;</a></span>QSPI_ICR_OPT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_ICR_OPT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_ICR) Option Code </p>

</div>
</div>
<a id="gabd27adec5418ab3548eca474c7ba035b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd27adec5418ab3548eca474c7ba035b">&sect;&nbsp;</a></span>QSPI_ICR_OPT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ceb34bbfbd3e3484e11c67d23959612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ceb34bbfbd3e3484e11c67d23959612">&sect;&nbsp;</a></span>QSPI_IDR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Chip Select Rise Interrupt Disable </p>

</div>
</div>
<a id="gae4a738ccfde3362dbabca4c979f6e3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a738ccfde3362dbabca4c979f6e3af">&sect;&nbsp;</a></span>QSPI_IDR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Chip Select Status Interrupt Disable </p>

</div>
</div>
<a id="ga1b77d8fb6922378b2c68de6f6ff00593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b77d8fb6922378b2c68de6f6ff00593">&sect;&nbsp;</a></span>QSPI_IDR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Instruction End Interrupt Disable </p>

</div>
</div>
<a id="gacefa932402e107b8fbc28c94d75bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacefa932402e107b8fbc28c94d75bdcc6">&sect;&nbsp;</a></span>QSPI_IDR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Overrun Error Interrupt Disable </p>

</div>
</div>
<a id="ga70e2567d3c8ca1de2f2c3dca01be9880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70e2567d3c8ca1de2f2c3dca01be9880">&sect;&nbsp;</a></span>QSPI_IDR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Receive Data Register Full Interrupt Disable </p>

</div>
</div>
<a id="ga4b29edb2c07a368e0f0867dc0ed82b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b29edb2c07a368e0f0867dc0ed82b7e">&sect;&nbsp;</a></span>QSPI_IDR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Transmit Data Register Empty Interrupt Disable </p>

</div>
</div>
<a id="gaf46c057ed59ea88170b0a07099476533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf46c057ed59ea88170b0a07099476533">&sect;&nbsp;</a></span>QSPI_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Transmission Registers Empty Disable </p>

</div>
</div>
<a id="ga149fd9b77d35f1dbc48cbf9e5603773b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149fd9b77d35f1dbc48cbf9e5603773b">&sect;&nbsp;</a></span>QSPI_IER_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Chip Select Rise Interrupt Enable </p>

</div>
</div>
<a id="ga886dcf43ec7db82626e9f07ef51c4c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga886dcf43ec7db82626e9f07ef51c4c53">&sect;&nbsp;</a></span>QSPI_IER_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Chip Select Status Interrupt Enable </p>

</div>
</div>
<a id="ga53643366c809573377321aed58a8078e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53643366c809573377321aed58a8078e">&sect;&nbsp;</a></span>QSPI_IER_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Instruction End Interrupt Enable </p>

</div>
</div>
<a id="gacfb37967a13238160bf4513382ec5d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb37967a13238160bf4513382ec5d45">&sect;&nbsp;</a></span>QSPI_IER_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Overrun Error Interrupt Enable </p>

</div>
</div>
<a id="ga473ccd988a46d1705f06dc34fb8a2db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473ccd988a46d1705f06dc34fb8a2db3">&sect;&nbsp;</a></span>QSPI_IER_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Receive Data Register Full Interrupt Enable </p>

</div>
</div>
<a id="ga8255a0cdc1e85f0107dc5812af810b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8255a0cdc1e85f0107dc5812af810b2f">&sect;&nbsp;</a></span>QSPI_IER_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Transmit Data Register Empty Interrupt Enable </p>

</div>
</div>
<a id="ga7c678874cee224ce438e86443e79172f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c678874cee224ce438e86443e79172f">&sect;&nbsp;</a></span>QSPI_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Transmission Registers Empty Enable </p>

</div>
</div>
<a id="ga1ca576d18922795c764bc9af387cf007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca576d18922795c764bc9af387cf007">&sect;&nbsp;</a></span>QSPI_IFR_ADDREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDREN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Address Enable </p>

</div>
</div>
<a id="ga63a855e0e70b35056245bd35aa61e045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63a855e0e70b35056245bd35aa61e045">&sect;&nbsp;</a></span>QSPI_IFR_ADDRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Address Length </p>

</div>
</div>
<a id="gad6e1bd556056bb120c0d41c54b3470a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e1bd556056bb120c0d41c54b3470a2">&sect;&nbsp;</a></span>QSPI_IFR_ADDRL_24_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL_24_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The address is 24 bits long. </p>

</div>
</div>
<a id="ga2be291885e3c03be42df7dddee63f8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be291885e3c03be42df7dddee63f8b1">&sect;&nbsp;</a></span>QSPI_IFR_ADDRL_32_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL_32_BIT&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The address is 32 bits long. </p>

</div>
</div>
<a id="gaae11675ca400ebc3e3ca61fba0b22dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae11675ca400ebc3e3ca61fba0b22dc0">&sect;&nbsp;</a></span>QSPI_IFR_CRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Continuous Read Mode </p>

</div>
</div>
<a id="gaed869575fc0226820ed33c0b100f2a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed869575fc0226820ed33c0b100f2a9e">&sect;&nbsp;</a></span>QSPI_IFR_CRM_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The Continuous Read mode is disabled. </p>

</div>
</div>
<a id="gac9f5415e3e242f4afc91dba9ba97313a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f5415e3e242f4afc91dba9ba97313a">&sect;&nbsp;</a></span>QSPI_IFR_CRM_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The Continuous Read mode is enabled. </p>

</div>
</div>
<a id="ga521abe8a8e604b2829062843ce5eea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521abe8a8e604b2829062843ce5eea3b">&sect;&nbsp;</a></span>QSPI_IFR_DATAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_DATAEN&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Data Enable </p>

</div>
</div>
<a id="ga797e1811a50f6427f5ecb3abb5b774c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga797e1811a50f6427f5ecb3abb5b774c5">&sect;&nbsp;</a></span>QSPI_IFR_INSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_INSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction Enable </p>

</div>
</div>
<a id="gaa26fbbae13013a72ac8d3d6d63f70a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa26fbbae13013a72ac8d3d6d63f70a6c">&sect;&nbsp;</a></span>QSPI_IFR_NBDUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd48ca168a7415d52b9e1ee084a9d4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd48ca168a7415d52b9e1ee084a9d4e0">&sect;&nbsp;</a></span>QSPI_IFR_NBDUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM_Msk&#160;&#160;&#160;(0x1fu &lt;&lt; QSPI_IFR_NBDUM_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Number Of Dummy Cycles </p>

</div>
</div>
<a id="gae4721e383f7b4c5c27d0396a9cb4ee3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4721e383f7b4c5c27d0396a9cb4ee3d">&sect;&nbsp;</a></span>QSPI_IFR_NBDUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa391ed5fc96a5cb8af5f8cb0b4d849ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa391ed5fc96a5cb8af5f8cb0b4d849ce">&sect;&nbsp;</a></span>QSPI_IFR_OPTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTEN&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Option Enable </p>

</div>
</div>
<a id="ga60a92db7f40ebbde91b25cde5ceceedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a92db7f40ebbde91b25cde5ceceedd">&sect;&nbsp;</a></span>QSPI_IFR_OPTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaf2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2ea11568008e7625121bdcc6e16d064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ea11568008e7625121bdcc6e16d064">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_Msk&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_IFR_OPTL_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Option Code Length </p>

</div>
</div>
<a id="ga9ac18e124baedb6379bad27f7509cb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac18e124baedb6379bad27f7509cb17">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_OPTION_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_1BIT&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 1 bit long. </p>

</div>
</div>
<a id="ga55288f73e854f517223e71c231239f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55288f73e854f517223e71c231239f5f">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_OPTION_2BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_2BIT&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 2 bits long. </p>

</div>
</div>
<a id="ga8151619f92f23bb3aea97afb0932d0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8151619f92f23bb3aea97afb0932d0b8">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_OPTION_4BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_4BIT&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 4 bits long. </p>

</div>
</div>
<a id="gaa764b0797a5ee477cfe8117bafd5856e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa764b0797a5ee477cfe8117bafd5856e">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_OPTION_8BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_8BIT&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 8 bits long. </p>

</div>
</div>
<a id="ga6f1ed0c71122d1338762bb60503492e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1ed0c71122d1338762bb60503492e5">&sect;&nbsp;</a></span>QSPI_IFR_OPTL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77dde06acc13d6a9d7c75bc00003a8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77dde06acc13d6a9d7c75bc00003a8d3">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4ae414774e43e034c4b41d8734114b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ae414774e43e034c4b41d8734114b3">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_Msk&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_IFR_TFRTYP_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Data <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Type </p>

</div>
</div>
<a id="ga8e18d6df08ab4f74c196a673c2bd69a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e18d6df08ab4f74c196a673c2bd69a6">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea9d44b068b8770d1fa539a37cdc72b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea9d44b068b8770d1fa539a37cdc72b0">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_TRSFR_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_READ&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible. </p>

</div>
</div>
<a id="gaef893438abea6552d97a0a52dbdfa7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef893438abea6552d97a0a52dbdfa7bb">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible. </p>

</div>
</div>
<a id="ga24e6637cd9be9f1a926b80b77c6639fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e6637cd9be9f1a926b80b77c6639fa">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_TRSFR_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_WRITE&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed. </p>

</div>
</div>
<a id="ga7a748336b5c0e8af585247901c882d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a748336b5c0e8af585247901c882d61">&sect;&nbsp;</a></span>QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed. </p>

</div>
</div>
<a id="ga4a3920b20dfbf3fbec7fde3d4f02939c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3920b20dfbf3fbec7fde3d4f02939c">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04b8bf3cf4a560a6229348a03d08f63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b8bf3cf4a560a6229348a03d08f63e">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_DUAL_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_CMD&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI </p>

</div>
</div>
<a id="gab0d153024ea47260bd236c74821c9675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d153024ea47260bd236c74821c9675">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_DUAL_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_IO&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI </p>

</div>
</div>
<a id="gaf96484640d019979e3541b6be5a30765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96484640d019979e3541b6be5a30765">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_DUAL_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_OUTPUT&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI </p>

</div>
</div>
<a id="ga52a0d834539c68fffe979b00b96f44a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a0d834539c68fffe979b00b96f44a7">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_Msk&#160;&#160;&#160;(0x7u &lt;&lt; QSPI_IFR_WIDTH_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Width of Instruction Code, Address, Option Code and Data </p>

</div>
</div>
<a id="gaa89c9b2ab54887b2554b24daad4054c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89c9b2ab54887b2554b24daad4054c5">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab09489b90d6996e831ac5b400510d48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09489b90d6996e831ac5b400510d48a">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_QUAD_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_CMD&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI </p>

</div>
</div>
<a id="gaa8337832bb7c4e37cc5894fc86cf3beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8337832bb7c4e37cc5894fc86cf3beb">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_QUAD_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_IO&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI </p>

</div>
</div>
<a id="ga0181e18043567a80f112ba4144ced9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0181e18043567a80f112ba4144ced9d6">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_QUAD_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_OUTPUT&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI </p>

</div>
</div>
<a id="gac2da150f455aa83b22d4e18c44acc9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2da150f455aa83b22d4e18c44acc9f6">&sect;&nbsp;</a></span>QSPI_IFR_WIDTH_SINGLE_BIT_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_SINGLE_BIT_SPI&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI </p>

</div>
</div>
<a id="ga1233bcc2baf7426b9e3a04052e50c692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1233bcc2baf7426b9e3a04052e50c692">&sect;&nbsp;</a></span>QSPI_IMR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Chip Select Rise Interrupt Mask </p>

</div>
</div>
<a id="gadd713b508287bc907fcbf6143b94fdf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd713b508287bc907fcbf6143b94fdf1">&sect;&nbsp;</a></span>QSPI_IMR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Chip Select Status Interrupt Mask </p>

</div>
</div>
<a id="ga7169b7964b536fdc6dddb7bfab65f86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7169b7964b536fdc6dddb7bfab65f86d">&sect;&nbsp;</a></span>QSPI_IMR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Instruction End Interrupt Mask </p>

</div>
</div>
<a id="ga0ca26630f4db85178a26959fb00a9423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca26630f4db85178a26959fb00a9423">&sect;&nbsp;</a></span>QSPI_IMR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Overrun Error Interrupt Mask </p>

</div>
</div>
<a id="ga96d1b8d72209e8eb2ca5869a0b92a357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d1b8d72209e8eb2ca5869a0b92a357">&sect;&nbsp;</a></span>QSPI_IMR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Receive Data Register Full Interrupt Mask </p>

</div>
</div>
<a id="ga2d9a4487c698c717e16adedc8b847752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9a4487c698c717e16adedc8b847752">&sect;&nbsp;</a></span>QSPI_IMR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Transmit Data Register Empty Interrupt Mask </p>

</div>
</div>
<a id="ga8de71210e2f445fa80f0f0d807360519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de71210e2f445fa80f0f0d807360519">&sect;&nbsp;</a></span>QSPI_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Transmission Registers Empty Mask </p>

</div>
</div>
<a id="ga5429d4912cfbf061d1d3ab18c6143cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5429d4912cfbf061d1d3ab18c6143cf3">&sect;&nbsp;</a></span>QSPI_MR_CSMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec271e241e38a8fb74d899005ebdaa79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec271e241e38a8fb74d899005ebdaa79">&sect;&nbsp;</a></span>QSPI_MR_CSMODE_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in QSPI_TDR.TD has been transferred. </p>

</div>
</div>
<a id="gaa73f99d1567a6bb653cd5a5365453563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa73f99d1567a6bb653cd5a5365453563">&sect;&nbsp;</a></span>QSPI_MR_CSMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; QSPI_MR_CSMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Chip Select Mode </p>

</div>
</div>
<a id="ga04176fa522d50528b41dd4dd93ca247d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04176fa522d50528b41dd4dd93ca247d">&sect;&nbsp;</a></span>QSPI_MR_CSMODE_NOT_RELOADED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_NOT_RELOADED&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer. </p>

</div>
</div>
<a id="gae4c5551e2ff4c0029ec58964682c32ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c5551e2ff4c0029ec58964682c32ee">&sect;&nbsp;</a></span>QSPI_MR_CSMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7afa526325d17b7ee44388372868137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7afa526325d17b7ee44388372868137">&sect;&nbsp;</a></span>QSPI_MR_CSMODE_SYSTEMATICALLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_SYSTEMATICALLY&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted systematically after each transfer. </p>

</div>
</div>
<a id="ga2428eafa4be88522c9c4b2fa871faeba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2428eafa4be88522c9c4b2fa871faeba">&sect;&nbsp;</a></span>QSPI_MR_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gaaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6ca542141b9cc396deb8576238dfd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ca542141b9cc396deb8576238dfd36">&sect;&nbsp;</a></span>QSPI_MR_DLYBCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_MR_DLYBCT_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Delay Between Consecutive Transfers </p>

</div>
</div>
<a id="gaaacef4b68572206188c4a32dc8c9b2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaacef4b68572206188c4a32dc8c9b2f1">&sect;&nbsp;</a></span>QSPI_MR_DLYBCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2d78ea11180287cd2cc7dfffe5eef57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d78ea11180287cd2cc7dfffe5eef57b">&sect;&nbsp;</a></span>QSPI_MR_DLYCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2eafdfdf99c3920f82e2d9a741972ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eafdfdf99c3920f82e2d9a741972ffd">&sect;&nbsp;</a></span>QSPI_MR_DLYCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_MR_DLYCS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Minimum Inactive QCS Delay </p>

</div>
</div>
<a id="ga2618402d5c2b53e41fab3a8dcf13f2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2618402d5c2b53e41fab3a8dcf13f2d5">&sect;&nbsp;</a></span>QSPI_MR_DLYCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36a7d1c84df6dbece4003be557fd15aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a7d1c84df6dbece4003be557fd15aa">&sect;&nbsp;</a></span>QSPI_MR_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local Loopback Enable </p>

</div>
</div>
<a id="ga272d9577ebceb0ba715cb4f862de278e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272d9577ebceb0ba715cb4f862de278e">&sect;&nbsp;</a></span>QSPI_MR_LLB_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local loopback path disabled. </p>

</div>
</div>
<a id="gaedb85956f8f700bad0efd53c7081a073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb85956f8f700bad0efd53c7081a073">&sect;&nbsp;</a></span>QSPI_MR_LLB_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local loopback path enabled. </p>

</div>
</div>
<a id="ga1c4250d5ef0224a981c9966e460a5e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4250d5ef0224a981c9966e460a5e11">&sect;&nbsp;</a></span>QSPI_MR_NBBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga520db2b910d1ee82d9076135369e886f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga520db2b910d1ee82d9076135369e886f">&sect;&nbsp;</a></span>QSPI_MR_NBBITS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_16_BIT&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 16 bits for transfer </p>

</div>
</div>
<a id="gab843b5d73785bfa4e918679f7c3997e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab843b5d73785bfa4e918679f7c3997e8">&sect;&nbsp;</a></span>QSPI_MR_NBBITS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_8_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 8 bits for transfer </p>

</div>
</div>
<a id="ga20d894ea74d40ffb32d138bf196d8715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20d894ea74d40ffb32d138bf196d8715">&sect;&nbsp;</a></span>QSPI_MR_NBBITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; QSPI_MR_NBBITS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Number Of Bits Per <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> </p>

</div>
</div>
<a id="ga669af7b6f4b64977cb9edaffa1310b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga669af7b6f4b64977cb9edaffa1310b8b">&sect;&nbsp;</a></span>QSPI_MR_NBBITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa57cd613b8a2eb4aed847d4c89fd293b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57cd613b8a2eb4aed847d4c89fd293b">&sect;&nbsp;</a></span>QSPI_MR_SMM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Serial Memory Mode </p>

</div>
</div>
<a id="gabac78087b91cbf53bd1b5e1d496f9582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabac78087b91cbf53bd1b5e1d496f9582">&sect;&nbsp;</a></span>QSPI_MR_SMM_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM_MEMORY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The QSPI is in Serial Memory mode. </p>

</div>
</div>
<a id="ga3985ad58e070e3fb0cca337ac25370e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3985ad58e070e3fb0cca337ac25370e8">&sect;&nbsp;</a></span>QSPI_MR_SMM_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM_SPI&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The QSPI is in SPI mode. </p>

</div>
</div>
<a id="ga117191cc09fdf9f09c95f91db887268d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga117191cc09fdf9f09c95f91db887268d">&sect;&nbsp;</a></span>QSPI_MR_WDRBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Wait Data Read Before <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> </p>

</div>
</div>
<a id="gaf737adc289710f2188d4991c59a5e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf737adc289710f2188d4991c59a5e178">&sect;&nbsp;</a></span>QSPI_MR_WDRBT_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) No effect. </p>
<p>In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is. </p>

</div>
</div>
<a id="gaa6abbbc7e623a4407f56eac363657137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6abbbc7e623a4407f56eac363657137">&sect;&nbsp;</a></span>QSPI_MR_WDRBT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. </p>
<p>This mode prevents overrun error in reception. </p>

</div>
</div>
<a id="ga1ca321ce92d305206c3e2b0697429ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca321ce92d305206c3e2b0697429ca6">&sect;&nbsp;</a></span>QSPI_RDR_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_RDR_RD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; QSPI_RDR_RD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_RDR) Receive Data </p>

</div>
</div>
<a id="gacdfd3ccbe6f131c9b7a6044a43fb4b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdfd3ccbe6f131c9b7a6044a43fb4b91">&sect;&nbsp;</a></span>QSPI_RDR_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_RDR_RD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga285afb88d0b385f398c5b9147613c886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285afb88d0b385f398c5b9147613c886">&sect;&nbsp;</a></span>QSPI_SCR_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_CPHA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Clock Phase </p>

</div>
</div>
<a id="ga01719064c05f4b55ab8f962b27ff1c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01719064c05f4b55ab8f962b27ff1c6a">&sect;&nbsp;</a></span>QSPI_SCR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Clock Polarity </p>

</div>
</div>
<a id="ga0bf1c1f7ddf7dc61b3cd2af791de2143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf1c1f7ddf7dc61b3cd2af791de2143">&sect;&nbsp;</a></span>QSPI_SCR_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac89b22d3f0171cc5a573831412756030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89b22d3f0171cc5a573831412756030">&sect;&nbsp;</a></span>QSPI_SCR_DLYBS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_SCR_DLYBS_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Delay Before QSCK </p>

</div>
</div>
<a id="ga73696f029eab8559ba2a714a37fc8df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73696f029eab8559ba2a714a37fc8df5">&sect;&nbsp;</a></span>QSPI_SCR_DLYBS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac26c42ba74744ccbd107f3f47352e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac26c42ba74744ccbd107f3f47352e001">&sect;&nbsp;</a></span>QSPI_SCR_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga379cff34143591cea24f9d1aba9b4a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga379cff34143591cea24f9d1aba9b4a6d">&sect;&nbsp;</a></span>QSPI_SCR_SCBR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_SCR_SCBR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Serial Clock Baud Rate </p>

</div>
</div>
<a id="ga4dfa832aca0e7bcb0806a60ca21ab0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dfa832aca0e7bcb0806a60ca21ab0de">&sect;&nbsp;</a></span>QSPI_SCR_SCBR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43d4411bf63b155117c18f0c1ea89365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43d4411bf63b155117c18f0c1ea89365">&sect;&nbsp;</a></span>QSPI_SKR_USRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gacccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacccc83da56cd25997adb002cf04b888c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccc83da56cd25997adb002cf04b888c">&sect;&nbsp;</a></span>QSPI_SKR_USRK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; QSPI_SKR_USRK_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SKR) Scrambling User Key </p>

</div>
</div>
<a id="ga3fa347f76dde2aaaeef54ee4ef820e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa347f76dde2aaaeef54ee4ef820e99">&sect;&nbsp;</a></span>QSPI_SKR_USRK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4d907f2286fe66e36de7e1d80a0963c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d907f2286fe66e36de7e1d80a0963c">&sect;&nbsp;</a></span>QSPI_SMR_RVDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_RVDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) Scrambling/Unscrambling Random Value Disable </p>

</div>
</div>
<a id="ga9c90e9e361ca92acd406e2afda2a0043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c90e9e361ca92acd406e2afda2a0043">&sect;&nbsp;</a></span>QSPI_SMR_SCREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) Scrambling/Unscrambling Enable </p>

</div>
</div>
<a id="gac804c41773eb3644f9962bb5bffb66fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac804c41773eb3644f9962bb5bffb66fb">&sect;&nbsp;</a></span>QSPI_SMR_SCREN_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) The scrambling/unscrambling is disabled. </p>

</div>
</div>
<a id="gae3203087d62d8a8e612e2894f79abc18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3203087d62d8a8e612e2894f79abc18">&sect;&nbsp;</a></span>QSPI_SMR_SCREN_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) The scrambling/unscrambling is enabled. </p>

</div>
</div>
<a id="ga34062cee32e944d2b086b98ff81c30e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34062cee32e944d2b086b98ff81c30e7">&sect;&nbsp;</a></span>QSPI_SR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Chip Select Rise </p>

</div>
</div>
<a id="ga1d043679c3a6c77dea3af2718eea3073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d043679c3a6c77dea3af2718eea3073">&sect;&nbsp;</a></span>QSPI_SR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Chip Select Status </p>

</div>
</div>
<a id="ga8d5f227a7a082483181e7f200aea1597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5f227a7a082483181e7f200aea1597">&sect;&nbsp;</a></span>QSPI_SR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Instruction End Status </p>

</div>
</div>
<a id="ga40463e521c12c00c33757b4f661b5f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40463e521c12c00c33757b4f661b5f20">&sect;&nbsp;</a></span>QSPI_SR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Overrun Error Status </p>

</div>
</div>
<a id="gabcf52f8782c519a757b644ab6dc638fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf52f8782c519a757b644ab6dc638fc">&sect;&nbsp;</a></span>QSPI_SR_QSPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_QSPIENS&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) QSPI Enable Status </p>

</div>
</div>
<a id="ga3ffc3fe6157008ecefc6a7f4f9fdadd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffc3fe6157008ecefc6a7f4f9fdadd3">&sect;&nbsp;</a></span>QSPI_SR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Receive Data Register Full </p>

</div>
</div>
<a id="ga99da78df7a72a9d5fd24d2044f6e506a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99da78df7a72a9d5fd24d2044f6e506a">&sect;&nbsp;</a></span>QSPI_SR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Transmit Data Register Empty </p>

</div>
</div>
<a id="ga23fc7a629e3a6b81567a1aeb1e46ad90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23fc7a629e3a6b81567a1aeb1e46ad90">&sect;&nbsp;</a></span>QSPI_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Transmission Registers Empty </p>

</div>
</div>
<a id="ga1d150a46bd5c4e2a9cf1f56917bd2149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d150a46bd5c4e2a9cf1f56917bd2149">&sect;&nbsp;</a></span>QSPI_TDR_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#gac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga625a8ad3280ced301bc8790c9b4621fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625a8ad3280ced301bc8790c9b4621fb">&sect;&nbsp;</a></span>QSPI_TDR_TD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; QSPI_TDR_TD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_TDR) Transmit Data </p>

</div>
</div>
<a id="gac6f7e20a8727b6f7c52b7e8c43327cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f7e20a8727b6f7c52b7e8c43327cc1">&sect;&nbsp;</a></span>QSPI_TDR_TD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga545eae7e621da4f5c7c4f0b9c5644980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga545eae7e621da4f5c7c4f0b9c5644980">&sect;&nbsp;</a></span>QSPI_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Write Protection Enable </p>

</div>
</div>
<a id="ga72f65a81d3632f59015c0cbe470fb327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72f65a81d3632f59015c0cbe470fb327">&sect;&nbsp;</a></span>QSPI_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___q_s_p_i.xhtml#ga3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0739ad759d041ed26a87514223f72956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0739ad759d041ed26a87514223f72956">&sect;&nbsp;</a></span>QSPI_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; QSPI_WPMR_WPKEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Write Protection Key </p>

</div>
</div>
<a id="gaff253ffe11d888b957bae4c25a57083c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff253ffe11d888b957bae4c25a57083c">&sect;&nbsp;</a></span>QSPI_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x515350u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. </p>
<p>Always reads as 0. </p>

</div>
</div>
<a id="ga3da0e0550884ecca1036f9e2a09c6f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3da0e0550884ecca1036f9e2a09c6f29">&sect;&nbsp;</a></span>QSPI_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32565475f45767d7c0d4365f5718a834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32565475f45767d7c0d4365f5718a834">&sect;&nbsp;</a></span>QSPI_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPSR) Write Protection Violation Status </p>

</div>
</div>
<a id="gab225658731bd850a2bfa6bd12ecb6cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab225658731bd850a2bfa6bd12ecb6cea">&sect;&nbsp;</a></span>QSPI_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; QSPI_WPSR_WPVSRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPSR) Write Protection Violation Source </p>

</div>
</div>
<a id="ga3b09542f57db4ff8079f2eb7502fd8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b09542f57db4ff8079f2eb7502fd8ae">&sect;&nbsp;</a></span>QSPI_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
