
Ultrasonic_sensor_internal_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ee0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002068  08002068  00003068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020a8  080020a8  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080020a8  080020a8  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080020a8  080020a8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020a8  080020a8  000030a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080020ac  080020ac  000030ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080020b0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  080020bc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080020bc  00004078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096b1  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016fb  00000000  00000000  0000d6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0000ede8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b1  00000000  00000000  0000f930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025232  00000000  00000000  000101e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb06  00000000  00000000  00035413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e908b  00000000  00000000  00040f19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129fa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ed4  00000000  00000000  00129fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a8  00000000  00000000  0012cebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002050 	.word	0x08002050

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002050 	.word	0x08002050

080001c8 <delay_us>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay_us(uint32_t us)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	TIM2->CNT = 0;
 80001d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001d4:	2200      	movs	r2, #0
 80001d6:	625a      	str	r2, [r3, #36]	@ 0x24
	while (TIM2->CNT < us);
 80001d8:	bf00      	nop
 80001da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001e0:	687a      	ldr	r2, [r7, #4]
 80001e2:	429a      	cmp	r2, r3
 80001e4:	d8f9      	bhi.n	80001da <delay_us+0x12>
}
 80001e6:	bf00      	nop
 80001e8:	bf00      	nop
 80001ea:	370c      	adds	r7, #12
 80001ec:	46bd      	mov	sp, r7
 80001ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f2:	4770      	bx	lr

080001f4 <Measure_Distance>:
	GPIOA->MODER &= ~((3U << (TRIG_PIN*2)) | (3U << (ECHO_PIN*2)));
	GPIOA->MODER |= (1U << (TRIG_PIN*2));    // PA1 output
}

uint32_t Measure_Distance(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	uint32_t start, end, timeout;

	GPIOA->ODR &= ~(1U << TRIG_PIN);
 80001fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001fe:	695b      	ldr	r3, [r3, #20]
 8000200:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000204:	f023 0302 	bic.w	r3, r3, #2
 8000208:	6153      	str	r3, [r2, #20]
	delay_us(2);
 800020a:	2002      	movs	r0, #2
 800020c:	f7ff ffdc 	bl	80001c8 <delay_us>
	GPIOA->ODR |= (1U << TRIG_PIN);
 8000210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000214:	695b      	ldr	r3, [r3, #20]
 8000216:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800021a:	f043 0302 	orr.w	r3, r3, #2
 800021e:	6153      	str	r3, [r2, #20]
	delay_us(10);
 8000220:	200a      	movs	r0, #10
 8000222:	f7ff ffd1 	bl	80001c8 <delay_us>
	GPIOA->ODR &= ~(1U << TRIG_PIN);
 8000226:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000230:	f023 0302 	bic.w	r3, r3, #2
 8000234:	6153      	str	r3, [r2, #20]

	timeout = 60000;
 8000236:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800023a:	60fb      	str	r3, [r7, #12]
	while (!(GPIOA->IDR & (1U << ECHO_PIN))) {
 800023c:	e007      	b.n	800024e <Measure_Distance+0x5a>
		if (--timeout == 0) return 0;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	3b01      	subs	r3, #1
 8000242:	60fb      	str	r3, [r7, #12]
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	2b00      	cmp	r3, #0
 8000248:	d101      	bne.n	800024e <Measure_Distance+0x5a>
 800024a:	2300      	movs	r3, #0
 800024c:	e035      	b.n	80002ba <Measure_Distance+0xc6>
	while (!(GPIOA->IDR & (1U << ECHO_PIN))) {
 800024e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000252:	691b      	ldr	r3, [r3, #16]
 8000254:	f003 0304 	and.w	r3, r3, #4
 8000258:	2b00      	cmp	r3, #0
 800025a:	d0f0      	beq.n	800023e <Measure_Distance+0x4a>
	}

	start = TIM2->CNT;
 800025c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000262:	60bb      	str	r3, [r7, #8]
	while (GPIOA->IDR & (1U << ECHO_PIN)) {
 8000264:	e00a      	b.n	800027c <Measure_Distance+0x88>
		if ((TIM2->CNT - start) > 60000) return 0;
 8000266:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800026a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800026c:	68bb      	ldr	r3, [r7, #8]
 800026e:	1ad3      	subs	r3, r2, r3
 8000270:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000274:	4293      	cmp	r3, r2
 8000276:	d901      	bls.n	800027c <Measure_Distance+0x88>
 8000278:	2300      	movs	r3, #0
 800027a:	e01e      	b.n	80002ba <Measure_Distance+0xc6>
	while (GPIOA->IDR & (1U << ECHO_PIN)) {
 800027c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000280:	691b      	ldr	r3, [r3, #16]
 8000282:	f003 0304 	and.w	r3, r3, #4
 8000286:	2b00      	cmp	r3, #0
 8000288:	d1ed      	bne.n	8000266 <Measure_Distance+0x72>
	}
	end = TIM2->CNT;
 800028a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800028e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000290:	607b      	str	r3, [r7, #4]

	uint32_t pulse_width = (end >= start) ? (end - start) : (0xFFFF - start + end);
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	68bb      	ldr	r3, [r7, #8]
 8000296:	429a      	cmp	r2, r3
 8000298:	d303      	bcc.n	80002a2 <Measure_Distance+0xae>
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	68bb      	ldr	r3, [r7, #8]
 800029e:	1ad3      	subs	r3, r2, r3
 80002a0:	e005      	b.n	80002ae <Measure_Distance+0xba>
 80002a2:	687a      	ldr	r2, [r7, #4]
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	1ad3      	subs	r3, r2, r3
 80002a8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80002ac:	33ff      	adds	r3, #255	@ 0xff
 80002ae:	603b      	str	r3, [r7, #0]
	return pulse_width / 58; // cm
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	4a04      	ldr	r2, [pc, #16]	@ (80002c4 <Measure_Distance+0xd0>)
 80002b4:	fba2 2303 	umull	r2, r3, r2, r3
 80002b8:	095b      	lsrs	r3, r3, #5
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	3710      	adds	r7, #16
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	8d3dcb09 	.word	0x8d3dcb09

080002c8 <Flash_Write>:

#include "stm32l476xx.h"

void Flash_Write(uint32_t address, uint64_t data)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b085      	sub	sp, #20
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	e9c7 2300 	strd	r2, r3, [r7]
	// 1. Unlock flash
	if (FLASH->CR & FLASH_CR_LOCK) {
 80002d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000340 <Flash_Write+0x78>)
 80002d6:	695b      	ldr	r3, [r3, #20]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	da05      	bge.n	80002e8 <Flash_Write+0x20>
		FLASH->KEYR = 0x45670123;
 80002dc:	4b18      	ldr	r3, [pc, #96]	@ (8000340 <Flash_Write+0x78>)
 80002de:	4a19      	ldr	r2, [pc, #100]	@ (8000344 <Flash_Write+0x7c>)
 80002e0:	609a      	str	r2, [r3, #8]
		FLASH->KEYR = 0xCDEF89AB;
 80002e2:	4b17      	ldr	r3, [pc, #92]	@ (8000340 <Flash_Write+0x78>)
 80002e4:	4a18      	ldr	r2, [pc, #96]	@ (8000348 <Flash_Write+0x80>)
 80002e6:	609a      	str	r2, [r3, #8]
	}

	// 2. Wait if busy
	while (FLASH->SR & FLASH_SR_BSY);
 80002e8:	bf00      	nop
 80002ea:	4b15      	ldr	r3, [pc, #84]	@ (8000340 <Flash_Write+0x78>)
 80002ec:	691b      	ldr	r3, [r3, #16]
 80002ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d1f9      	bne.n	80002ea <Flash_Write+0x22>

	// 3. Enable programming
	FLASH->CR |= FLASH_CR_PG;
 80002f6:	4b12      	ldr	r3, [pc, #72]	@ (8000340 <Flash_Write+0x78>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a11      	ldr	r2, [pc, #68]	@ (8000340 <Flash_Write+0x78>)
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6153      	str	r3, [r2, #20]

	// 4. Write 64-bit data (STM32L4 flash programming granularity is 64-bit)
	*(__IO uint64_t *)address = data;
 8000302:	68f9      	ldr	r1, [r7, #12]
 8000304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000308:	e9c1 2300 	strd	r2, r3, [r1]

	// 5. Wait until done
	while (FLASH->SR & FLASH_SR_BSY);
 800030c:	bf00      	nop
 800030e:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <Flash_Write+0x78>)
 8000310:	691b      	ldr	r3, [r3, #16]
 8000312:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000316:	2b00      	cmp	r3, #0
 8000318:	d1f9      	bne.n	800030e <Flash_Write+0x46>

	// 6. Disable programming
	FLASH->CR &= ~FLASH_CR_PG;
 800031a:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <Flash_Write+0x78>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	4a08      	ldr	r2, [pc, #32]	@ (8000340 <Flash_Write+0x78>)
 8000320:	f023 0301 	bic.w	r3, r3, #1
 8000324:	6153      	str	r3, [r2, #20]

	// 7. Lock flash
	FLASH->CR |= FLASH_CR_LOCK;
 8000326:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <Flash_Write+0x78>)
 8000328:	695b      	ldr	r3, [r3, #20]
 800032a:	4a05      	ldr	r2, [pc, #20]	@ (8000340 <Flash_Write+0x78>)
 800032c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000330:	6153      	str	r3, [r2, #20]
}
 8000332:	bf00      	nop
 8000334:	3714      	adds	r7, #20
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40022000 	.word	0x40022000
 8000344:	45670123 	.word	0x45670123
 8000348:	cdef89ab 	.word	0xcdef89ab

0800034c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800034c:	b5b0      	push	{r4, r5, r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000352:	f000 f9b6 	bl	80006c2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000356:	f000 f825 	bl	80003a4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800035a:	f000 f8c3 	bl	80004e4 <MX_GPIO_Init>
	MX_TIM2_Init();
 800035e:	f000 f873 	bl	8000448 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 8000362:	480d      	ldr	r0, [pc, #52]	@ (8000398 <main+0x4c>)
 8000364:	f001 fb4e 	bl	8001a04 <HAL_TIM_Base_Start>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		distance = Measure_Distance();
 8000368:	f7ff ff44 	bl	80001f4 <Measure_Distance>
 800036c:	6078      	str	r0, [r7, #4]
		Flash_Write(FLASH_ADDR, distance);
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	461c      	mov	r4, r3
 8000374:	4615      	mov	r5, r2
 8000376:	4622      	mov	r2, r4
 8000378:	462b      	mov	r3, r5
 800037a:	4808      	ldr	r0, [pc, #32]	@ (800039c <main+0x50>)
 800037c:	f7ff ffa4 	bl	80002c8 <Flash_Write>
		for (volatile uint32_t i=0; i<1000000; i++);
 8000380:	2300      	movs	r3, #0
 8000382:	603b      	str	r3, [r7, #0]
 8000384:	e002      	b.n	800038c <main+0x40>
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	3301      	adds	r3, #1
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]
 800038e:	4a04      	ldr	r2, [pc, #16]	@ (80003a0 <main+0x54>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d9f8      	bls.n	8000386 <main+0x3a>
		distance = Measure_Distance();
 8000394:	e7e8      	b.n	8000368 <main+0x1c>
 8000396:	bf00      	nop
 8000398:	20000028 	.word	0x20000028
 800039c:	0807f800 	.word	0x0807f800
 80003a0:	000f423f 	.word	0x000f423f

080003a4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b096      	sub	sp, #88	@ 0x58
 80003a8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003aa:	f107 0314 	add.w	r3, r7, #20
 80003ae:	2244      	movs	r2, #68	@ 0x44
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f001 fe20 	bl	8001ff8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b8:	463b      	mov	r3, r7
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
 80003be:	605a      	str	r2, [r3, #4]
 80003c0:	609a      	str	r2, [r3, #8]
 80003c2:	60da      	str	r2, [r3, #12]
 80003c4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003ca:	f000 fca5 	bl	8000d18 <HAL_PWREx_ControlVoltageScaling>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80003d4:	f000 f8c2 	bl	800055c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003d8:	2310      	movs	r3, #16
 80003da:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003dc:	2301      	movs	r3, #1
 80003de:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80003e4:	2360      	movs	r3, #96	@ 0x60
 80003e6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e8:	2302      	movs	r3, #2
 80003ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80003ec:	2301      	movs	r3, #1
 80003ee:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80003f0:	2301      	movs	r3, #1
 80003f2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 80003f4:	2328      	movs	r3, #40	@ 0x28
 80003f6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80003f8:	2307      	movs	r3, #7
 80003fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003fc:	2302      	movs	r3, #2
 80003fe:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000400:	2302      	movs	r3, #2
 8000402:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000404:	f107 0314 	add.w	r3, r7, #20
 8000408:	4618      	mov	r0, r3
 800040a:	f000 fcdb 	bl	8000dc4 <HAL_RCC_OscConfig>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000414:	f000 f8a2 	bl	800055c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000418:	230f      	movs	r3, #15
 800041a:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800041c:	2303      	movs	r3, #3
 800041e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000420:	2300      	movs	r3, #0
 8000422:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000428:	2300      	movs	r3, #0
 800042a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800042c:	463b      	mov	r3, r7
 800042e:	2104      	movs	r1, #4
 8000430:	4618      	mov	r0, r3
 8000432:	f001 f8a3 	bl	800157c <HAL_RCC_ClockConfig>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 800043c:	f000 f88e 	bl	800055c <Error_Handler>
	}
}
 8000440:	bf00      	nop
 8000442:	3758      	adds	r7, #88	@ 0x58
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
 800045a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000466:	4b1e      	ldr	r3, [pc, #120]	@ (80004e0 <MX_TIM2_Init+0x98>)
 8000468:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800046c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 79;
 800046e:	4b1c      	ldr	r3, [pc, #112]	@ (80004e0 <MX_TIM2_Init+0x98>)
 8000470:	224f      	movs	r2, #79	@ 0x4f
 8000472:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000474:	4b1a      	ldr	r3, [pc, #104]	@ (80004e0 <MX_TIM2_Init+0x98>)
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 800047a:	4b19      	ldr	r3, [pc, #100]	@ (80004e0 <MX_TIM2_Init+0x98>)
 800047c:	f04f 32ff 	mov.w	r2, #4294967295
 8000480:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000482:	4b17      	ldr	r3, [pc, #92]	@ (80004e0 <MX_TIM2_Init+0x98>)
 8000484:	2200      	movs	r2, #0
 8000486:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000488:	4b15      	ldr	r3, [pc, #84]	@ (80004e0 <MX_TIM2_Init+0x98>)
 800048a:	2200      	movs	r2, #0
 800048c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800048e:	4814      	ldr	r0, [pc, #80]	@ (80004e0 <MX_TIM2_Init+0x98>)
 8000490:	f001 fa60 	bl	8001954 <HAL_TIM_Base_Init>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 800049a:	f000 f85f 	bl	800055c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800049e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004a2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	4619      	mov	r1, r3
 80004aa:	480d      	ldr	r0, [pc, #52]	@ (80004e0 <MX_TIM2_Init+0x98>)
 80004ac:	f001 fb12 	bl	8001ad4 <HAL_TIM_ConfigClockSource>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 80004b6:	f000 f851 	bl	800055c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ba:	2300      	movs	r3, #0
 80004bc:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	4619      	mov	r1, r3
 80004c6:	4806      	ldr	r0, [pc, #24]	@ (80004e0 <MX_TIM2_Init+0x98>)
 80004c8:	f001 fd0e 	bl	8001ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 80004d2:	f000 f843 	bl	800055c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80004d6:	bf00      	nop
 80004d8:	3720      	adds	r7, #32
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	20000028 	.word	0x20000028

080004e4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
 80004f0:	605a      	str	r2, [r3, #4]
 80004f2:	609a      	str	r2, [r3, #8]
 80004f4:	60da      	str	r2, [r3, #12]
 80004f6:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80004f8:	4b17      	ldr	r3, [pc, #92]	@ (8000558 <MX_GPIO_Init+0x74>)
 80004fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fc:	4a16      	ldr	r2, [pc, #88]	@ (8000558 <MX_GPIO_Init+0x74>)
 80004fe:	f043 0301 	orr.w	r3, r3, #1
 8000502:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000504:	4b14      	ldr	r3, [pc, #80]	@ (8000558 <MX_GPIO_Init+0x74>)
 8000506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000508:	f003 0301 	and.w	r3, r3, #1
 800050c:	603b      	str	r3, [r7, #0]
 800050e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	2102      	movs	r1, #2
 8000514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000518:	f000 fbd8 	bl	8000ccc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA1 */
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 800051c:	2302      	movs	r3, #2
 800051e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000520:	2301      	movs	r3, #1
 8000522:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	2300      	movs	r3, #0
 8000526:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000528:	2300      	movs	r3, #0
 800052a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	4619      	mov	r1, r3
 8000530:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000534:	f000 fa20 	bl	8000978 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000538:	2304      	movs	r3, #4
 800053a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800053c:	2300      	movs	r3, #0
 800053e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	4619      	mov	r1, r3
 8000548:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054c:	f000 fa14 	bl	8000978 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000550:	bf00      	nop
 8000552:	3718      	adds	r7, #24
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40021000 	.word	0x40021000

0800055c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000560:	b672      	cpsid	i
}
 8000562:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <Error_Handler+0x8>

08000568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800056e:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <HAL_MspInit+0x44>)
 8000570:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000572:	4a0e      	ldr	r2, [pc, #56]	@ (80005ac <HAL_MspInit+0x44>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6613      	str	r3, [r2, #96]	@ 0x60
 800057a:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <HAL_MspInit+0x44>)
 800057c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000586:	4b09      	ldr	r3, [pc, #36]	@ (80005ac <HAL_MspInit+0x44>)
 8000588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800058a:	4a08      	ldr	r2, [pc, #32]	@ (80005ac <HAL_MspInit+0x44>)
 800058c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000590:	6593      	str	r3, [r2, #88]	@ 0x58
 8000592:	4b06      	ldr	r3, [pc, #24]	@ (80005ac <HAL_MspInit+0x44>)
 8000594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000

080005b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80005c0:	d10b      	bne.n	80005da <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_TIM_Base_MspInit+0x38>)
 80005c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c6:	4a08      	ldr	r2, [pc, #32]	@ (80005e8 <HAL_TIM_Base_MspInit+0x38>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80005ce:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <HAL_TIM_Base_MspInit+0x38>)
 80005d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40021000 	.word	0x40021000

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <NMI_Handler+0x4>

080005f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <HardFault_Handler+0x4>

080005fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <MemManage_Handler+0x4>

08000604 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <BusFault_Handler+0x4>

0800060c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <UsageFault_Handler+0x4>

08000614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr

08000630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000642:	f000 f893 	bl	800076c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000650:	4b06      	ldr	r3, [pc, #24]	@ (800066c <SystemInit+0x20>)
 8000652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000656:	4a05      	ldr	r2, [pc, #20]	@ (800066c <SystemInit+0x20>)
 8000658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800065c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000674:	f7ff ffea 	bl	800064c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000678:	480c      	ldr	r0, [pc, #48]	@ (80006ac <LoopForever+0x6>)
  ldr r1, =_edata
 800067a:	490d      	ldr	r1, [pc, #52]	@ (80006b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800067c:	4a0d      	ldr	r2, [pc, #52]	@ (80006b4 <LoopForever+0xe>)
  movs r3, #0
 800067e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000680:	e002      	b.n	8000688 <LoopCopyDataInit>

08000682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000686:	3304      	adds	r3, #4

08000688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800068a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800068c:	d3f9      	bcc.n	8000682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800068e:	4a0a      	ldr	r2, [pc, #40]	@ (80006b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000690:	4c0a      	ldr	r4, [pc, #40]	@ (80006bc <LoopForever+0x16>)
  movs r3, #0
 8000692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000694:	e001      	b.n	800069a <LoopFillZerobss>

08000696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000698:	3204      	adds	r2, #4

0800069a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800069a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800069c:	d3fb      	bcc.n	8000696 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800069e:	f001 fcb3 	bl	8002008 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006a2:	f7ff fe53 	bl	800034c <main>

080006a6 <LoopForever>:

LoopForever:
    b LoopForever
 80006a6:	e7fe      	b.n	80006a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80006ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006b4:	080020b0 	.word	0x080020b0
  ldr r2, =_sbss
 80006b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006bc:	20000078 	.word	0x20000078

080006c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC1_2_IRQHandler>

080006c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b082      	sub	sp, #8
 80006c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006cc:	2003      	movs	r0, #3
 80006ce:	f000 f91f 	bl	8000910 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006d2:	200f      	movs	r0, #15
 80006d4:	f000 f80e 	bl	80006f4 <HAL_InitTick>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d002      	beq.n	80006e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	71fb      	strb	r3, [r7, #7]
 80006e2:	e001      	b.n	80006e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006e4:	f7ff ff40 	bl	8000568 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000700:	4b17      	ldr	r3, [pc, #92]	@ (8000760 <HAL_InitTick+0x6c>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d023      	beq.n	8000750 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000708:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <HAL_InitTick+0x70>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b14      	ldr	r3, [pc, #80]	@ (8000760 <HAL_InitTick+0x6c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000716:	fbb3 f3f1 	udiv	r3, r3, r1
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f91d 	bl	800095e <HAL_SYSTICK_Config>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d10f      	bne.n	800074a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b0f      	cmp	r3, #15
 800072e:	d809      	bhi.n	8000744 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000730:	2200      	movs	r2, #0
 8000732:	6879      	ldr	r1, [r7, #4]
 8000734:	f04f 30ff 	mov.w	r0, #4294967295
 8000738:	f000 f8f5 	bl	8000926 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800073c:	4a0a      	ldr	r2, [pc, #40]	@ (8000768 <HAL_InitTick+0x74>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6013      	str	r3, [r2, #0]
 8000742:	e007      	b.n	8000754 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e004      	b.n	8000754 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
 800074e:	e001      	b.n	8000754 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000750:	2301      	movs	r3, #1
 8000752:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000754:	7bfb      	ldrb	r3, [r7, #15]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000008 	.word	0x20000008
 8000764:	20000000 	.word	0x20000000
 8000768:	20000004 	.word	0x20000004

0800076c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000770:	4b06      	ldr	r3, [pc, #24]	@ (800078c <HAL_IncTick+0x20>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	461a      	mov	r2, r3
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <HAL_IncTick+0x24>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4413      	add	r3, r2
 800077c:	4a04      	ldr	r2, [pc, #16]	@ (8000790 <HAL_IncTick+0x24>)
 800077e:	6013      	str	r3, [r2, #0]
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000008 	.word	0x20000008
 8000790:	20000074 	.word	0x20000074

08000794 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return uwTick;
 8000798:	4b03      	ldr	r3, [pc, #12]	@ (80007a8 <HAL_GetTick+0x14>)
 800079a:	681b      	ldr	r3, [r3, #0]
}
 800079c:	4618      	mov	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	20000074 	.word	0x20000074

080007ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <__NVIC_SetPriorityGrouping+0x44>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007c2:	68ba      	ldr	r2, [r7, #8]
 80007c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007de:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <__NVIC_SetPriorityGrouping+0x44>)
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	60d3      	str	r3, [r2, #12]
}
 80007e4:	bf00      	nop
 80007e6:	3714      	adds	r7, #20
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f8:	4b04      	ldr	r3, [pc, #16]	@ (800080c <__NVIC_GetPriorityGrouping+0x18>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	0a1b      	lsrs	r3, r3, #8
 80007fe:	f003 0307 	and.w	r3, r3, #7
}
 8000802:	4618      	mov	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	db0a      	blt.n	800083a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	b2da      	uxtb	r2, r3
 8000828:	490c      	ldr	r1, [pc, #48]	@ (800085c <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	0112      	lsls	r2, r2, #4
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	440b      	add	r3, r1
 8000834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000838:	e00a      	b.n	8000850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4908      	ldr	r1, [pc, #32]	@ (8000860 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	440b      	add	r3, r1
 800084e:	761a      	strb	r2, [r3, #24]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000e100 	.word	0xe000e100
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	@ 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	2b04      	cmp	r3, #4
 8000880:	bf28      	it	cs
 8000882:	2304      	movcs	r3, #4
 8000884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3304      	adds	r3, #4
 800088a:	2b06      	cmp	r3, #6
 800088c:	d902      	bls.n	8000894 <NVIC_EncodePriority+0x30>
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3b03      	subs	r3, #3
 8000892:	e000      	b.n	8000896 <NVIC_EncodePriority+0x32>
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	f04f 32ff 	mov.w	r2, #4294967295
 800089c:	69bb      	ldr	r3, [r7, #24]
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43da      	mvns	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	401a      	ands	r2, r3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ac:	f04f 31ff 	mov.w	r1, #4294967295
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43d9      	mvns	r1, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	@ 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3b01      	subs	r3, #1
 80008d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008dc:	d301      	bcc.n	80008e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008de:	2301      	movs	r3, #1
 80008e0:	e00f      	b.n	8000902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008e2:	4a0a      	ldr	r2, [pc, #40]	@ (800090c <SysTick_Config+0x40>)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ea:	210f      	movs	r1, #15
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
 80008f0:	f7ff ff8e 	bl	8000810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f4:	4b05      	ldr	r3, [pc, #20]	@ (800090c <SysTick_Config+0x40>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008fa:	4b04      	ldr	r3, [pc, #16]	@ (800090c <SysTick_Config+0x40>)
 80008fc:	2207      	movs	r2, #7
 80008fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000900:	2300      	movs	r3, #0
}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	e000e010 	.word	0xe000e010

08000910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ff47 	bl	80007ac <__NVIC_SetPriorityGrouping>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b086      	sub	sp, #24
 800092a:	af00      	add	r7, sp, #0
 800092c:	4603      	mov	r3, r0
 800092e:	60b9      	str	r1, [r7, #8]
 8000930:	607a      	str	r2, [r7, #4]
 8000932:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000938:	f7ff ff5c 	bl	80007f4 <__NVIC_GetPriorityGrouping>
 800093c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	68b9      	ldr	r1, [r7, #8]
 8000942:	6978      	ldr	r0, [r7, #20]
 8000944:	f7ff ff8e 	bl	8000864 <NVIC_EncodePriority>
 8000948:	4602      	mov	r2, r0
 800094a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800094e:	4611      	mov	r1, r2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff5d 	bl	8000810 <__NVIC_SetPriority>
}
 8000956:	bf00      	nop
 8000958:	3718      	adds	r7, #24
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ffb0 	bl	80008cc <SysTick_Config>
 800096c:	4603      	mov	r3, r0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000978:	b480      	push	{r7}
 800097a:	b087      	sub	sp, #28
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000986:	e17f      	b.n	8000c88 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	2101      	movs	r1, #1
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	fa01 f303 	lsl.w	r3, r1, r3
 8000994:	4013      	ands	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	f000 8171 	beq.w	8000c82 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	f003 0303 	and.w	r3, r3, #3
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d005      	beq.n	80009b8 <HAL_GPIO_Init+0x40>
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f003 0303 	and.w	r3, r3, #3
 80009b4:	2b02      	cmp	r3, #2
 80009b6:	d130      	bne.n	8000a1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	689b      	ldr	r3, [r3, #8]
 80009bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	68da      	ldr	r2, [r3, #12]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	fa02 f303 	lsl.w	r3, r2, r3
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	4313      	orrs	r3, r2
 80009e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009ee:	2201      	movs	r2, #1
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	091b      	lsrs	r3, r3, #4
 8000a04:	f003 0201 	and.w	r2, r3, #1
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f003 0303 	and.w	r3, r3, #3
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	d118      	bne.n	8000a58 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	08db      	lsrs	r3, r3, #3
 8000a42:	f003 0201 	and.w	r2, r3, #1
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	f003 0303 	and.w	r3, r3, #3
 8000a60:	2b03      	cmp	r3, #3
 8000a62:	d017      	beq.n	8000a94 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	2203      	movs	r2, #3
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	689a      	ldr	r2, [r3, #8]
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f003 0303 	and.w	r3, r3, #3
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d123      	bne.n	8000ae8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	08da      	lsrs	r2, r3, #3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3208      	adds	r2, #8
 8000aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	f003 0307 	and.w	r3, r3, #7
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	220f      	movs	r2, #15
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	691a      	ldr	r2, [r3, #16]
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	08da      	lsrs	r2, r3, #3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	3208      	adds	r2, #8
 8000ae2:	6939      	ldr	r1, [r7, #16]
 8000ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	2203      	movs	r2, #3
 8000af4:	fa02 f303 	lsl.w	r3, r2, r3
 8000af8:	43db      	mvns	r3, r3
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4013      	ands	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f003 0203 	and.w	r2, r3, #3
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	f000 80ac 	beq.w	8000c82 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ca8 <HAL_GPIO_Init+0x330>)
 8000b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8000ca8 <HAL_GPIO_Init+0x330>)
 8000b30:	f043 0301 	orr.w	r3, r3, #1
 8000b34:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b36:	4b5c      	ldr	r3, [pc, #368]	@ (8000ca8 <HAL_GPIO_Init+0x330>)
 8000b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b42:	4a5a      	ldr	r2, [pc, #360]	@ (8000cac <HAL_GPIO_Init+0x334>)
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	089b      	lsrs	r3, r3, #2
 8000b48:	3302      	adds	r3, #2
 8000b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	f003 0303 	and.w	r3, r3, #3
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	220f      	movs	r2, #15
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b6c:	d025      	beq.n	8000bba <HAL_GPIO_Init+0x242>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a4f      	ldr	r2, [pc, #316]	@ (8000cb0 <HAL_GPIO_Init+0x338>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d01f      	beq.n	8000bb6 <HAL_GPIO_Init+0x23e>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a4e      	ldr	r2, [pc, #312]	@ (8000cb4 <HAL_GPIO_Init+0x33c>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d019      	beq.n	8000bb2 <HAL_GPIO_Init+0x23a>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a4d      	ldr	r2, [pc, #308]	@ (8000cb8 <HAL_GPIO_Init+0x340>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d013      	beq.n	8000bae <HAL_GPIO_Init+0x236>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a4c      	ldr	r2, [pc, #304]	@ (8000cbc <HAL_GPIO_Init+0x344>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d00d      	beq.n	8000baa <HAL_GPIO_Init+0x232>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a4b      	ldr	r2, [pc, #300]	@ (8000cc0 <HAL_GPIO_Init+0x348>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d007      	beq.n	8000ba6 <HAL_GPIO_Init+0x22e>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a4a      	ldr	r2, [pc, #296]	@ (8000cc4 <HAL_GPIO_Init+0x34c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d101      	bne.n	8000ba2 <HAL_GPIO_Init+0x22a>
 8000b9e:	2306      	movs	r3, #6
 8000ba0:	e00c      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000ba2:	2307      	movs	r3, #7
 8000ba4:	e00a      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000ba6:	2305      	movs	r3, #5
 8000ba8:	e008      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000baa:	2304      	movs	r3, #4
 8000bac:	e006      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000bae:	2303      	movs	r3, #3
 8000bb0:	e004      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	e002      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e000      	b.n	8000bbc <HAL_GPIO_Init+0x244>
 8000bba:	2300      	movs	r3, #0
 8000bbc:	697a      	ldr	r2, [r7, #20]
 8000bbe:	f002 0203 	and.w	r2, r2, #3
 8000bc2:	0092      	lsls	r2, r2, #2
 8000bc4:	4093      	lsls	r3, r2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bcc:	4937      	ldr	r1, [pc, #220]	@ (8000cac <HAL_GPIO_Init+0x334>)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	3302      	adds	r3, #2
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bda:	4b3b      	ldr	r3, [pc, #236]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	43db      	mvns	r3, r3
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	4013      	ands	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bfe:	4a32      	ldr	r2, [pc, #200]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c04:	4b30      	ldr	r3, [pc, #192]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4013      	ands	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c20:	693a      	ldr	r2, [r7, #16]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c28:	4a27      	ldr	r2, [pc, #156]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c2e:	4b26      	ldr	r3, [pc, #152]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	43db      	mvns	r3, r3
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d003      	beq.n	8000c52 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c52:	4a1d      	ldr	r2, [pc, #116]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000c58:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	4013      	ands	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d003      	beq.n	8000c7c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c7c:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <HAL_GPIO_Init+0x350>)
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	3301      	adds	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f47f ae78 	bne.w	8000988 <HAL_GPIO_Init+0x10>
  }
}
 8000c98:	bf00      	nop
 8000c9a:	bf00      	nop
 8000c9c:	371c      	adds	r7, #28
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010000 	.word	0x40010000
 8000cb0:	48000400 	.word	0x48000400
 8000cb4:	48000800 	.word	0x48000800
 8000cb8:	48000c00 	.word	0x48000c00
 8000cbc:	48001000 	.word	0x48001000
 8000cc0:	48001400 	.word	0x48001400
 8000cc4:	48001800 	.word	0x48001800
 8000cc8:	40010400 	.word	0x40010400

08000ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	807b      	strh	r3, [r7, #2]
 8000cd8:	4613      	mov	r3, r2
 8000cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cdc:	787b      	ldrb	r3, [r7, #1]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ce2:	887a      	ldrh	r2, [r7, #2]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ce8:	e002      	b.n	8000cf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cea:	887a      	ldrh	r2, [r7, #2]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000d00:	4b04      	ldr	r3, [pc, #16]	@ (8000d14 <HAL_PWREx_GetVoltageRange+0x18>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	40007000 	.word	0x40007000

08000d18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d26:	d130      	bne.n	8000d8a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d28:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d34:	d038      	beq.n	8000da8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d36:	4b20      	ldr	r3, [pc, #128]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d44:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d46:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2232      	movs	r2, #50	@ 0x32
 8000d4c:	fb02 f303 	mul.w	r3, r2, r3
 8000d50:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000d52:	fba2 2303 	umull	r2, r3, r2, r3
 8000d56:	0c9b      	lsrs	r3, r3, #18
 8000d58:	3301      	adds	r3, #1
 8000d5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d5c:	e002      	b.n	8000d64 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	3b01      	subs	r3, #1
 8000d62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d66:	695b      	ldr	r3, [r3, #20]
 8000d68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d70:	d102      	bne.n	8000d78 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1f2      	bne.n	8000d5e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d78:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d84:	d110      	bne.n	8000da8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d86:	2303      	movs	r3, #3
 8000d88:	e00f      	b.n	8000daa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d96:	d007      	beq.n	8000da8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d98:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000da0:	4a05      	ldr	r2, [pc, #20]	@ (8000db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000da2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000da6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3714      	adds	r7, #20
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	40007000 	.word	0x40007000
 8000dbc:	20000000 	.word	0x20000000
 8000dc0:	431bde83 	.word	0x431bde83

08000dc4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d101      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e3ca      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dd6:	4b97      	ldr	r3, [pc, #604]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f003 030c 	and.w	r3, r3, #12
 8000dde:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000de0:	4b94      	ldr	r3, [pc, #592]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	f003 0303 	and.w	r3, r3, #3
 8000de8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 0310 	and.w	r3, r3, #16
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f000 80e4 	beq.w	8000fc0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d007      	beq.n	8000e0e <HAL_RCC_OscConfig+0x4a>
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	2b0c      	cmp	r3, #12
 8000e02:	f040 808b 	bne.w	8000f1c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	f040 8087 	bne.w	8000f1c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e0e:	4b89      	ldr	r3, [pc, #548]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <HAL_RCC_OscConfig+0x62>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d101      	bne.n	8000e26 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e3a2      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6a1a      	ldr	r2, [r3, #32]
 8000e2a:	4b82      	ldr	r3, [pc, #520]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f003 0308 	and.w	r3, r3, #8
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d004      	beq.n	8000e40 <HAL_RCC_OscConfig+0x7c>
 8000e36:	4b7f      	ldr	r3, [pc, #508]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e3e:	e005      	b.n	8000e4c <HAL_RCC_OscConfig+0x88>
 8000e40:	4b7c      	ldr	r3, [pc, #496]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e46:	091b      	lsrs	r3, r3, #4
 8000e48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d223      	bcs.n	8000e98 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fd1d 	bl	8001894 <RCC_SetFlashLatencyFromMSIRange>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	e383      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e64:	4b73      	ldr	r3, [pc, #460]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a72      	ldr	r2, [pc, #456]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e6a:	f043 0308 	orr.w	r3, r3, #8
 8000e6e:	6013      	str	r3, [r2, #0]
 8000e70:	4b70      	ldr	r3, [pc, #448]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a1b      	ldr	r3, [r3, #32]
 8000e7c:	496d      	ldr	r1, [pc, #436]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e82:	4b6c      	ldr	r3, [pc, #432]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	021b      	lsls	r3, r3, #8
 8000e90:	4968      	ldr	r1, [pc, #416]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e92:	4313      	orrs	r3, r2
 8000e94:	604b      	str	r3, [r1, #4]
 8000e96:	e025      	b.n	8000ee4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e98:	4b66      	ldr	r3, [pc, #408]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a65      	ldr	r2, [pc, #404]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000e9e:	f043 0308 	orr.w	r3, r3, #8
 8000ea2:	6013      	str	r3, [r2, #0]
 8000ea4:	4b63      	ldr	r3, [pc, #396]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a1b      	ldr	r3, [r3, #32]
 8000eb0:	4960      	ldr	r1, [pc, #384]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69db      	ldr	r3, [r3, #28]
 8000ec2:	021b      	lsls	r3, r3, #8
 8000ec4:	495b      	ldr	r1, [pc, #364]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d109      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 fcdd 	bl	8001894 <RCC_SetFlashLatencyFromMSIRange>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e343      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ee4:	f000 fc4a 	bl	800177c <HAL_RCC_GetSysClockFreq>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	4b52      	ldr	r3, [pc, #328]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	091b      	lsrs	r3, r3, #4
 8000ef0:	f003 030f 	and.w	r3, r3, #15
 8000ef4:	4950      	ldr	r1, [pc, #320]	@ (8001038 <HAL_RCC_OscConfig+0x274>)
 8000ef6:	5ccb      	ldrb	r3, [r1, r3]
 8000ef8:	f003 031f 	and.w	r3, r3, #31
 8000efc:	fa22 f303 	lsr.w	r3, r2, r3
 8000f00:	4a4e      	ldr	r2, [pc, #312]	@ (800103c <HAL_RCC_OscConfig+0x278>)
 8000f02:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f04:	4b4e      	ldr	r3, [pc, #312]	@ (8001040 <HAL_RCC_OscConfig+0x27c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fbf3 	bl	80006f4 <HAL_InitTick>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d052      	beq.n	8000fbe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	e327      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d032      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f24:	4b43      	ldr	r3, [pc, #268]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a42      	ldr	r2, [pc, #264]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f30:	f7ff fc30 	bl	8000794 <HAL_GetTick>
 8000f34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f36:	e008      	b.n	8000f4a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f38:	f7ff fc2c 	bl	8000794 <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d901      	bls.n	8000f4a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	e310      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 0302 	and.w	r3, r3, #2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d0f0      	beq.n	8000f38 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f56:	4b37      	ldr	r3, [pc, #220]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a36      	ldr	r2, [pc, #216]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f5c:	f043 0308 	orr.w	r3, r3, #8
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b34      	ldr	r3, [pc, #208]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6a1b      	ldr	r3, [r3, #32]
 8000f6e:	4931      	ldr	r1, [pc, #196]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f70:	4313      	orrs	r3, r2
 8000f72:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f74:	4b2f      	ldr	r3, [pc, #188]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69db      	ldr	r3, [r3, #28]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	492c      	ldr	r1, [pc, #176]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	604b      	str	r3, [r1, #4]
 8000f88:	e01a      	b.n	8000fc0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a29      	ldr	r2, [pc, #164]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000f90:	f023 0301 	bic.w	r3, r3, #1
 8000f94:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fbfd 	bl	8000794 <HAL_GetTick>
 8000f9a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f9c:	e008      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fbf9 	bl	8000794 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e2dd      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fb0:	4b20      	ldr	r3, [pc, #128]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1f0      	bne.n	8000f9e <HAL_RCC_OscConfig+0x1da>
 8000fbc:	e000      	b.n	8000fc0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fbe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d074      	beq.n	80010b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	2b08      	cmp	r3, #8
 8000fd0:	d005      	beq.n	8000fde <HAL_RCC_OscConfig+0x21a>
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2b0c      	cmp	r3, #12
 8000fd6:	d10e      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d10b      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fde:	4b15      	ldr	r3, [pc, #84]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d064      	beq.n	80010b4 <HAL_RCC_OscConfig+0x2f0>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d160      	bne.n	80010b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e2ba      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ffe:	d106      	bne.n	800100e <HAL_RCC_OscConfig+0x24a>
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0b      	ldr	r2, [pc, #44]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8001006:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	e026      	b.n	800105c <HAL_RCC_OscConfig+0x298>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001016:	d115      	bne.n	8001044 <HAL_RCC_OscConfig+0x280>
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a05      	ldr	r2, [pc, #20]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 800101e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b03      	ldr	r3, [pc, #12]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a02      	ldr	r2, [pc, #8]	@ (8001034 <HAL_RCC_OscConfig+0x270>)
 800102a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	e014      	b.n	800105c <HAL_RCC_OscConfig+0x298>
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
 8001038:	08002068 	.word	0x08002068
 800103c:	20000000 	.word	0x20000000
 8001040:	20000004 	.word	0x20000004
 8001044:	4ba0      	ldr	r3, [pc, #640]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a9f      	ldr	r2, [pc, #636]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800104a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800104e:	6013      	str	r3, [r2, #0]
 8001050:	4b9d      	ldr	r3, [pc, #628]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a9c      	ldr	r2, [pc, #624]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001056:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800105a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d013      	beq.n	800108c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001064:	f7ff fb96 	bl	8000794 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800106c:	f7ff fb92 	bl	8000794 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	@ 0x64
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e276      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800107e:	4b92      	ldr	r3, [pc, #584]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d0f0      	beq.n	800106c <HAL_RCC_OscConfig+0x2a8>
 800108a:	e014      	b.n	80010b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800108c:	f7ff fb82 	bl	8000794 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001094:	f7ff fb7e 	bl	8000794 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b64      	cmp	r3, #100	@ 0x64
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e262      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010a6:	4b88      	ldr	r3, [pc, #544]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f0      	bne.n	8001094 <HAL_RCC_OscConfig+0x2d0>
 80010b2:	e000      	b.n	80010b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d060      	beq.n	8001184 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	2b04      	cmp	r3, #4
 80010c6:	d005      	beq.n	80010d4 <HAL_RCC_OscConfig+0x310>
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	2b0c      	cmp	r3, #12
 80010cc:	d119      	bne.n	8001102 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d116      	bne.n	8001102 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d4:	4b7c      	ldr	r3, [pc, #496]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d005      	beq.n	80010ec <HAL_RCC_OscConfig+0x328>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e23f      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ec:	4b76      	ldr	r3, [pc, #472]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	061b      	lsls	r3, r3, #24
 80010fa:	4973      	ldr	r1, [pc, #460]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80010fc:	4313      	orrs	r3, r2
 80010fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001100:	e040      	b.n	8001184 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d023      	beq.n	8001152 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800110a:	4b6f      	ldr	r3, [pc, #444]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a6e      	ldr	r2, [pc, #440]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001114:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001116:	f7ff fb3d 	bl	8000794 <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800111e:	f7ff fb39 	bl	8000794 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e21d      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001130:	4b65      	ldr	r3, [pc, #404]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001138:	2b00      	cmp	r3, #0
 800113a:	d0f0      	beq.n	800111e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800113c:	4b62      	ldr	r3, [pc, #392]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	061b      	lsls	r3, r3, #24
 800114a:	495f      	ldr	r1, [pc, #380]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800114c:	4313      	orrs	r3, r2
 800114e:	604b      	str	r3, [r1, #4]
 8001150:	e018      	b.n	8001184 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001152:	4b5d      	ldr	r3, [pc, #372]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a5c      	ldr	r2, [pc, #368]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800115c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800115e:	f7ff fb19 	bl	8000794 <HAL_GetTick>
 8001162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001164:	e008      	b.n	8001178 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001166:	f7ff fb15 	bl	8000794 <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b02      	cmp	r3, #2
 8001172:	d901      	bls.n	8001178 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e1f9      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1f0      	bne.n	8001166 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0308 	and.w	r3, r3, #8
 800118c:	2b00      	cmp	r3, #0
 800118e:	d03c      	beq.n	800120a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d01c      	beq.n	80011d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001198:	4b4b      	ldr	r3, [pc, #300]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800119a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800119e:	4a4a      	ldr	r2, [pc, #296]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a8:	f7ff faf4 	bl	8000794 <HAL_GetTick>
 80011ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011b0:	f7ff faf0 	bl	8000794 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e1d4      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011c2:	4b41      	ldr	r3, [pc, #260]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80011c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011c8:	f003 0302 	and.w	r3, r3, #2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d0ef      	beq.n	80011b0 <HAL_RCC_OscConfig+0x3ec>
 80011d0:	e01b      	b.n	800120a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d2:	4b3d      	ldr	r3, [pc, #244]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80011d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011d8:	4a3b      	ldr	r2, [pc, #236]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80011da:	f023 0301 	bic.w	r3, r3, #1
 80011de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e2:	f7ff fad7 	bl	8000794 <HAL_GetTick>
 80011e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011e8:	e008      	b.n	80011fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011ea:	f7ff fad3 	bl	8000794 <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e1b7      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011fc:	4b32      	ldr	r3, [pc, #200]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80011fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1ef      	bne.n	80011ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	f000 80a6 	beq.w	8001364 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001218:	2300      	movs	r3, #0
 800121a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800121c:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800121e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d10d      	bne.n	8001244 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800122a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122c:	4a26      	ldr	r2, [pc, #152]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800122e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001232:	6593      	str	r3, [r2, #88]	@ 0x58
 8001234:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001240:	2301      	movs	r3, #1
 8001242:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001244:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <HAL_RCC_OscConfig+0x508>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800124c:	2b00      	cmp	r3, #0
 800124e:	d118      	bne.n	8001282 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001250:	4b1e      	ldr	r3, [pc, #120]	@ (80012cc <HAL_RCC_OscConfig+0x508>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <HAL_RCC_OscConfig+0x508>)
 8001256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800125a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800125c:	f7ff fa9a 	bl	8000794 <HAL_GetTick>
 8001260:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001262:	e008      	b.n	8001276 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001264:	f7ff fa96 	bl	8000794 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e17a      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001276:	4b15      	ldr	r3, [pc, #84]	@ (80012cc <HAL_RCC_OscConfig+0x508>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0f0      	beq.n	8001264 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d108      	bne.n	800129c <HAL_RCC_OscConfig+0x4d8>
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 800128c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800129a:	e029      	b.n	80012f0 <HAL_RCC_OscConfig+0x52c>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	2b05      	cmp	r3, #5
 80012a2:	d115      	bne.n	80012d0 <HAL_RCC_OscConfig+0x50c>
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80012a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012aa:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80012ac:	f043 0304 	orr.w	r3, r3, #4
 80012b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80012b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ba:	4a03      	ldr	r2, [pc, #12]	@ (80012c8 <HAL_RCC_OscConfig+0x504>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012c4:	e014      	b.n	80012f0 <HAL_RCC_OscConfig+0x52c>
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40007000 	.word	0x40007000
 80012d0:	4b9c      	ldr	r3, [pc, #624]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80012d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012d6:	4a9b      	ldr	r2, [pc, #620]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80012d8:	f023 0301 	bic.w	r3, r3, #1
 80012dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012e0:	4b98      	ldr	r3, [pc, #608]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80012e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012e6:	4a97      	ldr	r2, [pc, #604]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80012e8:	f023 0304 	bic.w	r3, r3, #4
 80012ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d016      	beq.n	8001326 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012f8:	f7ff fa4c 	bl	8000794 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012fe:	e00a      	b.n	8001316 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001300:	f7ff fa48 	bl	8000794 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800130e:	4293      	cmp	r3, r2
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e12a      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001316:	4b8b      	ldr	r3, [pc, #556]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0ed      	beq.n	8001300 <HAL_RCC_OscConfig+0x53c>
 8001324:	e015      	b.n	8001352 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001326:	f7ff fa35 	bl	8000794 <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fa31 	bl	8000794 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	@ 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e113      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001344:	4b7f      	ldr	r3, [pc, #508]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1ed      	bne.n	800132e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001352:	7ffb      	ldrb	r3, [r7, #31]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d105      	bne.n	8001364 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001358:	4b7a      	ldr	r3, [pc, #488]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800135a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135c:	4a79      	ldr	r2, [pc, #484]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800135e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001362:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 80fe 	beq.w	800156a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001372:	2b02      	cmp	r3, #2
 8001374:	f040 80d0 	bne.w	8001518 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001378:	4b72      	ldr	r3, [pc, #456]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f003 0203 	and.w	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001388:	429a      	cmp	r2, r3
 800138a:	d130      	bne.n	80013ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	3b01      	subs	r3, #1
 8001398:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800139a:	429a      	cmp	r2, r3
 800139c:	d127      	bne.n	80013ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d11f      	bne.n	80013ee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013b8:	2a07      	cmp	r2, #7
 80013ba:	bf14      	ite	ne
 80013bc:	2201      	movne	r2, #1
 80013be:	2200      	moveq	r2, #0
 80013c0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d113      	bne.n	80013ee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013d0:	085b      	lsrs	r3, r3, #1
 80013d2:	3b01      	subs	r3, #1
 80013d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d109      	bne.n	80013ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e4:	085b      	lsrs	r3, r3, #1
 80013e6:	3b01      	subs	r3, #1
 80013e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d06e      	beq.n	80014cc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	2b0c      	cmp	r3, #12
 80013f2:	d069      	beq.n	80014c8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80013f4:	4b53      	ldr	r3, [pc, #332]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d105      	bne.n	800140c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001400:	4b50      	ldr	r3, [pc, #320]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0ad      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001410:	4b4c      	ldr	r3, [pc, #304]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a4b      	ldr	r2, [pc, #300]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800141a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800141c:	f7ff f9ba 	bl	8000794 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001424:	f7ff f9b6 	bl	8000794 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e09a      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001436:	4b43      	ldr	r3, [pc, #268]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f0      	bne.n	8001424 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001442:	4b40      	ldr	r3, [pc, #256]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	4b40      	ldr	r3, [pc, #256]	@ (8001548 <HAL_RCC_OscConfig+0x784>)
 8001448:	4013      	ands	r3, r2
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001452:	3a01      	subs	r2, #1
 8001454:	0112      	lsls	r2, r2, #4
 8001456:	4311      	orrs	r1, r2
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800145c:	0212      	lsls	r2, r2, #8
 800145e:	4311      	orrs	r1, r2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001464:	0852      	lsrs	r2, r2, #1
 8001466:	3a01      	subs	r2, #1
 8001468:	0552      	lsls	r2, r2, #21
 800146a:	4311      	orrs	r1, r2
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001470:	0852      	lsrs	r2, r2, #1
 8001472:	3a01      	subs	r2, #1
 8001474:	0652      	lsls	r2, r2, #25
 8001476:	4311      	orrs	r1, r2
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800147c:	0912      	lsrs	r2, r2, #4
 800147e:	0452      	lsls	r2, r2, #17
 8001480:	430a      	orrs	r2, r1
 8001482:	4930      	ldr	r1, [pc, #192]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001484:	4313      	orrs	r3, r2
 8001486:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001488:	4b2e      	ldr	r3, [pc, #184]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a2d      	ldr	r2, [pc, #180]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800148e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001492:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001494:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	4a2a      	ldr	r2, [pc, #168]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800149a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800149e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014a0:	f7ff f978 	bl	8000794 <HAL_GetTick>
 80014a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a8:	f7ff f974 	bl	8000794 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e058      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014ba:	4b22      	ldr	r3, [pc, #136]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014c6:	e050      	b.n	800156a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e04f      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d148      	bne.n	800156a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80014d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a19      	ldr	r2, [pc, #100]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014e4:	4b17      	ldr	r3, [pc, #92]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	4a16      	ldr	r2, [pc, #88]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 80014ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80014f0:	f7ff f950 	bl	8000794 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f8:	f7ff f94c 	bl	8000794 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e030      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d0f0      	beq.n	80014f8 <HAL_RCC_OscConfig+0x734>
 8001516:	e028      	b.n	800156a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	2b0c      	cmp	r3, #12
 800151c:	d023      	beq.n	8001566 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a08      	ldr	r2, [pc, #32]	@ (8001544 <HAL_RCC_OscConfig+0x780>)
 8001524:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152a:	f7ff f933 	bl	8000794 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001530:	e00c      	b.n	800154c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff f92f 	bl	8000794 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d905      	bls.n	800154c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e013      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
 8001544:	40021000 	.word	0x40021000
 8001548:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <HAL_RCC_OscConfig+0x7b0>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1ec      	bne.n	8001532 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <HAL_RCC_OscConfig+0x7b0>)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	4905      	ldr	r1, [pc, #20]	@ (8001574 <HAL_RCC_OscConfig+0x7b0>)
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_RCC_OscConfig+0x7b4>)
 8001560:	4013      	ands	r3, r2
 8001562:	60cb      	str	r3, [r1, #12]
 8001564:	e001      	b.n	800156a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e000      	b.n	800156c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3720      	adds	r7, #32
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40021000 	.word	0x40021000
 8001578:	feeefffc 	.word	0xfeeefffc

0800157c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0e7      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001590:	4b75      	ldr	r3, [pc, #468]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d910      	bls.n	80015c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159e:	4b72      	ldr	r3, [pc, #456]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f023 0207 	bic.w	r2, r3, #7
 80015a6:	4970      	ldr	r1, [pc, #448]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ae:	4b6e      	ldr	r3, [pc, #440]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d001      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e0cf      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d010      	beq.n	80015ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	4b66      	ldr	r3, [pc, #408]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015d8:	429a      	cmp	r2, r3
 80015da:	d908      	bls.n	80015ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015dc:	4b63      	ldr	r3, [pc, #396]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	4960      	ldr	r1, [pc, #384]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d04c      	beq.n	8001694 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b03      	cmp	r3, #3
 8001600:	d107      	bne.n	8001612 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001602:	4b5a      	ldr	r3, [pc, #360]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d121      	bne.n	8001652 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e0a6      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d107      	bne.n	800162a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161a:	4b54      	ldr	r3, [pc, #336]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d115      	bne.n	8001652 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e09a      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d107      	bne.n	8001642 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001632:	4b4e      	ldr	r3, [pc, #312]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d109      	bne.n	8001652 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e08e      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001642:	4b4a      	ldr	r3, [pc, #296]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e086      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001652:	4b46      	ldr	r3, [pc, #280]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f023 0203 	bic.w	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	4943      	ldr	r1, [pc, #268]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001660:	4313      	orrs	r3, r2
 8001662:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001664:	f7ff f896 	bl	8000794 <HAL_GetTick>
 8001668:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800166a:	e00a      	b.n	8001682 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800166c:	f7ff f892 	bl	8000794 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e06e      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001682:	4b3a      	ldr	r3, [pc, #232]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 020c 	and.w	r2, r3, #12
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	429a      	cmp	r2, r3
 8001692:	d1eb      	bne.n	800166c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d010      	beq.n	80016c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	4b31      	ldr	r3, [pc, #196]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d208      	bcs.n	80016c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b0:	4b2e      	ldr	r3, [pc, #184]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	492b      	ldr	r1, [pc, #172]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016c2:	4b29      	ldr	r3, [pc, #164]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d210      	bcs.n	80016f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d0:	4b25      	ldr	r3, [pc, #148]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f023 0207 	bic.w	r2, r3, #7
 80016d8:	4923      	ldr	r1, [pc, #140]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	4313      	orrs	r3, r2
 80016de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e0:	4b21      	ldr	r3, [pc, #132]	@ (8001768 <HAL_RCC_ClockConfig+0x1ec>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d001      	beq.n	80016f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e036      	b.n	8001760 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d008      	beq.n	8001710 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016fe:	4b1b      	ldr	r3, [pc, #108]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	4918      	ldr	r1, [pc, #96]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 800170c:	4313      	orrs	r3, r2
 800170e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	2b00      	cmp	r3, #0
 800171a:	d009      	beq.n	8001730 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	4910      	ldr	r1, [pc, #64]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 800172c:	4313      	orrs	r3, r2
 800172e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001730:	f000 f824 	bl	800177c <HAL_RCC_GetSysClockFreq>
 8001734:	4602      	mov	r2, r0
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <HAL_RCC_ClockConfig+0x1f0>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	091b      	lsrs	r3, r3, #4
 800173c:	f003 030f 	and.w	r3, r3, #15
 8001740:	490b      	ldr	r1, [pc, #44]	@ (8001770 <HAL_RCC_ClockConfig+0x1f4>)
 8001742:	5ccb      	ldrb	r3, [r1, r3]
 8001744:	f003 031f 	and.w	r3, r3, #31
 8001748:	fa22 f303 	lsr.w	r3, r2, r3
 800174c:	4a09      	ldr	r2, [pc, #36]	@ (8001774 <HAL_RCC_ClockConfig+0x1f8>)
 800174e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <HAL_RCC_ClockConfig+0x1fc>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ffcd 	bl	80006f4 <HAL_InitTick>
 800175a:	4603      	mov	r3, r0
 800175c:	72fb      	strb	r3, [r7, #11]

  return status;
 800175e:	7afb      	ldrb	r3, [r7, #11]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40022000 	.word	0x40022000
 800176c:	40021000 	.word	0x40021000
 8001770:	08002068 	.word	0x08002068
 8001774:	20000000 	.word	0x20000000
 8001778:	20000004 	.word	0x20000004

0800177c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b089      	sub	sp, #36	@ 0x24
 8001780:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800178a:	4b3e      	ldr	r3, [pc, #248]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001794:	4b3b      	ldr	r3, [pc, #236]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d005      	beq.n	80017b0 <HAL_RCC_GetSysClockFreq+0x34>
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	2b0c      	cmp	r3, #12
 80017a8:	d121      	bne.n	80017ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d11e      	bne.n	80017ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80017b0:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0308 	and.w	r3, r3, #8
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d107      	bne.n	80017cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80017bc:	4b31      	ldr	r3, [pc, #196]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 80017be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	f003 030f 	and.w	r3, r3, #15
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e005      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80017cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	091b      	lsrs	r3, r3, #4
 80017d2:	f003 030f 	and.w	r3, r3, #15
 80017d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80017d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x10c>)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10d      	bne.n	8001804 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017ec:	e00a      	b.n	8001804 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	2b04      	cmp	r3, #4
 80017f2:	d102      	bne.n	80017fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80017f4:	4b25      	ldr	r3, [pc, #148]	@ (800188c <HAL_RCC_GetSysClockFreq+0x110>)
 80017f6:	61bb      	str	r3, [r7, #24]
 80017f8:	e004      	b.n	8001804 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d101      	bne.n	8001804 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001800:	4b23      	ldr	r3, [pc, #140]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x114>)
 8001802:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	2b0c      	cmp	r3, #12
 8001808:	d134      	bne.n	8001874 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800180a:	4b1e      	ldr	r3, [pc, #120]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	f003 0303 	and.w	r3, r3, #3
 8001812:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d003      	beq.n	8001822 <HAL_RCC_GetSysClockFreq+0xa6>
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b03      	cmp	r3, #3
 800181e:	d003      	beq.n	8001828 <HAL_RCC_GetSysClockFreq+0xac>
 8001820:	e005      	b.n	800182e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <HAL_RCC_GetSysClockFreq+0x110>)
 8001824:	617b      	str	r3, [r7, #20]
      break;
 8001826:	e005      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x114>)
 800182a:	617b      	str	r3, [r7, #20]
      break;
 800182c:	e002      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	617b      	str	r3, [r7, #20]
      break;
 8001832:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001834:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	091b      	lsrs	r3, r3, #4
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	3301      	adds	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001842:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	fb03 f202 	mul.w	r2, r3, r2
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	fbb2 f3f3 	udiv	r3, r2, r3
 8001858:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x108>)
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	0e5b      	lsrs	r3, r3, #25
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	3301      	adds	r3, #1
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001872:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001874:	69bb      	ldr	r3, [r7, #24]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	@ 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000
 8001888:	08002078 	.word	0x08002078
 800188c:	00f42400 	.word	0x00f42400
 8001890:	007a1200 	.word	0x007a1200

08001894 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800189c:	2300      	movs	r3, #0
 800189e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80018a0:	4b2a      	ldr	r3, [pc, #168]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80018ac:	f7ff fa26 	bl	8000cfc <HAL_PWREx_GetVoltageRange>
 80018b0:	6178      	str	r0, [r7, #20]
 80018b2:	e014      	b.n	80018de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018b4:	4b25      	ldr	r3, [pc, #148]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b8:	4a24      	ldr	r2, [pc, #144]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018be:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c0:	4b22      	ldr	r3, [pc, #136]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80018cc:	f7ff fa16 	bl	8000cfc <HAL_PWREx_GetVoltageRange>
 80018d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80018d2:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d6:	4a1d      	ldr	r2, [pc, #116]	@ (800194c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018e4:	d10b      	bne.n	80018fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2b80      	cmp	r3, #128	@ 0x80
 80018ea:	d919      	bls.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80018f0:	d902      	bls.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80018f2:	2302      	movs	r3, #2
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	e013      	b.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80018f8:	2301      	movs	r3, #1
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	e010      	b.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b80      	cmp	r3, #128	@ 0x80
 8001902:	d902      	bls.n	800190a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001904:	2303      	movs	r3, #3
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	e00a      	b.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b80      	cmp	r3, #128	@ 0x80
 800190e:	d102      	bne.n	8001916 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001910:	2302      	movs	r3, #2
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	e004      	b.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b70      	cmp	r3, #112	@ 0x70
 800191a:	d101      	bne.n	8001920 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800191c:	2301      	movs	r3, #1
 800191e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001920:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f023 0207 	bic.w	r2, r3, #7
 8001928:	4909      	ldr	r1, [pc, #36]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001930:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	429a      	cmp	r2, r3
 800193c:	d001      	beq.n	8001942 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e000      	b.n	8001944 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	40022000 	.word	0x40022000

08001954 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e049      	b.n	80019fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d106      	bne.n	8001980 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7fe fe18 	bl	80005b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2202      	movs	r2, #2
 8001984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3304      	adds	r3, #4
 8001990:	4619      	mov	r1, r3
 8001992:	4610      	mov	r0, r2
 8001994:	f000 f968 	bl	8001c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2201      	movs	r2, #1
 80019e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d001      	beq.n	8001a1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e047      	b.n	8001aac <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a23      	ldr	r2, [pc, #140]	@ (8001ab8 <HAL_TIM_Base_Start+0xb4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d01d      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a36:	d018      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8001abc <HAL_TIM_Base_Start+0xb8>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac0 <HAL_TIM_Base_Start+0xbc>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d00e      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac4 <HAL_TIM_Base_Start+0xc0>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d009      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <HAL_TIM_Base_Start+0xc4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d004      	beq.n	8001a6a <HAL_TIM_Base_Start+0x66>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a19      	ldr	r2, [pc, #100]	@ (8001acc <HAL_TIM_Base_Start+0xc8>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d115      	bne.n	8001a96 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4b17      	ldr	r3, [pc, #92]	@ (8001ad0 <HAL_TIM_Base_Start+0xcc>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2b06      	cmp	r3, #6
 8001a7a:	d015      	beq.n	8001aa8 <HAL_TIM_Base_Start+0xa4>
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a82:	d011      	beq.n	8001aa8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f042 0201 	orr.w	r2, r2, #1
 8001a92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a94:	e008      	b.n	8001aa8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f042 0201 	orr.w	r2, r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	e000      	b.n	8001aaa <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aa8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	40012c00 	.word	0x40012c00
 8001abc:	40000400 	.word	0x40000400
 8001ac0:	40000800 	.word	0x40000800
 8001ac4:	40000c00 	.word	0x40000c00
 8001ac8:	40013400 	.word	0x40013400
 8001acc:	40014000 	.word	0x40014000
 8001ad0:	00010007 	.word	0x00010007

08001ad4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <HAL_TIM_ConfigClockSource+0x1c>
 8001aec:	2302      	movs	r3, #2
 8001aee:	e0b6      	b.n	8001c5e <HAL_TIM_ConfigClockSource+0x18a>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2202      	movs	r2, #2
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b2c:	d03e      	beq.n	8001bac <HAL_TIM_ConfigClockSource+0xd8>
 8001b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b32:	f200 8087 	bhi.w	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b3a:	f000 8086 	beq.w	8001c4a <HAL_TIM_ConfigClockSource+0x176>
 8001b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b42:	d87f      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b44:	2b70      	cmp	r3, #112	@ 0x70
 8001b46:	d01a      	beq.n	8001b7e <HAL_TIM_ConfigClockSource+0xaa>
 8001b48:	2b70      	cmp	r3, #112	@ 0x70
 8001b4a:	d87b      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b4c:	2b60      	cmp	r3, #96	@ 0x60
 8001b4e:	d050      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0x11e>
 8001b50:	2b60      	cmp	r3, #96	@ 0x60
 8001b52:	d877      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b54:	2b50      	cmp	r3, #80	@ 0x50
 8001b56:	d03c      	beq.n	8001bd2 <HAL_TIM_ConfigClockSource+0xfe>
 8001b58:	2b50      	cmp	r3, #80	@ 0x50
 8001b5a:	d873      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b5c:	2b40      	cmp	r3, #64	@ 0x40
 8001b5e:	d058      	beq.n	8001c12 <HAL_TIM_ConfigClockSource+0x13e>
 8001b60:	2b40      	cmp	r3, #64	@ 0x40
 8001b62:	d86f      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b64:	2b30      	cmp	r3, #48	@ 0x30
 8001b66:	d064      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15e>
 8001b68:	2b30      	cmp	r3, #48	@ 0x30
 8001b6a:	d86b      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b6c:	2b20      	cmp	r3, #32
 8001b6e:	d060      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15e>
 8001b70:	2b20      	cmp	r3, #32
 8001b72:	d867      	bhi.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d05c      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15e>
 8001b78:	2b10      	cmp	r3, #16
 8001b7a:	d05a      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0x15e>
 8001b7c:	e062      	b.n	8001c44 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b8e:	f000 f98b 	bl	8001ea8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001ba0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	609a      	str	r2, [r3, #8]
      break;
 8001baa:	e04f      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001bbc:	f000 f974 	bl	8001ea8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001bce:	609a      	str	r2, [r3, #8]
      break;
 8001bd0:	e03c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bde:	461a      	mov	r2, r3
 8001be0:	f000 f8e8 	bl	8001db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2150      	movs	r1, #80	@ 0x50
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 f941 	bl	8001e72 <TIM_ITRx_SetConfig>
      break;
 8001bf0:	e02c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bfe:	461a      	mov	r2, r3
 8001c00:	f000 f907 	bl	8001e12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2160      	movs	r1, #96	@ 0x60
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f931 	bl	8001e72 <TIM_ITRx_SetConfig>
      break;
 8001c10:	e01c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c1e:	461a      	mov	r2, r3
 8001c20:	f000 f8c8 	bl	8001db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2140      	movs	r1, #64	@ 0x40
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 f921 	bl	8001e72 <TIM_ITRx_SetConfig>
      break;
 8001c30:	e00c      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	f000 f918 	bl	8001e72 <TIM_ITRx_SetConfig>
      break;
 8001c42:	e003      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
      break;
 8001c48:	e000      	b.n	8001c4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8001c4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a46      	ldr	r2, [pc, #280]	@ (8001d94 <TIM_Base_SetConfig+0x12c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d013      	beq.n	8001ca8 <TIM_Base_SetConfig+0x40>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c86:	d00f      	beq.n	8001ca8 <TIM_Base_SetConfig+0x40>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a43      	ldr	r2, [pc, #268]	@ (8001d98 <TIM_Base_SetConfig+0x130>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d00b      	beq.n	8001ca8 <TIM_Base_SetConfig+0x40>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a42      	ldr	r2, [pc, #264]	@ (8001d9c <TIM_Base_SetConfig+0x134>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d007      	beq.n	8001ca8 <TIM_Base_SetConfig+0x40>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a41      	ldr	r2, [pc, #260]	@ (8001da0 <TIM_Base_SetConfig+0x138>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d003      	beq.n	8001ca8 <TIM_Base_SetConfig+0x40>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a40      	ldr	r2, [pc, #256]	@ (8001da4 <TIM_Base_SetConfig+0x13c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d108      	bne.n	8001cba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a35      	ldr	r2, [pc, #212]	@ (8001d94 <TIM_Base_SetConfig+0x12c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d01f      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cc8:	d01b      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a32      	ldr	r2, [pc, #200]	@ (8001d98 <TIM_Base_SetConfig+0x130>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d017      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a31      	ldr	r2, [pc, #196]	@ (8001d9c <TIM_Base_SetConfig+0x134>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a30      	ldr	r2, [pc, #192]	@ (8001da0 <TIM_Base_SetConfig+0x138>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00f      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8001da4 <TIM_Base_SetConfig+0x13c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00b      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a2e      	ldr	r2, [pc, #184]	@ (8001da8 <TIM_Base_SetConfig+0x140>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d007      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8001dac <TIM_Base_SetConfig+0x144>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d003      	beq.n	8001d02 <TIM_Base_SetConfig+0x9a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8001db0 <TIM_Base_SetConfig+0x148>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d108      	bne.n	8001d14 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a16      	ldr	r2, [pc, #88]	@ (8001d94 <TIM_Base_SetConfig+0x12c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d00f      	beq.n	8001d60 <TIM_Base_SetConfig+0xf8>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a18      	ldr	r2, [pc, #96]	@ (8001da4 <TIM_Base_SetConfig+0x13c>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d00b      	beq.n	8001d60 <TIM_Base_SetConfig+0xf8>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a17      	ldr	r2, [pc, #92]	@ (8001da8 <TIM_Base_SetConfig+0x140>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d007      	beq.n	8001d60 <TIM_Base_SetConfig+0xf8>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <TIM_Base_SetConfig+0x144>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d003      	beq.n	8001d60 <TIM_Base_SetConfig+0xf8>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a15      	ldr	r2, [pc, #84]	@ (8001db0 <TIM_Base_SetConfig+0x148>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d103      	bne.n	8001d68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	691a      	ldr	r2, [r3, #16]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d105      	bne.n	8001d86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f023 0201 	bic.w	r2, r3, #1
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	611a      	str	r2, [r3, #16]
  }
}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40012c00 	.word	0x40012c00
 8001d98:	40000400 	.word	0x40000400
 8001d9c:	40000800 	.word	0x40000800
 8001da0:	40000c00 	.word	0x40000c00
 8001da4:	40013400 	.word	0x40013400
 8001da8:	40014000 	.word	0x40014000
 8001dac:	40014400 	.word	0x40014400
 8001db0:	40014800 	.word	0x40014800

08001db4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	f023 0201 	bic.w	r2, r3, #1
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001dde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	011b      	lsls	r3, r3, #4
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	f023 030a 	bic.w	r3, r3, #10
 8001df0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	621a      	str	r2, [r3, #32]
}
 8001e06:	bf00      	nop
 8001e08:	371c      	adds	r7, #28
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b087      	sub	sp, #28
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	60f8      	str	r0, [r7, #12]
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	f023 0210 	bic.w	r2, r3, #16
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001e3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	031b      	lsls	r3, r3, #12
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001e4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	621a      	str	r2, [r3, #32]
}
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b085      	sub	sp, #20
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	f043 0307 	orr.w	r3, r3, #7
 8001e94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	609a      	str	r2, [r3, #8]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	60f8      	str	r0, [r7, #12]
 8001eb0:	60b9      	str	r1, [r7, #8]
 8001eb2:	607a      	str	r2, [r7, #4]
 8001eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ec2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	021a      	lsls	r2, r3, #8
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	609a      	str	r2, [r3, #8]
}
 8001edc:	bf00      	nop
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d101      	bne.n	8001f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e068      	b.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a2e      	ldr	r2, [pc, #184]	@ (8001fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d004      	beq.n	8001f34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001fe4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d108      	bne.n	8001f46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001f3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d01d      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f72:	d018      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1b      	ldr	r2, [pc, #108]	@ (8001fe8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d013      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1a      	ldr	r2, [pc, #104]	@ (8001fec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d00e      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a18      	ldr	r2, [pc, #96]	@ (8001ff0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d009      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a13      	ldr	r2, [pc, #76]	@ (8001fe4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d004      	beq.n	8001fa6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a14      	ldr	r2, [pc, #80]	@ (8001ff4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40012c00 	.word	0x40012c00
 8001fe4:	40013400 	.word	0x40013400
 8001fe8:	40000400 	.word	0x40000400
 8001fec:	40000800 	.word	0x40000800
 8001ff0:	40000c00 	.word	0x40000c00
 8001ff4:	40014000 	.word	0x40014000

08001ff8 <memset>:
 8001ff8:	4402      	add	r2, r0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d100      	bne.n	8002002 <memset+0xa>
 8002000:	4770      	bx	lr
 8002002:	f803 1b01 	strb.w	r1, [r3], #1
 8002006:	e7f9      	b.n	8001ffc <memset+0x4>

08002008 <__libc_init_array>:
 8002008:	b570      	push	{r4, r5, r6, lr}
 800200a:	4d0d      	ldr	r5, [pc, #52]	@ (8002040 <__libc_init_array+0x38>)
 800200c:	4c0d      	ldr	r4, [pc, #52]	@ (8002044 <__libc_init_array+0x3c>)
 800200e:	1b64      	subs	r4, r4, r5
 8002010:	10a4      	asrs	r4, r4, #2
 8002012:	2600      	movs	r6, #0
 8002014:	42a6      	cmp	r6, r4
 8002016:	d109      	bne.n	800202c <__libc_init_array+0x24>
 8002018:	4d0b      	ldr	r5, [pc, #44]	@ (8002048 <__libc_init_array+0x40>)
 800201a:	4c0c      	ldr	r4, [pc, #48]	@ (800204c <__libc_init_array+0x44>)
 800201c:	f000 f818 	bl	8002050 <_init>
 8002020:	1b64      	subs	r4, r4, r5
 8002022:	10a4      	asrs	r4, r4, #2
 8002024:	2600      	movs	r6, #0
 8002026:	42a6      	cmp	r6, r4
 8002028:	d105      	bne.n	8002036 <__libc_init_array+0x2e>
 800202a:	bd70      	pop	{r4, r5, r6, pc}
 800202c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002030:	4798      	blx	r3
 8002032:	3601      	adds	r6, #1
 8002034:	e7ee      	b.n	8002014 <__libc_init_array+0xc>
 8002036:	f855 3b04 	ldr.w	r3, [r5], #4
 800203a:	4798      	blx	r3
 800203c:	3601      	adds	r6, #1
 800203e:	e7f2      	b.n	8002026 <__libc_init_array+0x1e>
 8002040:	080020a8 	.word	0x080020a8
 8002044:	080020a8 	.word	0x080020a8
 8002048:	080020a8 	.word	0x080020a8
 800204c:	080020ac 	.word	0x080020ac

08002050 <_init>:
 8002050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002052:	bf00      	nop
 8002054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002056:	bc08      	pop	{r3}
 8002058:	469e      	mov	lr, r3
 800205a:	4770      	bx	lr

0800205c <_fini>:
 800205c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800205e:	bf00      	nop
 8002060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002062:	bc08      	pop	{r3}
 8002064:	469e      	mov	lr, r3
 8002066:	4770      	bx	lr
