[connectivity]
sp=pw5_2_opt_accel_1.pw5_2_1_merged15_write_pipe0:DDR[0]
sp=pw5_2_opt_accel_1.t1_1_merged12_read_pipe0:DDR[1]
