{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 21:24:24 2021 " "Info: Processing started: Tue Mar 23 21:24:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74273:inst3\|14 " "Info: Detected ripple clock \"74273:inst3\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:inst3\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"shixu:inst\|fstate.s_st3\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"shixu:inst\|fstate.st3\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"shixu:inst\|fstate.st2\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"shixu:inst\|fstate.s_st2\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shixu:inst\|t2 " "Info: Detected gated clock \"shixu:inst\|t2\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"shixu:inst\|fstate.st1\" as buffer" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 7474:inst5\|10 register 74273:inst3\|14 401.93 MHz 2.488 ns Internal " "Info: Clock \"clk\" has Internal fmax of 401.93 MHz between source register \"7474:inst5\|10\" and destination register \"74273:inst3\|14\" (period= 2.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns + Longest register register " "Info: + Longest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst5\|10 1 REG LCFF_X25_Y1_N19 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5\|10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst5|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.154 ns) 0.727 ns rom:inst9\|temp\[7\]~564 2 COMB LCCOMB_X22_Y1_N28 1 " "Info: 2: + IC(0.573 ns) + CELL(0.154 ns) = 0.727 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'rom:inst9\|temp\[7\]~564'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { 7474:inst5|10 rom:inst9|temp[7]~564 } "NODE_NAME" } } { "blocks/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/rom.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.882 ns 74273:inst3\|14 3 REG LCFF_X22_Y1_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.882 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rom:inst9|temp[7]~564 74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 35.03 % ) " "Info: Total cell delay = 0.309 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 64.97 % ) " "Info: Total interconnect delay = 0.573 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { 7474:inst5|10 rom:inst9|temp[7]~564 74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { 7474:inst5|10 {} rom:inst9|temp[7]~564 {} 74273:inst3|14 {} } { 0.000ns 0.573ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.422 ns - Smallest " "Info: - Smallest clock skew is -1.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.475 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.st1 2 REG LCFF_X18_Y1_N29 6 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.618 ns) 4.475 ns 74273:inst3\|14 3 REG LCFF_X22_Y1_N29 2 " "Info: 3: + IC(0.752 ns) + CELL(0.618 ns) = 4.475 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { shixu:inst|fstate.st1 74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 48.80 % ) " "Info: Total cell delay = 2.184 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.291 ns ( 51.20 % ) " "Info: Total interconnect delay = 2.291 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { clk shixu:inst|fstate.st1 74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.475 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} 74273:inst3|14 {} } { 0.000ns 0.000ns 1.539ns 0.752ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.897 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.s_st2 2 REG LCFF_X18_Y1_N23 3 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 3; REG Node = 'shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 3.553 ns shixu:inst\|t2 3 COMB LCCOMB_X18_Y1_N26 2 " "Info: 3: + IC(0.223 ns) + CELL(0.225 ns) = 3.553 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 2; COMB Node = 'shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { shixu:inst|fstate.s_st2 shixu:inst|t2 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.000 ns) 4.615 ns shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.062 ns) + CELL(0.000 ns) = 4.615 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { shixu:inst|t2 shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.897 ns 7474:inst5\|10 5 REG LCFF_X25_Y1_N19 23 " "Info: 5: + IC(0.664 ns) + CELL(0.618 ns) = 5.897 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5\|10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.409 ns ( 40.85 % ) " "Info: Total cell delay = 2.409 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 59.15 % ) " "Info: Total interconnect delay = 3.488 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.897 ns" { clk {} clk~combout {} shixu:inst|fstate.s_st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.223ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { clk shixu:inst|fstate.st1 74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.475 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} 74273:inst3|14 {} } { 0.000ns 0.000ns 1.539ns 0.752ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.897 ns" { clk {} clk~combout {} shixu:inst|fstate.s_st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.223ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { 7474:inst5|10 rom:inst9|temp[7]~564 74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { 7474:inst5|10 {} rom:inst9|temp[7]~564 {} 74273:inst3|14 {} } { 0.000ns 0.573ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { clk shixu:inst|fstate.st1 74273:inst3|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.475 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} 74273:inst3|14 {} } { 0.000ns 0.000ns 1.539ns 0.752ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.897 ns" { clk {} clk~combout {} shixu:inst|fstate.s_st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.223ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 88 " "Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "7474:inst5\|10 74273:inst8\|16 clk 1.015 ns " "Info: Found hold time violation between source  pin or register \"7474:inst5\|10\" and destination pin or register \"74273:inst8\|16\" for clock \"clk\" (Hold time is 1.015 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.544 ns + Largest " "Info: + Largest clock skew is 1.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.419 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.st1 2 REG LCFF_X18_Y1_N29 6 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.000 ns) 6.137 ns shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G5 20 " "Info: 3: + IC(3.032 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 7.419 ns 74273:inst8\|16 4 REG LCFF_X25_Y1_N23 1 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 7.419 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = '74273:inst8\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { shixu:inst|fstate.st1~clkctrl 74273:inst8|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 29.44 % ) " "Info: Total cell delay = 2.184 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 70.56 % ) " "Info: Total interconnect delay = 5.235 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { clk shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl 74273:inst8|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.419 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} shixu:inst|fstate.st1~clkctrl {} 74273:inst8|16 {} } { 0.000ns 0.000ns 1.539ns 3.032ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.875 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.st2 2 REG LCFF_X18_Y1_N13 4 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 4; REG Node = 'shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 3.531 ns shixu:inst\|t2 3 COMB LCCOMB_X18_Y1_N26 2 " "Info: 3: + IC(0.373 ns) + CELL(0.053 ns) = 3.531 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 2; COMB Node = 'shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { shixu:inst|fstate.st2 shixu:inst|t2 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.000 ns) 4.593 ns shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.062 ns) + CELL(0.000 ns) = 4.593 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { shixu:inst|t2 shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.875 ns 7474:inst5\|10 5 REG LCFF_X25_Y1_N19 23 " "Info: 5: + IC(0.664 ns) + CELL(0.618 ns) = 5.875 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5\|10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.237 ns ( 38.08 % ) " "Info: Total cell delay = 2.237 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 61.92 % ) " "Info: Total interconnect delay = 3.638 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { clk shixu:inst|fstate.st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { clk {} clk~combout {} shixu:inst|fstate.st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.373ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { clk shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl 74273:inst8|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.419 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} shixu:inst|fstate.st1~clkctrl {} 74273:inst8|16 {} } { 0.000ns 0.000ns 1.539ns 3.032ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { clk shixu:inst|fstate.st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { clk {} clk~combout {} shixu:inst|fstate.st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.373ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.584 ns - Shortest register register " "Info: - Shortest register to register delay is 0.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst5\|10 1 REG LCFF_X25_Y1_N19 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5\|10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst5|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 0.429 ns rom:inst9\|temp\[17\]~567 2 COMB LCCOMB_X25_Y1_N22 1 " "Info: 2: + IC(0.376 ns) + CELL(0.053 ns) = 0.429 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'rom:inst9\|temp\[17\]~567'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { 7474:inst5|10 rom:inst9|temp[17]~567 } "NODE_NAME" } } { "blocks/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/rom.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.584 ns 74273:inst8\|16 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.584 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = '74273:inst8\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rom:inst9|temp[17]~567 74273:inst8|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 35.62 % ) " "Info: Total cell delay = 0.208 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.376 ns ( 64.38 % ) " "Info: Total interconnect delay = 0.376 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { 7474:inst5|10 rom:inst9|temp[17]~567 74273:inst8|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.584 ns" { 7474:inst5|10 {} rom:inst9|temp[17]~567 {} 74273:inst8|16 {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { clk shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl 74273:inst8|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.419 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} shixu:inst|fstate.st1~clkctrl {} 74273:inst8|16 {} } { 0.000ns 0.000ns 1.539ns 3.032ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { clk shixu:inst|fstate.st2 shixu:inst|t2 shixu:inst|t2~clkctrl 7474:inst5|10 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { clk {} clk~combout {} shixu:inst|fstate.st2 {} shixu:inst|t2 {} shixu:inst|t2~clkctrl {} 7474:inst5|10 {} } { 0.000ns 0.000ns 1.539ns 0.373ns 1.062ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { 7474:inst5|10 rom:inst9|temp[17]~567 74273:inst8|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.584 ns" { 7474:inst5|10 {} rom:inst9|temp[17]~567 {} 74273:inst8|16 {} } { 0.000ns 0.376ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shixu:inst\|fstate.idle tj clk 3.631 ns register " "Info: tsu for register \"shixu:inst\|fstate.idle\" (data pin = \"tj\", clock pin = \"clk\") is 3.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.017 ns + Longest pin register " "Info: + Longest pin to register delay is 6.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns tj 1 PIN PIN_B13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 8; PIN Node = 'tj'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { tj } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 -40 -24 528 "tj" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.378 ns) 5.862 ns shixu:inst\|Selector0~0 2 COMB LCCOMB_X18_Y1_N18 1 " "Info: 2: + IC(4.665 ns) + CELL(0.378 ns) = 5.862 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 1; COMB Node = 'shixu:inst\|Selector0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.043 ns" { tj shixu:inst|Selector0~0 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.017 ns shixu:inst\|fstate.idle 3 REG LCFF_X18_Y1_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.017 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { shixu:inst|Selector0~0 shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 22.47 % ) " "Info: Total cell delay = 1.352 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.665 ns ( 77.53 % ) " "Info: Total interconnect delay = 4.665 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { tj shixu:inst|Selector0~0 shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.017 ns" { tj {} tj~combout {} shixu:inst|Selector0~0 {} shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 4.665ns 0.000ns } { 0.000ns 0.819ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns shixu:inst\|fstate.idle 3 REG LCFF_X18_Y1_N19 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'shixu:inst\|fstate.idle'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl shixu:inst|fstate.idle } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { tj shixu:inst|Selector0~0 shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.017 ns" { tj {} tj~combout {} shixu:inst|Selector0~0 {} shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 4.665ns 0.000ns } { 0.000ns 0.819ns 0.378ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl shixu:inst|fstate.idle } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} shixu:inst|fstate.idle {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S2 74273:inst3\|17 12.133 ns register " "Info: tco from clock \"clk\" to destination pin \"S2\" through register \"74273:inst3\|17\" is 12.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.416 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.st1 2 REG LCFF_X18_Y1_N29 6 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.000 ns) 6.137 ns shixu:inst\|fstate.st1~clkctrl 3 COMB CLKCTRL_G5 20 " "Info: 3: + IC(3.032 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'shixu:inst\|fstate.st1~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 7.416 ns 74273:inst3\|17 4 REG LCFF_X23_Y1_N7 1 " "Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 7.416 ns; Loc. = LCFF_X23_Y1_N7; Fanout = 1; REG Node = '74273:inst3\|17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { shixu:inst|fstate.st1~clkctrl 74273:inst3|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 29.45 % ) " "Info: Total cell delay = 2.184 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 70.55 % ) " "Info: Total interconnect delay = 5.232 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { clk shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl 74273:inst3|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} shixu:inst|fstate.st1~clkctrl {} 74273:inst3|17 {} } { 0.000ns 0.000ns 1.539ns 3.032ns 0.661ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.623 ns + Longest register pin " "Info: + Longest register to pin delay is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst3\|17 1 REG LCFF_X23_Y1_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N7; Fanout = 1; REG Node = '74273:inst3\|17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst3|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(2.036 ns) 4.623 ns S2 2 PIN PIN_C10 0 " "Info: 2: + IC(2.587 ns) + CELL(2.036 ns) = 4.623 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { 74273:inst3|17 S2 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 272 1216 1392 288 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 44.04 % ) " "Info: Total cell delay = 2.036 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 55.96 % ) " "Info: Total interconnect delay = 2.587 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { 74273:inst3|17 S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { 74273:inst3|17 {} S2 {} } { 0.000ns 2.587ns } { 0.000ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { clk shixu:inst|fstate.st1 shixu:inst|fstate.st1~clkctrl 74273:inst3|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} shixu:inst|fstate.st1~clkctrl {} 74273:inst3|17 {} } { 0.000ns 0.000ns 1.539ns 3.032ns 0.661ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { 74273:inst3|17 S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { 74273:inst3|17 {} S2 {} } { 0.000ns 2.587ns } { 0.000ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst4\|14 IR7 clk 2.824 ns register " "Info: th for register \"74273:inst4\|14\" (data pin = \"IR7\", clock pin = \"clk\") is 2.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 360 8 24 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.712 ns) 3.105 ns shixu:inst\|fstate.st1 2 REG LCFF_X18_Y1_N29 6 " "Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/blocks/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.712 ns) 4.569 ns 74273:inst3\|14 3 REG LCFF_X22_Y1_N29 2 " "Info: 3: + IC(0.752 ns) + CELL(0.712 ns) = 4.569 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { shixu:inst|fstate.st1 74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.053 ns) 5.171 ns inst26 4 COMB LCCOMB_X18_Y1_N2 1 " "Info: 4: + IC(0.549 ns) + CELL(0.053 ns) = 5.171 ns; Loc. = LCCOMB_X18_Y1_N2; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { 74273:inst3|14 inst26 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.000 ns) 6.251 ns inst26~clkctrl 5 COMB CLKCTRL_G4 3 " "Info: 5: + IC(1.080 ns) + CELL(0.000 ns) = 6.251 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst26~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 7.526 ns 74273:inst4\|14 6 REG LCFF_X22_Y2_N23 1 " "Info: 6: + IC(0.657 ns) + CELL(0.618 ns) = 7.526 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 1; REG Node = '74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst26~clkctrl 74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.949 ns ( 39.18 % ) " "Info: Total cell delay = 2.949 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 60.82 % ) " "Info: Total interconnect delay = 4.577 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { clk shixu:inst|fstate.st1 74273:inst3|14 inst26 inst26~clkctrl 74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} 74273:inst3|14 {} inst26 {} inst26~clkctrl {} 74273:inst4|14 {} } { 0.000ns 0.000ns 1.539ns 0.752ns 0.549ns 1.080ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns IR7 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'IR7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR7 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex6/control/control.bdf" { { -56 64 80 112 "IR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.743 ns) + CELL(0.309 ns) 4.851 ns 74273:inst4\|14 2 REG LCFF_X22_Y2_N23 1 " "Info: 2: + IC(3.743 ns) + CELL(0.309 ns) = 4.851 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 1; REG Node = '74273:inst4\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { IR7 74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.84 % ) " "Info: Total cell delay = 1.108 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.743 ns ( 77.16 % ) " "Info: Total interconnect delay = 3.743 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { IR7 74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { IR7 {} IR7~combout {} 74273:inst4|14 {} } { 0.000ns 0.000ns 3.743ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { clk shixu:inst|fstate.st1 74273:inst3|14 inst26 inst26~clkctrl 74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { clk {} clk~combout {} shixu:inst|fstate.st1 {} 74273:inst3|14 {} inst26 {} inst26~clkctrl {} 74273:inst4|14 {} } { 0.000ns 0.000ns 1.539ns 0.752ns 0.549ns 1.080ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { IR7 74273:inst4|14 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { IR7 {} IR7~combout {} 74273:inst4|14 {} } { 0.000ns 0.000ns 3.743ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 21:24:24 2021 " "Info: Processing ended: Tue Mar 23 21:24:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
