/*
 * Copyright (C) 2008-2012 Numascale AS, support@numascale.com
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef _DDR_SPD_H_
#define _DDR_SPD_H_

#include <inttypes.h>

/*
 * Format from "JEDEC Standard No. 21-C,
 * Appendix D: Rev 1.0: SPD's for DDR SDRAM
 */
typedef struct ddr1_spd_eeprom_s {
        uint8_t info_size;   /*  0 # bytes written into serial memory */
        uint8_t chip_size;   /*  1 Total # bytes of SPD memory device */
        uint8_t mem_type;    /*  2 Fundamental memory type */
        uint8_t nrow_addr;   /*  3 # of Row Addresses on this assembly */
        uint8_t ncol_addr;   /*  4 # of Column Addrs on this assembly */
        uint8_t nrows;       /*  5 Number of DIMM Banks */
        uint8_t dataw_lsb;   /*  6 Data Width of this assembly */
        uint8_t dataw_msb;   /*  7 ... Data Width continuation */
        uint8_t voltage;     /*  8 Voltage intf std of this assembly */
        uint8_t clk_cycle;   /*  9 SDRAM Cycle time @ CL=X */
        uint8_t clk_access;  /* 10 SDRAM Access from Clk @ CL=X (tAC) */
        uint8_t config;      /* 11 DIMM Configuration type */
        uint8_t refresh;     /* 12 Refresh Rate/Type */
        uint8_t primw;       /* 13 Primary SDRAM Width */
        uint8_t ecw;         /* 14 Error Checking SDRAM width */
        uint8_t min_delay;   /* 15 for Back to Back Random Address */
        uint8_t burstl;      /* 16 Burst Lengths Supported */
        uint8_t nbanks;      /* 17 # of Banks on SDRAM Device */
        uint8_t cas_lat;     /* 18 CAS# Latencies Supported */
        uint8_t cs_lat;      /* 19 CS# Latency */
        uint8_t write_lat;   /* 20 Write Latency (aka Write Recovery) */
        uint8_t mod_attr;    /* 21 SDRAM Module Attributes */
        uint8_t dev_attr;    /* 22 SDRAM Device Attributes */
        uint8_t clk_cycle2;  /* 23 Min SDRAM Cycle time @ CL=X-0.5 */
        uint8_t clk_access2; /* 24 SDRAM Access from
                                         Clk @ CL=X-0.5 (tAC) */
        uint8_t clk_cycle3;  /* 25 Min SDRAM Cycle time @ CL=X-1 */
        uint8_t clk_access3; /* 26 Max Access from Clk @ CL=X-1 (tAC) */
        uint8_t trp;         /* 27 Min Row Precharge Time (tRP)*/
        uint8_t trrd;        /* 28 Min Row Active to Row Active (tRRD) */
        uint8_t trcd;        /* 29 Min RAS to CAS Delay (tRCD) */
        uint8_t tras;        /* 30 Minimum RAS Pulse Width (tRAS) */
        uint8_t bank_dens;   /* 31 Density of each bank on module */
        uint8_t ca_setup;    /* 32 Addr + Cmd Setup Time Before Clk */
        uint8_t ca_hold;     /* 33 Addr + Cmd Hold Time After Clk */
        uint8_t data_setup;  /* 34 Data Input Setup Time Before Strobe */
        uint8_t data_hold;   /* 35 Data Input Hold Time After Strobe */
        uint8_t res_36_40[5];/* 36-40 reserved for VCSDRAM */
        uint8_t trc;         /* 41 Min Active to Auto refresh time tRC */
        uint8_t trfc;        /* 42 Min Auto to Active period tRFC */
        uint8_t tckmax;      /* 43 Max device cycle time tCKmax */
        uint8_t tdqsq;       /* 44 Max DQS to DQ skew (tDQSQ max) */
        uint8_t tqhs;        /* 45 Max Read DataHold skew (tQHS) */
        uint8_t res_46;      /* 46 Reserved */
        uint8_t dimm_height; /* 47 DDR SDRAM DIMM Height */
        uint8_t res_48_61[14]; /* 48-61 Reserved */
        uint8_t spd_rev;     /* 62 SPD Data Revision Code */
        uint8_t cksum;       /* 63 Checksum for bytes 0-62 */
        uint8_t mid[8];      /* 64-71 Mfr's JEDEC ID code per JEP-106 */
        uint8_t mloc;        /* 72 Manufacturing Location */
        uint8_t mpart[18];   /* 73 Manufacturer's Part Number */
        uint8_t rev[2];      /* 91 Revision Code */
        uint8_t mdate[2];    /* 93 Manufacturing Date */
        uint8_t sernum[4];   /* 95 Assembly Serial Number */
        uint8_t mspec[27];   /* 99-127 Manufacturer Specific Data */

} ddr1_spd_eeprom_t;

/*
 * Format from "JEDEC Appendix X: Serial Presence Detects for DDR2 SDRAM",
 * SPD Revision 1.2
 */
typedef struct ddr2_spd_eeprom_s {
        uint8_t info_size;   /*  0 # bytes written into serial memory */
        uint8_t chip_size;   /*  1 Total # bytes of SPD memory device */
        uint8_t mem_type;    /*  2 Fundamental memory type */
        uint8_t nrow_addr;   /*  3 # of Row Addresses on this assembly */
        uint8_t ncol_addr;   /*  4 # of Column Addrs on this assembly */
        uint8_t mod_ranks;   /*  5 Number of DIMM Ranks */
        uint8_t dataw;       /*  6 Module Data Width */
        uint8_t res_7;       /*  7 Reserved */
        uint8_t voltage;     /*  8 Voltage intf std of this assembly */
        uint8_t clk_cycle;   /*  9 SDRAM Cycle time @ CL=X */
        uint8_t clk_access;  /* 10 SDRAM Access from Clk @ CL=X (tAC) */
        uint8_t config;      /* 11 DIMM Configuration type */
        uint8_t refresh;     /* 12 Refresh Rate/Type */
        uint8_t primw;       /* 13 Primary SDRAM Width */
        uint8_t ecw;         /* 14 Error Checking SDRAM width */
        uint8_t res_15;      /* 15 Reserved */
        uint8_t burstl;      /* 16 Burst Lengths Supported */
        uint8_t nbanks;      /* 17 # of Banks on Each SDRAM Device */
        uint8_t cas_lat;     /* 18 CAS# Latencies Supported */
        uint8_t mech_char;   /* 19 DIMM Mechanical Characteristics */
        uint8_t dimm_type;   /* 20 DIMM type information */
        uint8_t mod_attr;    /* 21 SDRAM Module Attributes */
        uint8_t dev_attr;    /* 22 SDRAM Device Attributes */
        uint8_t clk_cycle2;  /* 23 Min SDRAM Cycle time @ CL=X-1 */
        uint8_t clk_access2; /* 24 SDRAM Access from Clk @ CL=X-1 (tAC) */
        uint8_t clk_cycle3;  /* 25 Min SDRAM Cycle time @ CL=X-2 */
        uint8_t clk_access3; /* 26 Max Access from Clk @ CL=X-2 (tAC) */
        uint8_t trp;         /* 27 Min Row Precharge Time (tRP)*/
        uint8_t trrd;        /* 28 Min Row Active to Row Active (tRRD) */
        uint8_t trcd;        /* 29 Min RAS to CAS Delay (tRCD) */
        uint8_t tras;        /* 30 Minimum RAS Pulse Width (tRAS) */
        uint8_t rank_dens;   /* 31 Density of each rank on module */
        uint8_t ca_setup;    /* 32 Addr+Cmd Setup Time Before Clk (tIS) */
        uint8_t ca_hold;     /* 33 Addr+Cmd Hold Time After Clk (tIH) */
        uint8_t data_setup;  /* 34 Data Input Setup Time
                                         Before Strobe (tDS) */
        uint8_t data_hold;   /* 35 Data Input Hold Time
                                         After Strobe (tDH) */
        uint8_t twr;         /* 36 Write Recovery time tWR */
        uint8_t twtr;        /* 37 Int write to read delay tWTR */
        uint8_t trtp;        /* 38 Int read to precharge delay tRTP */
        uint8_t mem_probe;   /* 39 Mem analysis probe characteristics */
        uint8_t trctrfc_ext; /* 40 Extensions to trc and trfc */
        uint8_t trc;         /* 41 Min Active to Auto refresh time tRC */
        uint8_t trfc;        /* 42 Min Auto to Active period tRFC */
        uint8_t tckmax;      /* 43 Max device cycle time tCKmax */
        uint8_t tdqsq;       /* 44 Max DQS to DQ skew (tDQSQ max) */
        uint8_t tqhs;        /* 45 Max Read DataHold skew (tQHS) */
        uint8_t pll_relock;  /* 46 PLL Relock time */
        uint8_t Tcasemax;    /* 47 Tcasemax */
        uint8_t psiTAdram;   /* 48 Thermal Resistance of DRAM Package from
                                         Top (Case) to Ambient (Psi T-A DRAM) */
        uint8_t dt0_mode;    /* 49 DRAM Case Temperature Rise from Ambient
                                         due to Activate-Precharge/Mode Bits
                                         (DT0/Mode Bits) */
        uint8_t dt2n_dt2q;   /* 50 DRAM Case Temperature Rise from Ambient
                                         due to Precharge/Quiet Standby
                                         (DT2N/DT2Q) */
        uint8_t dt2p;        /* 51 DRAM Case Temperature Rise from Ambient
                                         due to Precharge Power-Down (DT2P) */
        uint8_t dt3n;        /* 52 DRAM Case Temperature Rise from Ambient
                                         due to Active Standby (DT3N) */
        uint8_t dt3pfast;    /* 53 DRAM Case Temperature Rise from Ambient
                                         due to Active Power-Down with
                                         Fast PDN Exit (DT3Pfast) */
        uint8_t dt3pslow;    /* 54 DRAM Case Temperature Rise from Ambient
                                         due to Active Power-Down with Slow
                                         PDN Exit (DT3Pslow) */
        uint8_t dt4r_dt4r4w; /* 55 DRAM Case Temperature Rise from Ambient
                                         due to Page Open Burst Read/DT4R4W
                                         Mode Bit (DT4R/DT4R4W Mode Bit) */
        uint8_t dt5b;        /* 56 DRAM Case Temperature Rise from Ambient
                                         due to Burst Refresh (DT5B) */
        uint8_t dt7;         /* 57 DRAM Case Temperature Rise from Ambient
                                         due to Bank Interleave Reads with
                                         Auto-Precharge (DT7) */
        uint8_t psiTApll;    /* 58 Thermal Resistance of PLL Package form
                                         Top (Case) to Ambient (Psi T-A PLL) */
        uint8_t psiTAreg;    /* 59 Thermal Reisitance of Register Package
                                         from Top (Case) to Ambient
                                         (Psi T-A Register) */
        uint8_t dtpllactive; /* 60 PLL Case Temperature Rise from Ambient
                                         due to PLL Active (DT PLL Active) */
        uint8_t dtregact;    /* 61 Register Case Temperature Rise from
                                         Ambient due to Register Active/Mode Bit
                                         (DT Register Active/Mode Bit) */
        uint8_t spd_rev;     /* 62 SPD Data Revision Code */
        uint8_t cksum;       /* 63 Checksum for bytes 0-62 */
        uint8_t mid[8];      /* 64 Mfr's JEDEC ID code per JEP-106 */
        uint8_t mloc;        /* 72 Manufacturing Location */
        uint8_t mpart[18];   /* 73 Manufacturer's Part Number */
        uint8_t rev[2];      /* 91 Revision Code */
        uint8_t mdate[2];    /* 93 Manufacturing Date */
        uint8_t sernum[4];   /* 95 Assembly Serial Number */
        uint8_t mspec[27];   /* 99-127 Manufacturer Specific Data */

} ddr2_spd_eeprom_t;

typedef struct ddr3_spd_eeprom_s {
        /* General Section: Bytes 0-59 */
        uint8_t info_size_crc;   /*  0 # bytes written into serial memory,
                                             CRC coverage */
        uint8_t spd_rev;         /*  1 Total # bytes of SPD mem device */
        uint8_t mem_type;        /*  2 Key Byte / Fundamental mem type */
        uint8_t module_type;     /*  3 Key Byte / Module Type */
        uint8_t density_banks;   /*  4 SDRAM Density and Banks */
        uint8_t addressing;      /*  5 SDRAM Addressing */
        uint8_t module_vdd;      /*  6 Module nominal voltage, VDD */
        uint8_t organization;    /*  7 Module Organization */
        uint8_t bus_width;       /*  8 Module Memory Bus Width */
        uint8_t ftb_div;         /*  9 Fine Timebase (FTB)
                                             Dividend / Divisor */
        uint8_t mtb_dividend;    /* 10 Medium Timebase (MTB) Dividend */
        uint8_t mtb_divisor;     /* 11 Medium Timebase (MTB) Divisor */
        uint8_t tCK_min;         /* 12 SDRAM Minimum Cycle Time */
        uint8_t res_13;          /* 13 Reserved */
        uint8_t caslat_lsb;      /* 14 CAS Latencies Supported,
                                             Least Significant Byte */
        uint8_t caslat_msb;      /* 15 CAS Latencies Supported,
                                             Most Significant Byte */
        uint8_t tAA_min;         /* 16 Min CAS Latency Time */
        uint8_t tWR_min;         /* 17 Min Write REcovery Time */
        uint8_t tRCD_min;        /* 18 Min RAS# to CAS# Delay Time */
        uint8_t tRRD_min;        /* 19 Min Row Active to
                                             Row Active Delay Time */
        uint8_t tRP_min;         /* 20 Min Row Precharge Delay Time */
        uint8_t tRAS_tRC_ext;    /* 21 Upper Nibbles for tRAS and tRC */
        uint8_t tRAS_min_lsb;    /* 22 Min Active to Precharge
                                             Delay Time */
        uint8_t tRC_min_lsb;     /* 23 Min Active to Active/Refresh
                                             Delay Time, LSB */
        uint8_t tRFC_min_lsb;    /* 24 Min Refresh Recovery Delay Time */
        uint8_t tRFC_min_msb;    /* 25 Min Refresh Recovery Delay Time */
        uint8_t tWTR_min;        /* 26 Min Internal Write to
                                             Read Command Delay Time */
        uint8_t tRTP_min;        /* 27 Min Internal Read to Precharge
                                             Command Delay Time */
        uint8_t tFAW_msb;        /* 28 Upper Nibble for tFAW */
        uint8_t tFAW_min;        /* 29 Min Four Activate Window
                                             Delay Time*/
        uint8_t opt_features;    /* 30 SDRAM Optional Features */
        uint8_t therm_ref_opt;   /* 31 SDRAM Thermal and Refresh Opts */
        uint8_t therm_sensor;    /* 32 Module Thermal Sensor */
        uint8_t device_type;     /* 33 SDRAM device type */
        uint8_t res_34_59[26];   /* 34-59 Reserved, General Section */

        /* Module-Specific Section: Bytes 60-116 */
        union {
                struct {
                        /* 60 (Unbuffered) Module Nominal Height */
                        uint8_t mod_height;
                        /* 61 (Unbuffered) Module Maximum Thickness */
                        uint8_t mod_thickness;
                        /* 62 (Unbuffered) Reference Raw Card Used */
                        uint8_t ref_raw_card;
                        /* 63 (Unbuffered) Address Mapping from
                              Edge Connector to DRAM */
                        uint8_t addr_mapping;
                        /* 64-116 (Unbuffered) Reserved */
                        uint8_t res_64_116[53];
                } unbuffered;
                struct {
                        /* 60 (Registered) Module Nominal Height */
                        uint8_t mod_height;
                        /* 61 (Registered) Module Maximum Thickness */
                        uint8_t mod_thickness;
                        /* 62 (Registered) Reference Raw Card Used */
                        uint8_t ref_raw_card;
                        /* 63 DIMM Module Attributes */
                        uint8_t modu_attr;
                        /* 64 RDIMM Thermal Heat Spreader Solution */
                        uint8_t thermal;
                        /* 65 Register Manufacturer ID Code, Least Significant Byte */
                        uint8_t reg_id_lo;
                        /* 66 Register Manufacturer ID Code, Most Significant Byte */
                        uint8_t reg_id_hi;
                        /* 67 Register Revision Number */
                        uint8_t reg_rev;
                        /* 68 Register Type */
                        uint8_t reg_type;
                        /* 69-76 RC1,3,5...15 (MS Nibble) / RC0,2,4...14 (LS Nibble) */
                        uint8_t rcw[8];
                } registered;
                uint8_t uc[57]; /* 60-116 Module-Specific Section */
        } mod_section;

        /* Unique Module ID: Bytes 117-125 */
        uint8_t mmid_lsb;        /* 117 Module MfgID Code LSB - JEP-106 */
        uint8_t mmid_msb;        /* 118 Module MfgID Code MSB - JEP-106 */
        uint8_t mloc;            /* 119 Mfg Location */
        uint8_t mdate[2];        /* 120-121 Mfg Date */
        uint8_t sernum[4];       /* 122-125 Module Serial Number */

        /* CRC: Bytes 126-127 */
        uint8_t crc[2];          /* 126-127 SPD CRC */

        /* Other Manufacturer Fields and User Space: Bytes 128-255 */
        uint8_t mpart[18];       /* 128-145 Mfg's Module Part Number */
        uint8_t mrev[2];         /* 146-147 Module Revision Code */

        uint8_t dmid_lsb;        /* 148 DRAM MfgID Code LSB - JEP-106 */
        uint8_t dmid_msb;        /* 149 DRAM MfgID Code MSB - JEP-106 */

        uint8_t msd[26];         /* 150-175 Mfg's Specific Data */
        uint8_t cust[80];        /* 176-255 Open for Customer Use */

} ddr3_spd_eeprom_t;

extern void ddr1_spd_check(const ddr1_spd_eeprom_t *spd);
extern void ddr2_spd_check(const ddr2_spd_eeprom_t *spd);
extern void ddr3_spd_check(const ddr3_spd_eeprom_t *spd);

/*
 * Byte 2 Fundamental Memory Types.
 */
#define SPD_MEMTYPE_FPM         (0x01)
#define SPD_MEMTYPE_EDO         (0x02)
#define SPD_MEMTYPE_PIPE_NIBBLE (0x03)
#define SPD_MEMTYPE_SDRAM       (0x04)
#define SPD_MEMTYPE_ROM         (0x05)
#define SPD_MEMTYPE_SGRAM       (0x06)
#define SPD_MEMTYPE_DDR         (0x07)
#define SPD_MEMTYPE_DDR2        (0x08)
#define SPD_MEMTYPE_DDR2_FBDIMM (0x09)
#define SPD_MEMTYPE_DDR2_FBDIMM_PROBE   (0x0A)
#define SPD_MEMTYPE_DDR3        (0x0B)

/* DIMM Type for DDR2 SPD (according to v1.3) */
#define DDR2_SPD_DIMMTYPE_UNDEFINED     (0x00)
#define DDR2_SPD_DIMMTYPE_RDIMM         (0x01)
#define DDR2_SPD_DIMMTYPE_UDIMM         (0x02)
#define DDR2_SPD_DIMMTYPE_SO_DIMM       (0x04)
#define DDR2_SPD_DIMMTYPE_72B_SO_CDIMM  (0x06)
#define DDR2_SPD_DIMMTYPE_72B_SO_RDIMM  (0x07)
#define DDR2_SPD_DIMMTYPE_MICRO_DIMM    (0x08)
#define DDR2_SPD_DIMMTYPE_MINI_RDIMM    (0x10)
#define DDR2_SPD_DIMMTYPE_MINI_UDIMM    (0x20)

/* Byte 3 Key Byte / Module Type for DDR3 SPD */
#define DDR3_SPD_MODULETYPE_MASK        (0x0f)
#define DDR3_SPD_MODULETYPE_RDIMM       (0x01)
#define DDR3_SPD_MODULETYPE_UDIMM       (0x02)
#define DDR3_SPD_MODULETYPE_SO_DIMM     (0x03)
#define DDR3_SPD_MODULETYPE_MICRO_DIMM  (0x04)
#define DDR3_SPD_MODULETYPE_MINI_RDIMM  (0x05)
#define DDR3_SPD_MODULETYPE_MINI_UDIMM  (0x06)

#endif /* _DDR_SPD_H_ */
