<root><simulation><result_generated_time />2023-05-16 18:28:21<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />26214400<total_data_size_element />{'W': 262144, 'I': 102400, 'O': 25600}<total_data_reuse />{'W': 100, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />19/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [20, 1, 1], 'O': [160, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 4)], [('C', 4), ('K', 8)]], [], []]<I />[[[('K', 4)], [('K', 8)]], [[('OY', 5)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 5), ('K', 4)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2)], [('C', 4), ('C', 4), ('K', 2), ('OX', 2), ('K', 4), ('OX', 5), ('C', 16)], []]<I />[[('OY', 2), ('C', 4), ('C', 4), ('K', 2), ('OX', 2), ('K', 4)], [('OX', 5), ('C', 16)], []]<O />[[('OY', 2), ('C', 4), ('C', 4)], [('K', 2), ('OX', 2), ('K', 4), ('OX', 5), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 2, 10, 1], 'I': [32.0, 8.0, 1.0, 1.0], 'O': [4.0, 16, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2097152, 2097152], 'I': [512, 819200, 819200], 'O': [16, 204800, 204800], 'O_partial': [16, 204800, 0], 'O_final': [0, 0, 204800]}<actual_mem_utilization_individual />{'W': [0.02, 0.06, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.03, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [1.0, 0.09, 0.0], 'O': [0.03, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 2097152], 'I': [512, 51200, 819200], 'O': [16, 204800, 204800], 'O_partial': [16, 204800, 0], 'O_final': [0, 0, 204800]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 20, 1, 1], 'O': [640, 160, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [20, 20, 1, 1], 'O': [160, 160, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2621440, 2621440], [2621440, 262144], [262144, 0]]<I />[[819200, 102400], [102400, 102400], [102400, 0]]<O />[[(6528000, 6553600), (409600, 384000)], [(384000, 409600), (25600, 0)], [(0, 25600), (0, 0)]]<O_partial />[[(6528000, 6553600), (409600, 384000)], [(384000, 409600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25600, 0)], [(0, 25600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[327680, 327680], [40960, 4096], [1024, 0]]<I />[[102400, 12800], [1600, 1600], [400, 0]]<O />[[(816000, 819200), (51200, 48000)], [(6000, 6400), (400, 0)], [(0, 100), (0, 0)]]<O_partial />[([816000, 819200], [51200, 48000]), ([6000, 6400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [400, 0]), ([0, 100], [0, 0])]</mem_access_count_word><mac_count><active />26214400<idle />15728640</mac_count></basic_info><energy><total_energy />58100294.6<mem_energy_breakdown><W />[229.6, 4692.8, 1363.8]<I />[39.1, 317.1, 532.7]<O />[607.5, 1268.4, 133.2]</mem_energy_breakdown><MAC_energy><active_MAC />57304678.4<idle_MAC />786432.0<total />58091110.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4686<utilization_without_data_loading />0.5231<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.7497<mac_utilize_temporal_without_data_loading />0.837</mac_array_utilization><latency><latency_cycle_with_data_loading />54636<latency_cycle_without_data_loading />48938<ideal_computing_cycle />40960<data_loading><load_cycle_total />5698<load_cycle_individual />{'W': [2, 4096, 0], 'I': [20, 1600, 0]}<load_cycle_combined />{'W': 4096, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />7978<mem_stall_cycle_individual />{'W': [[-40959], [-40958, 0], [-40960, -40960]], 'I': [[-40959], [-9480, -8532], [-40960, -40960]], 'O': [[-40960], [-40960, -34560], [-40560, -40860]]}<mem_stall_cycle_shared />{'W': [[-40959], [-40958, 7978], [0, 0]], 'I': [[-40959], [-9480, 7978], [0, 0]], 'O': [[-40960], [-40960, -34560], [-40560, -40860]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2097152, 2097152], 'I': [512, 819200, 819200], 'O': [16, 204800, 204800], 'O_partial': [16, 204800, 0], 'O_final': [0, 0, 204800]}<data_size_each_level_total />{'W': [1024, 2097152, 2097152], 'I': [10240, 819200, 819200], 'O': [2560, 204800, 204800]}<loop_cycles_each_level />{'W': [2, 40960, 40960], 'I': [512, 40960, 40960], 'O': [32, 40960, 40960]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [4, 1, 1], 'O': [16, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [512.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 1.0], [20.0, 20.0], [20.0, 20.0]], 'O': [[8.0, 0.5], [80.0, 5.0], [5.0, 5.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 4.0], [80.0, 20.0], [20.0, 20.0]], 'O': [[8.0, 8.0], [1280.0, 80.0], [80.0, 5.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [512.0, 51.2], [51.2, 0]], 'I': [[8.0, 4.0], [80.0, 20.0], [20.0, 0]], 'O': [[8.0, 0.5], [80.0, 5.0], [5.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [677.0, 151.2], [71.2, 5.0]], 'I': [[8.0, 4.0], [677.0, 151.2], [71.2, 5.0]], 'O': [[8.0, 0.5], [677.0, 151.2], [71.2, 5.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 40960], [2, 2, 20480], [40960, 40960, 1]], 'I': [[1, 1, 40960], [128, 512, 80], [40960, 40960, 1]], 'O': [[1, 1, 40960], [32, 32, 1280], [40960, 40960, 1]]}<trans_time_real />{'W': [[0, 1, 40960], [[0, 2, 20480], [2, 2, 20480]], [[4096, 40960, 1], [1024, 40960, 1]]], 'I': [[0, 1, 40960], [[8, 512, 80], [20, 512, 80]], [[1600, 40960, 1], [400, 40960, 1]]], 'O': [[0, 1, 40960], [[0, 32, 1280], [5, 32, 1280]], [[400, 40960, 1], [100, 40960, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 0], [-36864, -39936]], 'I': [[-1], [-120, -108], [-39360, -40560]], 'O': [[-1], [-32, -27], [-40560, -40860]]}<single_stall_count />{'W': [40959, 20479, 0], 'I': [40959, 79, 0], 'O': [40960, 1280, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [400, 0]}, 1: {'W': [40958, 0], 'I': [1580, 0], 'O': [6400, 400]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-40960, -40960], [-40560, -40960]], 1: [[7978, -40960], [-34560, -40560]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>