/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [29:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_53z;
  reg [4:0] celloutsig_0_55z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [18:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire [29:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_7z & celloutsig_0_30z[11]);
  assign celloutsig_0_14z = ~(celloutsig_0_9z & celloutsig_0_6z);
  assign celloutsig_0_25z = ~(celloutsig_0_16z & celloutsig_0_16z);
  assign celloutsig_0_26z = ~(celloutsig_0_23z & celloutsig_0_1z[1]);
  assign celloutsig_0_33z = ~(celloutsig_0_16z & celloutsig_0_11z[1]);
  assign celloutsig_0_38z = celloutsig_0_26z | ~(celloutsig_0_26z);
  assign celloutsig_0_43z = celloutsig_0_19z | ~(celloutsig_0_27z[2]);
  assign celloutsig_0_28z = celloutsig_0_9z | ~(celloutsig_0_6z);
  assign celloutsig_0_34z = celloutsig_0_20z ^ celloutsig_0_19z;
  assign celloutsig_0_2z = ~(in_data[94] ^ in_data[82]);
  assign celloutsig_0_23z = ~(celloutsig_0_3z[8] ^ celloutsig_0_1z[1]);
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_30z[6], celloutsig_0_30z[13:11], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_7z } & { celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_56z = { celloutsig_0_37z[26:25], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_50z } & { celloutsig_0_31z[1], celloutsig_0_49z, celloutsig_0_53z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } & celloutsig_1_1z[8:2];
  assign celloutsig_1_18z = in_data[144:115] & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[3:1] & in_data[36:34];
  assign celloutsig_0_11z = in_data[79:71] & { celloutsig_0_30z[10], celloutsig_0_30z[13:11], celloutsig_0_30z[6], celloutsig_0_30z[13:11], celloutsig_0_30z[6] };
  assign celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_14z } & { celloutsig_0_0z[3:2], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[121:113] / { 1'h1, in_data[148:141] };
  assign celloutsig_0_10z = { celloutsig_0_3z[3:1], celloutsig_0_9z, celloutsig_0_9z } / { 1'h1, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[82:78], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_30z[14:11] / { 1'h1, celloutsig_0_30z[19:17] };
  assign celloutsig_0_4z = { celloutsig_0_3z[6:4], celloutsig_0_2z, celloutsig_0_0z } == celloutsig_0_3z[7:0];
  assign celloutsig_1_4z = { in_data[116:101], celloutsig_1_2z } == { in_data[178:165], celloutsig_1_3z };
  assign celloutsig_0_20z = { in_data[13:11], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_15z } == { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_13z, _00_ };
  assign celloutsig_0_39z = { celloutsig_0_37z[12:11], celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_4z } >= celloutsig_0_22z[9:5];
  assign celloutsig_1_15z = in_data[107:102] * celloutsig_1_12z[6:1];
  assign { celloutsig_0_30z[20:14], celloutsig_0_30z[1:0] } = celloutsig_0_28z ? { celloutsig_0_11z[8:2], celloutsig_0_6z, celloutsig_0_25z } : { celloutsig_0_22z[2:0], celloutsig_0_7z, celloutsig_0_1z, 1'h0, celloutsig_0_6z };
  assign celloutsig_0_50z = { celloutsig_0_35z[4], celloutsig_0_40z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_17z } != { celloutsig_0_30z[11], celloutsig_0_30z[6], celloutsig_0_30z[13:11], celloutsig_0_30z[6], celloutsig_0_30z[1], celloutsig_0_39z };
  assign celloutsig_0_6z = in_data[18:9] != { celloutsig_0_30z[13:10], celloutsig_0_30z[13:12], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:4] != in_data[146:143];
  assign celloutsig_1_9z = { in_data[170:157], celloutsig_1_7z } != { in_data[127:120], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_18z[18:14], celloutsig_1_9z } != { celloutsig_1_1z[8:4], celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_10z != celloutsig_0_3z[7:3];
  assign celloutsig_0_16z = celloutsig_0_12z != celloutsig_0_30z[6];
  assign celloutsig_0_19z = { celloutsig_0_13z[5:3], celloutsig_0_13z, celloutsig_0_9z } != { celloutsig_0_13z[0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_3z = - celloutsig_1_1z[8:6];
  assign celloutsig_0_22z = - { celloutsig_0_3z[5], celloutsig_0_3z };
  assign celloutsig_0_0z = ~ in_data[4:1];
  assign celloutsig_0_35z = ~ { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_0z = & in_data[135:121];
  assign celloutsig_1_7z = & { celloutsig_1_5z[6:3], celloutsig_1_3z };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_1z[7:1], in_data[135:121] };
  assign celloutsig_0_15z = & { celloutsig_0_7z, celloutsig_0_3z[8:1], celloutsig_0_1z };
  assign celloutsig_0_49z = | celloutsig_0_27z;
  assign celloutsig_0_8z = | { celloutsig_0_30z[11], celloutsig_0_30z[6], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_29z = | celloutsig_0_22z[9:5];
  assign celloutsig_0_53z = celloutsig_0_3z[6:1] ~^ { celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_49z };
  assign celloutsig_1_17z = in_data[108:102] ~^ { celloutsig_1_12z[9:6], celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_30z[11:10], celloutsig_0_30z[13:11], celloutsig_0_30z[6] } ~^ in_data[80:75];
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_2z) | celloutsig_0_30z[12]);
  assign celloutsig_0_17z = ~((celloutsig_0_8z & celloutsig_0_16z) | celloutsig_0_9z);
  always_latch
    if (clkin_data[64]) celloutsig_0_55z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_55z = { celloutsig_0_27z[4:1], celloutsig_0_43z };
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 19'h00000;
    else if (!clkin_data[128]) celloutsig_1_12z = in_data[142:124];
  assign { celloutsig_0_30z[10], celloutsig_0_30z[13:11], celloutsig_0_30z[6] } = ~ { celloutsig_0_4z, celloutsig_0_0z };
  assign { celloutsig_0_37z[0], celloutsig_0_37z[29:24], celloutsig_0_37z[2:1], celloutsig_0_37z[19], celloutsig_0_37z[20], celloutsig_0_37z[9], celloutsig_0_37z[18:10], celloutsig_0_37z[23:21] } = ~ { celloutsig_0_29z, _00_, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign { celloutsig_0_30z[9:7], celloutsig_0_30z[5:2] } = { celloutsig_0_30z[13:11], celloutsig_0_30z[13:11], celloutsig_0_30z[6] };
  assign celloutsig_0_37z[8:3] = celloutsig_0_37z[29:24];
  assign { out_data[157:128], out_data[96], out_data[36:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
