

================================================================
== Vitis HLS Report for 'gemver_Pipeline_VITIS_LOOP_23_2_loop_3'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_2_loop_3  |   393231|   393231|        22|          6|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 6, D = 23, States = { 1 2 3 4 5 6 7 8 9 11 12 10 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 
10 --> 13 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 26 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 29 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten10"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln23 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln25 = store i17 0, i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 36 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln27 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc41.split, i1 1, void %newFuncRoot"   --->   Operation 39 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i17 %indvar_flatten10" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 40 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp_eq  i17 %indvar_flatten10_load, i17 65536" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln23 = add i17 %indvar_flatten10_load, i17 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc49, void %for.inc73.preheader.exitStub" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%icmp_ln27 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.14ns)   --->   "%or_ln23 = or i1 %icmp_ln27, i1 %first_iter_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 47 'or' 'or_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln23_1 = select i1 %icmp_ln27, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 48 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.90ns)   --->   "%add_ln23_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 49 'add' 'add_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %or_ln23, void %for.inc41.split, void %for.first.iter.for.inc41" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 50 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %select_ln23_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 51 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln27" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 52 'getelementptr' 'y_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%y_load = load i8 %y_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 53 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.80>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%jj_load = load i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 54 'load' 'jj_load' <Predicate = (!icmp_ln23 & !icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.32ns)   --->   "%select_ln23 = select i1 %icmp_ln27, i17 0, i17 %jj_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%select_ln23_2 = select i1 %icmp_ln27, i9 %add_ln23_1, i9 %i_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 56 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i9 %select_ln23_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 57 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i17 %select_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 58 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln28 = add i16 %trunc_ln27, i16 %zext_ln23_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 59 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 60 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 63 [1/2] (1.29ns)   --->   "%y_load = load i8 %y_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 63 'load' 'y_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 64 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 64 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 65 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [4/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 66 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 67 [3/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 67 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 68 [2/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 68 'fmul' 'mul2' <Predicate = (!icmp_ln23)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.90ns)   --->   "%add_ln27 = add i9 %select_ln23_1, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 69 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln27_1 = icmp_eq  i9 %add_ln27, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 70 'icmp' 'icmp_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %new.latch.for.inc41.split, void %last.iter.for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 71 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln23 = store i17 %add_ln23, i17 %indvar_flatten10" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 72 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln23 = store i9 %select_ln23_2, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 73 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln27 = store i9 %add_ln27, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 74 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.46>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc41" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %select_ln23_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:23]   --->   Operation 76 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 77 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 78 'load' 'x_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 79 [1/4] (2.78ns)   --->   "%mul2 = fmul i32 %bitcast_ln28, i32 0.69" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 79 'fmul' 'mul2' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln29 = add i17 %select_ln23, i17 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:29]   --->   Operation 80 'add' 'add_ln29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln25 = store i17 %add_ln29, i17 %jj" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.46>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_loop_3_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (1.29ns)   --->   "%x_load = load i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 84 'load' 'x_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %y_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 85 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [4/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 86 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 11> <Delay = 2.78>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %x_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 87 'bitcast' 'tmp' <Predicate = (or_ln23)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 %tmp, i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 88 'store' 'store_ln24' <Predicate = (or_ln23)> <Delay = 0.46>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 89 'br' 'br_ln27' <Predicate = (or_ln23)> <Delay = 0.00>
ST_10 : Operation 90 [1/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 90 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.78>
ST_11 : Operation 91 [3/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 91 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.78>
ST_12 : Operation 92 [2/4] (2.78ns)   --->   "%mul3 = fmul i32 %mul2, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 92 'fmul' 'mul3' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2_load = load i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 93 'load' 'tmp_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 94 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 95 [4/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 95 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%z_addr = getelementptr i32 %z, i64 0, i64 %zext_ln23" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 96 'getelementptr' 'z_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (1.29ns)   --->   "%z_load = load i8 %z_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 97 'load' 'z_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 98 [3/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 98 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/2] (1.29ns)   --->   "%z_load = load i8 %z_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 99 'load' 'z_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 100 [2/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 100 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 101 [1/5] (3.57ns)   --->   "%tmp_3 = fadd i32 %tmp_2_load, i32 %mul3" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:28]   --->   Operation 101 'fadd' 'tmp_3' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %z_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 102 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [5/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 103 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 %tmp_3, i32 %tmp_2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 104 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.46>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 105 [4/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 105 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 106 [3/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 106 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 107 [2/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 107 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:24]   --->   Operation 108 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/5] (3.57ns)   --->   "%add2 = fadd i32 %tmp_3, i32 %bitcast_ln31" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 109 'fadd' 'add2' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %add2" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 110 'bitcast' 'bitcast_ln31_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 111 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %bitcast_ln31_1, i8 %x_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:31]   --->   Operation 111 'store' 'store_ln31' <Predicate = (icmp_ln27_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln27 = br void %new.latch.for.inc41.split" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:27]   --->   Operation 112 'br' 'br_ln27' <Predicate = (icmp_ln27_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten10') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten10' [14]  (0.460 ns)

 <State 2>: 2.586ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:27) on local variable 'j', HLS-benchmarks/C-Slow/gemver/gemver.cpp:27 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', HLS-benchmarks/C-Slow/gemver/gemver.cpp:27) [31]  (0.902 ns)
	'select' operation 9 bit ('select_ln23_1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:23) [34]  (0.387 ns)
	'getelementptr' operation 8 bit ('y_addr', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [57]  (0.000 ns)
	'load' operation 32 bit ('y_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) on array 'y' [58]  (1.297 ns)

 <State 3>: 2.805ns
The critical path consists of the following:
	'select' operation 9 bit ('select_ln23_2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:23) [36]  (0.387 ns)
	'add' operation 16 bit ('add_ln28', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [51]  (1.121 ns)
	'getelementptr' operation 16 bit ('A_addr', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [53]  (0.000 ns)
	'load' operation 32 bit ('A_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) on array 'A' [54]  (1.297 ns)

 <State 4>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) on array 'A' [54]  (1.297 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [56]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [56]  (2.787 ns)

 <State 7>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [56]  (2.787 ns)

 <State 8>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [56]  (2.787 ns)

 <State 9>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [60]  (2.787 ns)

 <State 10>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [60]  (2.787 ns)

 <State 11>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [60]  (2.787 ns)

 <State 12>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [60]  (2.787 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp_2_load', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) on local variable 'tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:24 [46]  (0.000 ns)
	'fadd' operation 32 bit ('tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [61]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [61]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [61]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [61]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp', HLS-benchmarks/C-Slow/gemver/gemver.cpp:28) [61]  (3.579 ns)

 <State 18>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) [68]  (3.579 ns)

 <State 19>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) [68]  (3.579 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) [68]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) [68]  (3.579 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) [68]  (3.579 ns)

 <State 23>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31) of variable 'bitcast_ln31_1', HLS-benchmarks/C-Slow/gemver/gemver.cpp:31 on array 'x' [72]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
