// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_mac_lshiftWordByOctet_512_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer3_dout,
        dataStreamBuffer3_empty_n,
        dataStreamBuffer3_read,
        dataStreamBuffer4_din,
        dataStreamBuffer4_full_n,
        dataStreamBuffer4_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] dataStreamBuffer3_dout;
input   dataStreamBuffer3_empty_n;
output   dataStreamBuffer3_read;
output  [576:0] dataStreamBuffer4_din;
input   dataStreamBuffer4_full_n;
output   dataStreamBuffer4_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer3_read;
reg[576:0] dataStreamBuffer4_din;
reg dataStreamBuffer4_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] ls_writeRemainder_load_load_fu_142_p1;
wire   [0:0] tmp_i_nbreadreq_fu_82_p3;
reg    ap_predicate_op18_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] ls_writeRemainder_load_reg_315;
reg   [0:0] tmp_i_reg_319;
reg    ap_predicate_op46_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ls_writeRemainder;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [0:0] ls_firstWord;
reg    dataStreamBuffer4_blk_n;
wire    ap_block_pp0_stage0;
reg    dataStreamBuffer3_blk_n;
reg   [111:0] reg_134;
reg    ap_block_pp0_stage0_11001;
reg   [13:0] reg_138;
wire   [399:0] trunc_ln674_fu_178_p1;
reg   [399:0] trunc_ln674_reg_326;
reg   [49:0] p_Result_1_i_reg_332;
wire   [0:0] sendWord_last_V_fu_202_p2;
reg   [0:0] sendWord_last_V_reg_338;
wire   [0:0] ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_reg_103;
reg   [0:0] ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_103;
wire   [0:0] currWord_last_V_fu_170_p3;
wire   [0:0] xor_ln946_fu_220_p2;
wire   [511:0] currWord_data_V_fu_156_p1;
wire   [576:0] p_1_fu_286_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] p_s_fu_302_p5;
wire   [13:0] p_Result_2_i_fu_192_p4;
wire   [511:0] p_Result_s_fu_242_p3;
wire   [511:0] p_Result_2_fu_256_p3;
wire   [63:0] p_Result_1_fu_249_p3;
wire   [63:0] p_Result_3_fu_263_p3;
wire   [63:0] select_ln1198_fu_278_p3;
wire   [511:0] sendWord_data_V_2_fu_270_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_127;
reg    ap_condition_131;
reg    ap_condition_106;
reg    ap_condition_152;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ls_writeRemainder = 1'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 ls_firstWord = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_106)) begin
        if ((1'b1 == ap_condition_131)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_103 <= 1'd0;
        end else if ((1'b1 == ap_condition_127)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_103 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_103 <= ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_reg_103;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_106)) begin
        if ((ls_writeRemainder_load_load_fu_142_p1 == 1'd1)) begin
            ls_writeRemainder <= 1'd0;
        end else if ((1'b1 == ap_condition_127)) begin
            ls_writeRemainder <= xor_ln946_fu_220_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_319 == 1'd1) & (ls_writeRemainder_load_reg_315 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_firstWord <= ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ls_writeRemainder_load_reg_315 <= ls_writeRemainder;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_1_i_reg_332 <= {{dataStreamBuffer3_dout[561:512]}};
        sendWord_last_V_reg_338 <= sendWord_last_V_fu_202_p2;
        trunc_ln674_reg_326 <= trunc_ln674_fu_178_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prevWord_data_V <= currWord_data_V_fu_156_p1;
        prevWord_keep_V <= {{dataStreamBuffer3_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_load_load_fu_142_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_134 <= {{prevWord_data_V[511:400]}};
        reg_138 <= {{prevWord_keep_V[63:50]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_319 <= tmp_i_nbreadreq_fu_82_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer3_blk_n = dataStreamBuffer3_empty_n;
    end else begin
        dataStreamBuffer3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op18_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer3_read = 1'b1;
    end else begin
        dataStreamBuffer3_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ls_writeRemainder_load_reg_315 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op46_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dataStreamBuffer4_blk_n = dataStreamBuffer4_full_n;
    end else begin
        dataStreamBuffer4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_152)) begin
        if ((ls_writeRemainder_load_reg_315 == 1'd1)) begin
            dataStreamBuffer4_din = p_s_fu_302_p5;
        end else if ((ap_predicate_op46_write_state2 == 1'b1)) begin
            dataStreamBuffer4_din = p_1_fu_286_p4;
        end else begin
            dataStreamBuffer4_din = 'bx;
        end
    end else begin
        dataStreamBuffer4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ls_writeRemainder_load_reg_315 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op46_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dataStreamBuffer4_write = 1'b1;
    end else begin
        dataStreamBuffer4_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_load_reg_315 == 1'd1) & (dataStreamBuffer4_full_n == 1'b0)) | ((ap_predicate_op46_write_state2 == 1'b1) & (dataStreamBuffer4_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (dataStreamBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_load_reg_315 == 1'd1) & (dataStreamBuffer4_full_n == 1'b0)) | ((ap_predicate_op46_write_state2 == 1'b1) & (dataStreamBuffer4_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (dataStreamBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ls_writeRemainder_load_reg_315 == 1'd1) & (dataStreamBuffer4_full_n == 1'b0)) | ((ap_predicate_op46_write_state2 == 1'b1) & (dataStreamBuffer4_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (dataStreamBuffer3_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op18_read_state1 == 1'b1) & (dataStreamBuffer3_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ls_writeRemainder_load_reg_315 == 1'd1) & (dataStreamBuffer4_full_n == 1'b0)) | ((ap_predicate_op46_write_state2 == 1'b1) & (dataStreamBuffer4_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_106 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_127 = ((tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0) & (currWord_last_V_fu_170_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_131 = ((tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0) & (currWord_last_V_fu_170_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_152 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ls_firstWord_new_0_i_reg_103 = 'bx;

always @ (*) begin
    ap_predicate_op18_read_state1 = ((tmp_i_nbreadreq_fu_82_p3 == 1'd1) & (ls_writeRemainder == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_write_state2 = ((tmp_i_reg_319 == 1'd1) & (ls_writeRemainder_load_reg_315 == 1'd0));
end

assign currWord_data_V_fu_156_p1 = dataStreamBuffer3_dout[511:0];

assign currWord_last_V_fu_170_p3 = dataStreamBuffer3_dout[32'd576];

assign ls_writeRemainder_load_load_fu_142_p1 = ls_writeRemainder;

assign p_1_fu_286_p4 = {{{sendWord_last_V_reg_338}, {select_ln1198_fu_278_p3}}, {sendWord_data_V_2_fu_270_p3}};

assign p_Result_1_fu_249_p3 = {{p_Result_1_i_reg_332}, {14'd16383}};

assign p_Result_2_fu_256_p3 = {{trunc_ln674_reg_326}, {reg_134}};

assign p_Result_2_i_fu_192_p4 = {{dataStreamBuffer3_dout[575:562]}};

assign p_Result_3_fu_263_p3 = {{p_Result_1_i_reg_332}, {reg_138}};

assign p_Result_s_fu_242_p3 = {{trunc_ln674_reg_326}, {112'd0}};

assign p_s_fu_302_p5 = {{{{{{51'd1125899906842624}, {reg_138}}}, {400'd0}}}, {reg_134}};

assign select_ln1198_fu_278_p3 = ((ls_firstWord[0:0] == 1'b1) ? p_Result_1_fu_249_p3 : p_Result_3_fu_263_p3);

assign sendWord_data_V_2_fu_270_p3 = ((ls_firstWord[0:0] == 1'b1) ? p_Result_s_fu_242_p3 : p_Result_2_fu_256_p3);

assign sendWord_last_V_fu_202_p2 = ((p_Result_2_i_fu_192_p4 == 14'd0) ? 1'b1 : 1'b0);

assign tmp_i_nbreadreq_fu_82_p3 = dataStreamBuffer3_empty_n;

assign trunc_ln674_fu_178_p1 = dataStreamBuffer3_dout[399:0];

assign xor_ln946_fu_220_p2 = (sendWord_last_V_fu_202_p2 ^ 1'd1);

endmodule //mac_ip_encode_top_mac_lshiftWordByOctet_512_1_s
