// Seed: 989422876
module module_0 (
    output wor  id_0,
    output wire id_1,
    output tri  id_2,
    output wor  id_3,
    output tri1 id_4
    , id_6
);
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4
    , id_8,
    output tri0 id_5,
    input tri id_6
);
  wire id_9, id_10;
  wire id_11;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  wire id_12;
  assign id_8 = id_9#(1 == 1, 1, 1) == id_3;
endmodule
