#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 15:10:47 2023
# Process ID: 538667
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.027 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 41837
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 539442
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2448.594 ; gain = 362.766 ; free physical = 36576 ; free virtual = 51462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3454.348; parent = 2454.535; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'add_float_top' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_plus_minus_25_2_8_0_25_2_8_0_s' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_plus_minus_25_2_8_0_25_2_8_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_set' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_set.v:10]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_set' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_set.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_adjust_9_s' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_adjust_9_s_tab_ROM_AUTO_1R' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_s_tab_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './add_float_top_adjust_9_s_tab_ROM_AUTO_1R.dat' is read successfully [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_s_tab_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_adjust_9_s_tab_ROM_AUTO_1R' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_s_tab_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_adjust_9_Pipeline_VITIS_LOOP_2139_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_Pipeline_VITIS_LOOP_2139_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_float_top_flow_control_loop_pipe_sequential_init' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_adjust_9_Pipeline_VITIS_LOOP_2139_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_Pipeline_VITIS_LOOP_2139_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_adjust_9_s' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_adjust_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top_plus_minus_25_2_8_0_25_2_8_0_s' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_plus_minus_25_2_8_0_25_2_8_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'add_float_top' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module add_float_top_adjust_9_s_tab_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[63] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[62] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[61] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[60] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[59] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[58] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[57] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[56] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[55] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[54] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[53] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[52] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[51] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[50] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[49] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[48] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[47] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[46] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[45] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[44] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[43] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[42] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[41] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[40] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[39] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[38] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[37] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[36] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[35] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[34] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[33] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[32] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[63] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[62] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[61] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[60] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[59] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[58] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[57] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[56] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[55] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[54] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[53] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[52] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[51] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[50] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[49] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[48] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[47] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[46] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[45] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[44] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[43] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[42] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[41] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[40] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[39] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[38] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[37] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[36] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[35] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[34] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[33] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[32] in module add_float_top_plus_minus_25_2_8_0_25_2_8_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[127] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[126] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[125] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[124] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[123] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[122] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[121] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[120] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[119] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[118] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[117] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[116] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[115] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[114] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[113] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[112] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[111] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[110] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[109] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[108] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[107] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[106] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[105] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[104] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[103] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[102] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[101] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[100] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[99] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[98] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[97] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[96] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[95] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[94] in module add_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[93] in module add_float_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2536.500 ; gain = 450.672 ; free physical = 36319 ; free virtual = 51273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3536.316; parent = 2536.504; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2551.344 ; gain = 465.516 ; free physical = 36355 ; free virtual = 51258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3551.160; parent = 2551.348; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2551.344 ; gain = 465.516 ; free physical = 36369 ; free virtual = 51258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.139
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3551.160; parent = 2551.348; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.344 ; gain = 0.000 ; free physical = 36357 ; free virtual = 51246
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/add_float_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/add_float_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.094 ; gain = 0.000 ; free physical = 36696 ; free virtual = 51602
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2711.094 ; gain = 0.000 ; free physical = 36754 ; free virtual = 51660
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 37559 ; free virtual = 52473
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 37556 ; free virtual = 52471
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 37526 ; free virtual = 52441
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln609_reg_98_reg' and it is trimmed from '64' to '9' bits. [/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/94dd/hdl/verilog/add_float_top_plus_minus_25_2_8_0_25_2_8_0_s.v:453]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 37274 ; free virtual = 52190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     25 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               72 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   26 Bit        Muxes := 8     
	   2 Input   25 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 36586 ; free virtual = 51522
Synthesis current peak Physical Memory [PSS] (MB): peak = 1742.262; parent = 1581.123; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2711.094 ; gain = 625.266 ; free physical = 36005 ; free virtual = 50943
Synthesis current peak Physical Memory [PSS] (MB): peak = 1821.504; parent = 1670.953; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.895; parent = 2679.082; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2711.156 ; gain = 625.328 ; free physical = 34682 ; free virtual = 49610
Synthesis current peak Physical Memory [PSS] (MB): peak = 1933.458; parent = 1785.664; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3710.973; parent = 2711.160; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34504 ; free virtual = 49432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1933.458; parent = 1786.555; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34338 ; free virtual = 49276
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.485; parent = 1790.066; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34383 ; free virtual = 49320
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.501; parent = 1790.082; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34380 ; free virtual = 49317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.661; parent = 1790.242; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34379 ; free virtual = 49315
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.661; parent = 1790.242; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34377 ; free virtual = 49313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.661; parent = 1790.242; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34376 ; free virtual = 49313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.665; parent = 1790.246; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    66|
|2     |LUT1   |    44|
|3     |LUT2   |   176|
|4     |LUT3   |   193|
|5     |LUT4   |   172|
|6     |LUT5   |   228|
|7     |LUT6   |   513|
|8     |FDRE   |   266|
|9     |FDSE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.172 ; gain = 641.344 ; free physical = 34376 ; free virtual = 49313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1939.665; parent = 1790.246; children = 161.254
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3726.988; parent = 2727.176; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 178 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2727.172 ; gain = 481.594 ; free physical = 34422 ; free virtual = 49359
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2727.180 ; gain = 641.344 ; free physical = 34386 ; free virtual = 49324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2727.180 ; gain = 0.000 ; free physical = 34445 ; free virtual = 49383
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.152 ; gain = 0.000 ; free physical = 34407 ; free virtual = 49340
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47bf63e
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2754.152 ; gain = 997.918 ; free physical = 34729 ; free virtual = 49661
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e031f6fe57bc26b3
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_float/add_float_xilinx/add_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:11:37 2023...
