----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 12.10.2021 11:50:31
-- Design Name: 
-- Module Name: UART_RX_JJ - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity UART_RX_JJ is
    Port ( rst : in STD_LOGIC;
           clk : in STD_LOGIC;
           s_tick : in STD_LOGIC;
           rx : in STD_LOGIC;
           dout : out STD_LOGIC;
           rx_done_ticlk : out STD_LOGIC);
end UART_RX_JJ;

architecture Behavioral of UART_RX_JJ is

begin


end Behavioral;
