<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="175" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
 <generation
   synthesis="VHDL"
   simulation="NONE"
   testbench_system="NONE"
   testbench_simulation="VHDL" />
</preferences>
