Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:872 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 49: Using initial value of dEPRM since it is never assigned
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 223: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 228: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 233: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 235: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 237: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 239: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 274: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 276: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 278: Signal <addr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 509: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 516: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 540: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 547: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 563: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v" Line 570: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Ying Yu\Desktop\Mojo_v3\faceAR\ddc_edid.v".
    Found 1-bit register for signal <SSTOP>.
    Found 1-bit register for signal <rLED6>.
    Found 1-bit register for signal <rLED5>.
    Found 1-bit register for signal <rLED4>.
    Found 1-bit register for signal <oe_scl>.
    Found 1-bit register for signal <rRW>.
    Found 1-bit register for signal <addr<6>>.
    Found 1-bit register for signal <addr<5>>.
    Found 1-bit register for signal <addr<4>>.
    Found 1-bit register for signal <addr<3>>.
    Found 1-bit register for signal <addr<2>>.
    Found 1-bit register for signal <addr<1>>.
    Found 1-bit register for signal <addr<0>>.
    Found 1-bit register for signal <oe_sda>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <ACK>.
    Found 1-bit register for signal <GND_1_o_SCL_DFF_24_q>.
    Found 1-bit register for signal <GND_1_o_SCL_DFF_25>.
    Found 8-bit register for signal <cbyte>.
    Found 4-bit register for signal <cbit>.
    Found 8-bit register for signal <rdda>.
    Found 8-bit register for signal <cbyte81>.
    Found 4-bit register for signal <cbit81>.
    Found 8-bit register for signal <rdda81>.
    Found 8-bit register for signal <cbyte75>.
    Found 4-bit register for signal <cbit75>.
    Found 8-bit register for signal <rdda75>.
    Found 1-bit register for signal <rLED7>.
    Found 1-bit register for signal <cSTATE<4>>.
    Found 1-bit register for signal <cSTATE<3>>.
    Found 1-bit register for signal <cSTATE<2>>.
    Found 1-bit register for signal <cSTATE<1>>.
    Found 1-bit register for signal <cSTATE<0>>.
    Found 8-bit adder for signal <cbyte[7]_GND_1_o_add_76_OUT> created at line 509.
    Found 4-bit adder for signal <cbit[3]_GND_1_o_add_79_OUT> created at line 516.
    Found 8-bit adder for signal <cbyte81[7]_GND_1_o_add_94_OUT> created at line 540.
    Found 4-bit adder for signal <cbit81[3]_GND_1_o_add_97_OUT> created at line 547.
    Found 8-bit adder for signal <cbyte75[7]_GND_1_o_add_110_OUT> created at line 563.
    Found 4-bit adder for signal <cbit75[3]_GND_1_o_add_113_OUT> created at line 570.
    Found 256x8-bit Read Only RAM for signal <cbyte[7]_GND_1_o_wide_mux_78_OUT>
    Found 32x8-bit Read Only RAM for signal <cbyte81[7]_X_1_o_wide_mux_96_OUT>
    Found 1-bit 9-to-1 multiplexer for signal <cbit[3]_PWR_1_o_Mux_65_o> created at line 447.
    Found 1-bit 9-to-1 multiplexer for signal <cbit81[3]_PWR_1_o_Mux_67_o> created at line 465.
WARNING:Xst:737 - Found 1-bit latch for signal <offset_Ra1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <offset_R75>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rLED0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SCL> created at line 390
    Found 1-bit tristate buffer for signal <SDA> created at line 391
    Found 1-bit tristate buffer for signal <ddata> created at line 435
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred  38 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port Read Only RAM                   : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 3
 8-bit adder                                           : 3
# Registers                                            : 33
 1-bit register                                        : 24
 4-bit register                                        : 3
 8-bit register                                        : 6
# Latches                                              : 6
 1-bit latch                                           : 6
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 9-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch rLED3 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED2 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED1 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED0 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <oe_scl> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rdda75_6> of sequential type is unconnected in block <top>.

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <cbyte81>: 1 register on signal <cbyte81>.
The following registers are absorbed into counter <cbit81>: 1 register on signal <cbit81>.
The following registers are absorbed into counter <cbit75>: 1 register on signal <cbit75>.
The following registers are absorbed into counter <cbit>: 1 register on signal <cbit>.
INFO:Xst:3231 - The small RAM <Mram_cbyte81[7]_X_1_o_wide_mux_96_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cbyte81[7]_GND_1_o_add_94_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cbyte[7]_GND_1_o_wide_mux_78_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cbyte[7]_GND_1_o_add_76_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <rdda75_6> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port distributed Read Only RAM       : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 4
 4-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 63
 Flip-Flops                                            : 63
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 9-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch rLED3 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED2 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED1 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rLED0 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <oe_scl> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cbyte75_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte75_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte75_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte75_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte75_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte81_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte81_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cbyte81_7> of sequential type is unconnected in block <top>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    cSTATE_0 in unit <top>

WARNING:Xst:2041 - Unit top: 1 internal tristate is replaced by logic (pull-up yes): ddata.

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <rdda81_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <cbyte81_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.
FlipFlop cSTATE_1 has been replicated 2 time(s)
FlipFlop cSTATE_2 has been replicated 1 time(s)
FlipFlop cSTATE_3 has been replicated 3 time(s)
FlipFlop cSTATE_4 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 218
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 3
#      LUT2                        : 11
#      LUT3                        : 15
#      LUT4                        : 24
#      LUT5                        : 36
#      LUT6                        : 93
#      MUXCY                       : 3
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 4
# FlipFlops/Latches                : 90
#      FD                          : 4
#      FD_1                        : 3
#      FDC                         : 15
#      FDE                         : 23
#      FDP                         : 1
#      FDR                         : 13
#      FDRE                        : 24
#      LD                          : 6
#      LDC                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 4
#      IOBUF                       : 2
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  11440     0%  
 Number of Slice LUTs:                  185  out of   5720     3%  
    Number used as Logic:               185  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    207
   Number with an unused Flip Flop:     125  out of    207    60%  
   Number with an unused LUT:            22  out of    207    10%  
   Number of fully used LUT-FF pairs:    60  out of    207    28%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
CLOCK_50                                                       | BUFGP                  | 5     |
cSTATE[4]_GND_6_o_Mux_34_o(Mmux_cSTATE[4]_GND_6_o_Mux_34_o11:O)| NONE(*)(rLED2)         | 1     |
cSTATE[4]_GND_5_o_Mux_33_o(Mmux_cSTATE[4]_GND_5_o_Mux_33_o11:O)| NONE(*)(rLED1)         | 1     |
cSTATE[4]_GND_3_o_Mux_31_o(Mmux_cSTATE[4]_GND_3_o_Mux_31_o11:O)| NONE(*)(offset_R75)    | 1     |
cSTATE[4]_GND_7_o_Mux_35_o(Mmux_cSTATE[4]_GND_7_o_Mux_35_o1:O) | NONE(*)(rLED0)         | 1     |
cSTATE[4]_GND_2_o_Mux_30_o(Mmux_cSTATE[4]_GND_2_o_Mux_30_o11:O)| NONE(*)(offset_Ra1)    | 1     |
SCL                                                            | IBUF+BUFG              | 77    |
SDA                                                            | IBUF                   | 1     |
cSTATE[4]_GND_4_o_Mux_32_o(Mmux_cSTATE[4]_GND_4_o_Mux_32_o11:O)| NONE(*)(rLED3)         | 1     |
START                                                          | NONE(cSTATE_0_LDC)     | 1     |
---------------------------------------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.552ns (Maximum Frequency: 132.414MHz)
   Minimum input arrival time before clock: 3.750ns
   Maximum output required time after clock: 4.484ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCL'
  Clock period: 7.552ns (frequency: 132.414MHz)
  Total number of paths / destination ports: 2871 / 151
-------------------------------------------------------------------------
Delay:               3.776ns (Levels of Logic = 3)
  Source:            cbit81_2 (FF)
  Destination:       oe_sda (FF)
  Source Clock:      SCL rising
  Destination Clock: SCL falling

  Data Path: cbit81_2 to oe_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.002  cbit81_2 (cbit81_2)
     LUT4:I1->O            8   0.205   0.803  GND_1_o_GND_1_o_equal_43_o<3>1 (GND_1_o_GND_1_o_equal_43_o)
     LUT6:I5->O            1   0.205   0.808  Mmux_cSTATE[4]_GND_1_o_Mux_44_o13_SW1 (N17)
     LUT6:I3->O            1   0.205   0.000  Mmux_cSTATE[4]_GND_1_o_Mux_44_o13 (cSTATE[4]_GND_1_o_Mux_44_o)
     FD_1:D                    0.102          oe_sda
    ----------------------------------------
    Total                      3.776ns (1.164ns logic, 2.612ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_50'
  Clock period: 1.601ns (frequency: 624.707MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.601ns (Levels of Logic = 1)
  Source:            START (FF)
  Destination:       START (FF)
  Source Clock:      CLOCK_50 rising
  Destination Clock: CLOCK_50 rising

  Data Path: START to START
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.849  START (START)
     LUT2:I0->O            1   0.203   0.000  START_glue_set (START_glue_set)
     FDR:D                     0.102          START
    ----------------------------------------
    Total                      1.601ns (0.752ns logic, 0.849ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_50'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              3.750ns (Levels of Logic = 4)
  Source:            SCL (PAD)
  Destination:       START (FF)
  Destination Clock: CLOCK_50 rising

  Data Path: SCL to START
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.651  SCL_IOBUF (N10)
     LUT2:I1->O            1   0.205   0.580  GND_1_o_SDA_AND_10_o_SW0 (N6)
     LUT6:I5->O            1   0.205   0.580  GND_1_o_SDA_AND_10_o (GND_1_o_SDA_AND_10_o)
     LUT2:I1->O            1   0.205   0.000  START_glue_set (START_glue_set)
     FDR:D                     0.102          START
    ----------------------------------------
    Total                      3.750ns (1.939ns logic, 1.811ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SDA'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.974ns (Levels of Logic = 1)
  Source:            SCL (PAD)
  Destination:       SSTOP (FF)
  Destination Clock: SDA rising

  Data Path: SCL to SSTOP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.222   0.650  SCL_IOBUF (N10)
     FDC:D                     0.102          SSTOP
    ----------------------------------------
    Total                      1.974ns (1.324ns logic, 0.650ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCL'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.206ns (Levels of Logic = 1)
  Source:            SDA (PAD)
  Destination:       addr_4 (FF)
  Destination Clock: SCL rising

  Data Path: SDA to addr_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          11   1.222   0.882  SDA_IOBUF (N11)
     FDE:D                     0.102          addr_4
    ----------------------------------------
    Total                      2.206ns (1.324ns logic, 0.882ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_50'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            rLED7 (FF)
  Destination:       dLED<7> (PAD)
  Source Clock:      CLOCK_50 rising

  Data Path: rLED7 to dLED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  rLED7 (rLED7)
     OBUF:I->O                 2.571          dLED_7_OBUF (dLED<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cSTATE[4]_GND_4_o_Mux_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            rLED3 (LATCH)
  Destination:       dLED<3> (PAD)
  Source Clock:      cSTATE[4]_GND_4_o_Mux_32_o falling

  Data Path: rLED3 to dLED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  rLED3 (rLED3)
     OBUF:I->O                 2.571          dLED_3_OBUF (dLED<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cSTATE[4]_GND_6_o_Mux_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            rLED2 (LATCH)
  Destination:       dLED<2> (PAD)
  Source Clock:      cSTATE[4]_GND_6_o_Mux_34_o falling

  Data Path: rLED2 to dLED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  rLED2 (rLED2)
     OBUF:I->O                 2.571          dLED_2_OBUF (dLED<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cSTATE[4]_GND_5_o_Mux_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            rLED1 (LATCH)
  Destination:       dLED<1> (PAD)
  Source Clock:      cSTATE[4]_GND_5_o_Mux_33_o falling

  Data Path: rLED1 to dLED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  rLED1 (rLED1)
     OBUF:I->O                 2.571          dLED_1_OBUF (dLED<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cSTATE[4]_GND_7_o_Mux_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            rLED0 (LATCH)
  Destination:       dLED<0> (PAD)
  Source Clock:      cSTATE[4]_GND_7_o_Mux_35_o falling

  Data Path: rLED0 to dLED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  rLED0 (rLED0)
     OBUF:I->O                 2.571          dLED_0_OBUF (dLED<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCL'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            ddata (FF)
  Destination:       SDA (PAD)
  Source Clock:      SCL falling

  Data Path: ddata to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.684  ddata (GND_1_o_SCL_DFF_24_q)
     LUT2:I0->O            1   0.203   0.579  ddataLogicTrst1 (ddata)
     IOBUF:I->IO               2.571          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    1.601|         |         |         |
SCL            |    4.380|         |         |         |
START          |         |    4.557|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCL
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
CLOCK_50                  |    2.759|         |         |         |
SCL                       |    5.992|         |    3.776|         |
SDA                       |    2.734|         |         |         |
START                     |         |    6.169|    3.820|         |
cSTATE[4]_GND_2_o_Mux_30_o|         |    3.079|         |         |
cSTATE[4]_GND_3_o_Mux_31_o|         |    2.890|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    1.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock START
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |         |         |    2.443|         |
SDA            |         |         |    2.418|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cSTATE[4]_GND_2_o_Mux_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCL            |         |         |    2.762|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cSTATE[4]_GND_3_o_Mux_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCL            |         |         |    2.648|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 4527864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    4 (   0 filtered)

