Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Wed Dec 13 18:51:13 2017
| Host             : Alga running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file ov13850_demo_power_routed.rpt -pb ov13850_demo_power_summary_routed.pb -rpx ov13850_demo_power_routed.rpx
| Design           : ov13850_demo
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.701 |
| Dynamic (W)              | 0.581 |
| Device Static (W)        | 0.120 |
| Total Off-Chip Power (W) | 0.526 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 81.8  |
| Junction Temperature (C) | 28.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |    31388 |       --- |             --- |
|   LUT as Logic           |     0.007 |    10535 |     63400 |           16.62 |
|   Register               |    <0.001 |    12067 |    126800 |            9.52 |
|   LUT as Distributed RAM |    <0.001 |      660 |     19000 |            3.47 |
|   CARRY4                 |    <0.001 |      688 |     15850 |            4.34 |
|   LUT as Shift Register  |    <0.001 |     1605 |     19000 |            8.45 |
|   BUFG                   |    <0.001 |       12 |        32 |           37.50 |
|   F7/F8 Muxes            |    <0.001 |      377 |     63400 |            0.59 |
|   Others                 |     0.000 |     1872 |       --- |             --- |
|   BUFR                   |     0.000 |        4 |       120 |            3.33 |
| Signals                  |     0.012 |    21591 |       --- |             --- |
| Block RAM                |    <0.001 |    106.5 |       135 |           78.89 |
| MMCM                     |     0.108 |        2 |         6 |           33.33 |
| PLL                      |     0.100 |        2 |         6 |           33.33 |
| DSPs                     |    <0.001 |        2 |       240 |            0.83 |
| I/O                      |     0.345 |       71 |       210 |           33.81 |
| PHASER                   |     0.007 |       14 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     0.701 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.026 |      0.019 |
| Vccaux    |       1.800 |     0.202 |       0.184 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.010 |       0.006 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.493 |       0.489 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| ov13850_demo                                                                                          |     0.581 |
|   cam_ctl                                                                                             |    <0.001 |
|     i2c_if                                                                                            |    <0.001 |
|     regs                                                                                              |    <0.001 |
|   csi_rx                                                                                              |     0.063 |
|     depacket                                                                                          |    <0.001 |
|     link                                                                                              |     0.061 |
|       clkdet                                                                                          |    <0.001 |
|       clkphy                                                                                          |     0.006 |
|       d0phy                                                                                           |     0.014 |
|       d1phy                                                                                           |     0.014 |
|       d2phy                                                                                           |     0.014 |
|       d3phy                                                                                           |     0.014 |
|       gen_bytealign[0].ba                                                                             |    <0.001 |
|       gen_bytealign[1].ba                                                                             |    <0.001 |
|       gen_bytealign[2].ba                                                                             |    <0.001 |
|       gen_bytealign[3].ba                                                                             |    <0.001 |
|       gen_idctl.idctrl                                                                                |     0.000 |
|       wordalign                                                                                       |    <0.001 |
|     unpack10                                                                                          |    <0.001 |
|     vout                                                                                              |     0.001 |
|       even_linebuf                                                                                    |    <0.001 |
|       odd_linebuf                                                                                     |    <0.001 |
|       output_timing                                                                                   |    <0.001 |
|   db                                                                                                  |    <0.001 |
|   dbg_hub                                                                                             |     0.001 |
|     inst                                                                                              |     0.001 |
|       BSCANID.u_xsdbm_id                                                                              |     0.001 |
|         CORE_XSDB.UUT_MASTER                                                                          |    <0.001 |
|           U_ICON_INTERFACE                                                                            |    <0.001 |
|             U_CMD1                                                                                    |    <0.001 |
|             U_CMD2                                                                                    |    <0.001 |
|             U_CMD3                                                                                    |    <0.001 |
|             U_CMD4                                                                                    |    <0.001 |
|             U_CMD5                                                                                    |    <0.001 |
|             U_CMD6_RD                                                                                 |    <0.001 |
|               U_RD_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |     0.000 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD6_WR                                                                                 |    <0.001 |
|               U_WR_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD7_CTL                                                                                |    <0.001 |
|             U_CMD7_STAT                                                                               |    <0.001 |
|             U_STATIC_STATUS                                                                           |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                   |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                              |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                       |    <0.001 |
|             U_RD_ABORT_FLAG                                                                           |    <0.001 |
|             U_RD_REQ_FLAG                                                                             |    <0.001 |
|             U_TIMER                                                                                   |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                               |    <0.001 |
|         CORE_XSDB.U_ICON                                                                              |    <0.001 |
|           U_CMD                                                                                       |    <0.001 |
|           U_STAT                                                                                      |    <0.001 |
|           U_SYNC                                                                                      |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                 |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                               |    <0.001 |
|   dvi_tx                                                                                              |     0.004 |
|     clock_phy                                                                                         |    <0.001 |
|     gen_lane[0].lane_enc                                                                              |    <0.001 |
|     gen_lane[0].lane_phy                                                                              |    <0.001 |
|     gen_lane[1].lane_enc                                                                              |    <0.001 |
|     gen_lane[1].lane_phy                                                                              |    <0.001 |
|     gen_lane[2].lane_enc                                                                              |    <0.001 |
|     gen_lane[2].lane_phy                                                                              |    <0.001 |
|   fbtest                                                                                              |     0.399 |
|     fbctl                                                                                             |     0.001 |
|       inbuf                                                                                           |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           inst_blk_mem_gen                                                                            |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen                                                      |    <0.001 |
|               valid.cstr                                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|       outbuf                                                                                          |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           inst_blk_mem_gen                                                                            |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen                                                      |    <0.001 |
|               valid.cstr                                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                     |    <0.001 |
|     memctl                                                                                            |     0.398 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |     0.000 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|       u_ddr3_if_mig                                                                                   |     0.398 |
|         temp_mon_enabled.u_tempmon                                                                    |    <0.001 |
|         u_ddr3_clk_ibuf                                                                               |     0.000 |
|         u_ddr3_infrastructure                                                                         |     0.100 |
|         u_iodelay_ctrl                                                                                |     0.000 |
|         u_memc_ui_top_axi                                                                             |     0.298 |
|           mem_intfc0                                                                                  |     0.295 |
|             ddr_phy_top0                                                                              |     0.294 |
|               u_ddr_calib_top                                                                         |     0.004 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                           |    <0.001 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |    <0.001 |
|                 ddr_phy_tempmon_0                                                                     |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                         |    <0.001 |
|                 u_ddr_phy_init                                                                        |     0.002 |
|                 u_ddr_phy_wrcal                                                                       |    <0.001 |
|                 u_ddr_prbs_gen                                                                        |    <0.001 |
|               u_ddr_mc_phy_wrapper                                                                    |     0.290 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.009 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                            |     0.016 |
|                   OBUFTDS                                                                             |     0.001 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                            |     0.016 |
|                   OBUFTDS                                                                             |     0.001 |
|                 u_ddr_mc_phy                                                                          |     0.070 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.070 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.030 |
|                       ddr_byte_group_io                                                               |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.030 |
|                       ddr_byte_group_io                                                               |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.002 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.002 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |     0.000 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |    <0.001 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|             mc0                                                                                       |     0.001 |
|               bank_mach0                                                                              |    <0.001 |
|                 arb_mux0                                                                              |    <0.001 |
|                   arb_row_col0                                                                        |    <0.001 |
|                     col_arb0                                                                          |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                     row_arb0                                                                          |    <0.001 |
|                   arb_select0                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_common0                                                                          |    <0.001 |
|               col_mach0                                                                               |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|               rank_mach0                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                 rank_common0                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                      |    <0.001 |
|           u_axi_mc                                                                                    |     0.002 |
|             axi_mc_ar_channel_0                                                                       |    <0.001 |
|               ar_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |     0.000 |
|             axi_mc_aw_channel_0                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                     |     0.000 |
|             axi_mc_b_channel_0                                                                        |    <0.001 |
|               bid_fifo_0                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                        |    <0.001 |
|               rd_data_fifo_0                                                                          |    <0.001 |
|               transaction_fifo_0                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                        |    <0.001 |
|           u_ui_top                                                                                    |     0.001 |
|             ui_cmd0                                                                                   |    <0.001 |
|             ui_rd_data0                                                                               |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|             ui_wr_data0                                                                               |    <0.001 |
|               pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|     output                                                                                            |    <0.001 |
|       tmg_gen                                                                                         |    <0.001 |
|   pll1                                                                                                |     0.053 |
|     inst                                                                                              |     0.053 |
|   pll2                                                                                                |     0.055 |
|     inst                                                                                              |     0.055 |
|   u_ila_0                                                                                             |     0.005 |
|     inst                                                                                              |     0.005 |
|       ila_core_inst                                                                                   |     0.005 |
|         ADV_TRIG.u_adv_trig                                                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                               |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                              |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                                |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                               |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                              |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                             |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                      |    <0.001 |
|         COUNTER.u_count                                                                               |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                                      |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                                      |    <0.001 |
|         ila_trace_memory_inst                                                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                    |    <0.001 |
|             inst_blk_mem_gen                                                                          |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                    |    <0.001 |
|                 valid.cstr                                                                            |    <0.001 |
|                   bindec_a.bindec_inst_a                                                              |    <0.001 |
|                   has_mux_b.B                                                                         |     0.000 |
|                   ramloop[0].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[10].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[11].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[12].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[13].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[14].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[15].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[16].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[17].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[18].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[19].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[20].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[21].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[22].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[23].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[24].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[25].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[26].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[27].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[28].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[29].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[2].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[30].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[31].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[32].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[33].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[34].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[35].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[36].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[37].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[38].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[39].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[3].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[40].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[41].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[42].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[43].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[44].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[45].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[46].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[47].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[48].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[49].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[4].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[50].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[51].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[52].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[53].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[54].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[55].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[56].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[57].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[58].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[59].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[5].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[60].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[61].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[62].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[63].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[64].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[65].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[66].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[67].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[68].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[69].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[6].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[70].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[71].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[72].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[73].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[74].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[75].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[76].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[77].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[78].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[79].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[7].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[80].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[81].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[82].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[83].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[84].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[85].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[86].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[87].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[88].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[89].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[8].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[90].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[91].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[92].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[93].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[94].ram.r                                                                   |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[9].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|         u_ila_cap_ctrl                                                                                |    <0.001 |
|           U_CDONE                                                                                     |    <0.001 |
|           U_NS0                                                                                       |    <0.001 |
|           U_NS1                                                                                       |    <0.001 |
|           u_cap_addrgen                                                                               |    <0.001 |
|             U_CMPRESET                                                                                |    <0.001 |
|             u_cap_sample_counter                                                                      |    <0.001 |
|               U_SCE                                                                                   |    <0.001 |
|               U_SCMPCE                                                                                |    <0.001 |
|               U_SCRST                                                                                 |    <0.001 |
|               u_scnt_cmp                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |     0.000 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|             u_cap_window_counter                                                                      |    <0.001 |
|               U_WCE                                                                                   |     0.000 |
|               U_WHCMPCE                                                                               |     0.000 |
|               U_WLCMPCE                                                                               |     0.000 |
|               u_wcnt_hcmp                                                                             |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |     0.000 |
|                   DUT                                                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |     0.000 |
|                       u_srlA                                                                          |     0.000 |
|                       u_srlB                                                                          |     0.000 |
|                       u_srlC                                                                          |     0.000 |
|                       u_srlD                                                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |     0.000 |
|                       u_srlA                                                                          |     0.000 |
|                       u_srlB                                                                          |     0.000 |
|                       u_srlC                                                                          |     0.000 |
|                       u_srlD                                                                          |     0.000 |
|               u_wcnt_lcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |     0.000 |
|                       u_srlA                                                                          |     0.000 |
|                       u_srlB                                                                          |     0.000 |
|                       u_srlC                                                                          |     0.000 |
|                       u_srlD                                                                          |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |     0.000 |
|                       u_srlA                                                                          |     0.000 |
|                       u_srlB                                                                          |     0.000 |
|                       u_srlC                                                                          |     0.000 |
|                       u_srlD                                                                          |     0.000 |
|         u_ila_regs                                                                                    |    <0.001 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                                  |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                                  |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                                       |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                                       |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                                        |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                |    <0.001 |
|           reg_15                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_16                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_17                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_18                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_19                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_1a                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_6                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_7                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_8                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_80                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_81                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_82                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_83                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_84                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_85                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_887                                                                                     |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |     0.000 |
|           reg_88d                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_88f                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_890                                                                                     |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |     0.000 |
|           reg_892                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_9                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_srl_fff                                                                                 |    <0.001 |
|           reg_stream_ffd                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_stream_ffe                                                                              |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |     0.000 |
|         u_ila_reset_ctrl                                                                              |    <0.001 |
|           arm_detection_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                |    <0.001 |
|           halt_detection_inst                                                                         |    <0.001 |
|         u_trig                                                                                        |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                          |     0.000 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |     0.000 |
|                   u_srlB                                                                              |     0.000 |
|                   u_srlC                                                                              |     0.000 |
|                   u_srlD                                                                              |     0.000 |
|           U_TM                                                                                        |     0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[20].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[30].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[40].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[50].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |     0.000 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |     0.000 |
|                     u_srlB                                                                            |     0.000 |
|                     u_srlC                                                                            |     0.000 |
|                     u_srlD                                                                            |     0.000 |
|         xsdb_memory_read_inst                                                                         |    <0.001 |
|   wb                                                                                                  |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


