

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_DOT'
================================================================
* Date:           Sun Jun 16 06:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5128|     5128|  25.640 us|  25.640 us|  5128|  5128|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT     |     5126|     5126|        12|          5|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      63|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     112|    -|
|Register             |        -|     -|      183|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      183|     175|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_118_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln20_fu_133_p2   |         +|   0|  0|  24|          17|          17|
    |icmp_ln19_fu_112_p2  |      icmp|   0|  0|  19|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          40|          32|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   11|         22|
    |ap_sig_allocacmp_result_load      |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   11|         22|
    |result_fu_44                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   92|        188|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |data_load_reg_203                 |  32|   0|   32|          0|
    |i_fu_48                           |  11|   0|   11|          0|
    |icmp_ln19_reg_184                 |   1|   0|    1|          0|
    |icmp_ln19_reg_184_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_i_reg_218                     |  32|   0|   32|          0|
    |result_1_reg_228                  |  32|   0|   32|          0|
    |result_fu_44                      |  32|   0|   32|          0|
    |theta_load_reg_198                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|   0|  183|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_opcode  |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_119_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_305_p_din0    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_305_p_din1    |  out|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_305_p_dout0   |   in|   32|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|grp_fu_305_p_ce      |  out|    1|  ap_ctrl_hs|  SgdLR_Pipeline_DOT|  return value|
|theta_address0       |  out|   10|   ap_memory|               theta|         array|
|theta_ce0            |  out|    1|   ap_memory|               theta|         array|
|theta_q0             |   in|   32|   ap_memory|               theta|         array|
|shl_ln               |   in|   17|     ap_none|              shl_ln|        scalar|
|data_address0        |  out|   17|   ap_memory|                data|         array|
|data_ce0             |  out|    1|   ap_memory|                data|         array|
|data_q0              |   in|   32|   ap_memory|                data|         array|
|result_out           |  out|   32|      ap_vld|          result_out|       pointer|
|result_out_ap_vld    |  out|    1|      ap_vld|          result_out|       pointer|
+---------------------+-----+-----+------------+--------------------+--------------+

