<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 12 20:48:54 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>630</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>523</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>52.784(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>18.092</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.910</td>
</tr>
<tr>
<td>2</td>
<td>18.136</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.866</td>
</tr>
<tr>
<td>3</td>
<td>18.149</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.853</td>
</tr>
<tr>
<td>4</td>
<td>18.218</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.784</td>
</tr>
<tr>
<td>5</td>
<td>18.279</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.724</td>
</tr>
<tr>
<td>6</td>
<td>18.286</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.716</td>
</tr>
<tr>
<td>7</td>
<td>18.323</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.679</td>
</tr>
<tr>
<td>8</td>
<td>18.347</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.656</td>
</tr>
<tr>
<td>9</td>
<td>18.392</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.611</td>
</tr>
<tr>
<td>10</td>
<td>18.410</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.592</td>
</tr>
<tr>
<td>11</td>
<td>18.416</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.586</td>
</tr>
<tr>
<td>12</td>
<td>18.431</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RD_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.571</td>
</tr>
<tr>
<td>13</td>
<td>18.513</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.489</td>
</tr>
<tr>
<td>14</td>
<td>18.521</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.481</td>
</tr>
<tr>
<td>15</td>
<td>18.619</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.383</td>
</tr>
<tr>
<td>16</td>
<td>18.634</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.369</td>
</tr>
<tr>
<td>17</td>
<td>18.636</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.367</td>
</tr>
<tr>
<td>18</td>
<td>18.638</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.365</td>
</tr>
<tr>
<td>19</td>
<td>18.653</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.350</td>
</tr>
<tr>
<td>20</td>
<td>18.659</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.343</td>
</tr>
<tr>
<td>21</td>
<td>18.663</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RS_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.339</td>
</tr>
<tr>
<td>22</td>
<td>18.663</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RD_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.339</td>
</tr>
<tr>
<td>23</td>
<td>18.701</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RD_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.301</td>
</tr>
<tr>
<td>24</td>
<td>18.716</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RS_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.286</td>
</tr>
<tr>
<td>25</td>
<td>18.716</td>
<td>CPU/ID_EX/EX_IMM_2_s0/Q</td>
<td>CPU/ID_EX/EX_RD_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>18.286</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.325</td>
<td>CPU/ID_EX/EX_rd_1_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>CPU/IF/pc_5_s1/Q</td>
<td>CPU/IF/pc_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>CPU/IF/pc_0_s3/Q</td>
<td>CPU/IF/pc_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>CPU/IF/pc_6_s1/Q</td>
<td>CPU/IF/pc_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.428</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/Q</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>11</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>12</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.429</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/Q</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>15</td>
<td>0.429</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>16</td>
<td>0.456</td>
<td>CPU/ID_EX/EX_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>17</td>
<td>0.457</td>
<td>CPU/ID_EX/EX_rd_2_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>18</td>
<td>0.473</td>
<td>CPU/ID_EX/EX_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>19</td>
<td>0.473</td>
<td>CPU/ID_EX/EX_rd_0_s0/Q</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>20</td>
<td>0.486</td>
<td>CPU/IF/pc_1_s1/Q</td>
<td>CPU/IF/pc_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>21</td>
<td>0.537</td>
<td>CPU/IF/pc_4_s1/Q</td>
<td>CPU/IF/pc_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/Q</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.539</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
<td>BUS/UART/output_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>25</td>
<td>0.539</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/Q</td>
<td>BUS/UART/output_buf/buff_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/csr_state.S_CSR_IDLE_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/IF_ID/ID_inst_data_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/EX_RS_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>BUS/Timer/mem_data_7_s/I2</td>
</tr>
<tr>
<td>20.829</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_7_s/F</td>
</tr>
<tr>
<td>22.144</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>CPU/Reg/n234_s3/I1</td>
</tr>
<tr>
<td>22.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n234_s3/F</td>
</tr>
<tr>
<td>23.270</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 38.762%; route: 11.348, 60.011%; tC2Q: 0.232, 1.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>20.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C47[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>22.044</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>CPU/Reg/n236_s3/I1</td>
</tr>
<tr>
<td>22.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n236_s3/F</td>
</tr>
<tr>
<td>23.225</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.248, 38.418%; route: 11.386, 60.352%; tC2Q: 0.232, 1.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.310</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>BUS/Timer/mem_data_1_s1/I3</td>
</tr>
<tr>
<td>20.865</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s1/F</td>
</tr>
<tr>
<td>22.100</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>CPU/Reg/n240_s3/I1</td>
</tr>
<tr>
<td>22.553</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n240_s3/F</td>
</tr>
<tr>
<td>23.213</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 38.879%; route: 11.291, 59.891%; tC2Q: 0.232, 1.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.067</td>
<td>0.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>20.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>22.066</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>CPU/Reg/n237_s3/I1</td>
</tr>
<tr>
<td>22.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n237_s3/F</td>
</tr>
<tr>
<td>23.143</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.394, 39.363%; route: 11.158, 59.402%; tC2Q: 0.232, 1.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>20.527</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/Reg/n229_s4/I2</td>
</tr>
<tr>
<td>20.980</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n229_s4/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td>CPU/Reg/n229_s9/I2</td>
</tr>
<tr>
<td>22.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n229_s9/F</td>
</tr>
<tr>
<td>23.083</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 39.149%; route: 11.162, 59.612%; tC2Q: 0.232, 1.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>20.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C47[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>22.044</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>CPU/Reg/n236_s3/I1</td>
</tr>
<tr>
<td>22.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n236_s3/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.248, 38.726%; route: 11.236, 60.035%; tC2Q: 0.232, 1.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.067</td>
<td>0.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][A]</td>
<td>BUS/Timer/mem_data_4_s/I3</td>
</tr>
<tr>
<td>20.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C46[2][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s/F</td>
</tr>
<tr>
<td>22.066</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>CPU/Reg/n237_s3/I1</td>
</tr>
<tr>
<td>22.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n237_s3/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.394, 39.584%; route: 11.053, 59.174%; tC2Q: 0.232, 1.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>BUS/Timer/mem_data_7_s/I2</td>
</tr>
<tr>
<td>20.829</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_7_s/F</td>
</tr>
<tr>
<td>22.144</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>CPU/Reg/n234_s3/I1</td>
</tr>
<tr>
<td>22.597</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n234_s3/F</td>
</tr>
<tr>
<td>23.015</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 39.291%; route: 11.094, 59.465%; tC2Q: 0.232, 1.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.310</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>BUS/Timer/mem_data_1_s1/I3</td>
</tr>
<tr>
<td>20.865</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C46[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s1/F</td>
</tr>
<tr>
<td>22.100</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>CPU/Reg/n240_s3/I1</td>
</tr>
<tr>
<td>22.553</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n240_s3/F</td>
</tr>
<tr>
<td>22.970</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 39.386%; route: 11.049, 59.368%; tC2Q: 0.232, 1.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>21.073</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][A]</td>
<td>CPU/Reg/n239_s5/I1</td>
</tr>
<tr>
<td>21.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n239_s5/F</td>
</tr>
<tr>
<td>21.843</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>CPU/Reg/n239_s9/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n239_s9/F</td>
</tr>
<tr>
<td>22.952</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.292, 39.220%; route: 11.068, 59.532%; tC2Q: 0.232, 1.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.067</td>
<td>0.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>20.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>21.832</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[0][B]</td>
<td>CPU/Reg/n238_s3/I1</td>
</tr>
<tr>
<td>22.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n238_s3/F</td>
</tr>
<tr>
<td>22.945</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.292, 39.234%; route: 11.062, 59.518%; tC2Q: 0.232, 1.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>20.527</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/Reg/n229_s4/I2</td>
</tr>
<tr>
<td>20.980</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n229_s4/F</td>
</tr>
<tr>
<td>22.360</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>CPU/ID_EX/n35_s2/I0</td>
</tr>
<tr>
<td>22.930</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n35_s2/F</td>
</tr>
<tr>
<td>22.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C49[1][A]</td>
<td>CPU/ID_EX/EX_RD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.345, 39.551%; route: 10.994, 59.199%; tC2Q: 0.232, 1.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>21.094</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td>CPU/Reg/n241_s5/I1</td>
</tr>
<tr>
<td>21.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n241_s5/F</td>
</tr>
<tr>
<td>21.817</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[3][B]</td>
<td>CPU/Reg/n241_s9/I1</td>
</tr>
<tr>
<td>22.188</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C47[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n241_s9/F</td>
</tr>
<tr>
<td>22.849</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.242, 39.169%; route: 11.015, 59.576%; tC2Q: 0.232, 1.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[3][B]</td>
<td>BUS/Timer/mem_data_12_s/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C45[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_12_s/F</td>
</tr>
<tr>
<td>20.527</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[2][B]</td>
<td>CPU/Reg/n229_s4/I2</td>
</tr>
<tr>
<td>20.980</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n229_s4/F</td>
</tr>
<tr>
<td>21.868</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C49[2][A]</td>
<td>CPU/Reg/n229_s9/I2</td>
</tr>
<tr>
<td>22.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n229_s9/F</td>
</tr>
<tr>
<td>22.840</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C49</td>
<td>CPU/Reg/rf[0]_rf[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.330, 39.663%; route: 10.919, 59.082%; tC2Q: 0.232, 1.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.073</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>BUS/Timer/mem_data_6_s1/I1</td>
</tr>
<tr>
<td>19.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C46[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s1/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>CPU/Reg/n235_s4/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n235_s4/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>CPU/Reg/n235_s8/I2</td>
</tr>
<tr>
<td>22.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n235_s8/F</td>
</tr>
<tr>
<td>22.742</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.432, 40.429%; route: 10.719, 58.309%; tC2Q: 0.232, 1.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C46[1][A]</td>
<td>BUS/Timer/mem_data_8_s/I0</td>
</tr>
<tr>
<td>19.512</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C46[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_8_s/F</td>
</tr>
<tr>
<td>20.006</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[3][B]</td>
<td>CPU/Reg/n233_s4/I2</td>
</tr>
<tr>
<td>20.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n233_s4/F</td>
</tr>
<tr>
<td>21.501</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[2][B]</td>
<td>CPU/Reg/n233_s5/I2</td>
</tr>
<tr>
<td>22.056</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n233_s5/F</td>
</tr>
<tr>
<td>22.728</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.266, 39.557%; route: 10.871, 59.180%; tC2Q: 0.232, 1.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.073</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[1][A]</td>
<td>BUS/Timer/mem_data_6_s1/I1</td>
</tr>
<tr>
<td>19.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C46[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_6_s1/F</td>
</tr>
<tr>
<td>20.008</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>CPU/Reg/n235_s4/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n235_s4/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>CPU/Reg/n235_s8/I2</td>
</tr>
<tr>
<td>22.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n235_s8/F</td>
</tr>
<tr>
<td>22.726</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.432, 40.465%; route: 10.703, 58.272%; tC2Q: 0.232, 1.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.097</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[0][A]</td>
<td>BUS/Timer/mem_data_9_s/I0</td>
</tr>
<tr>
<td>19.550</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C45[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_9_s/F</td>
</tr>
<tr>
<td>20.117</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[3][B]</td>
<td>CPU/Reg/n232_s4/I2</td>
</tr>
<tr>
<td>20.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n232_s4/F</td>
</tr>
<tr>
<td>21.368</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[3][B]</td>
<td>CPU/Reg/n232_s5/I2</td>
</tr>
<tr>
<td>21.821</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n232_s5/F</td>
</tr>
<tr>
<td>22.724</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.164, 39.009%; route: 10.969, 59.727%; tC2Q: 0.232, 1.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>21.073</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[3][A]</td>
<td>CPU/Reg/n239_s5/I1</td>
</tr>
<tr>
<td>21.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n239_s5/F</td>
</tr>
<tr>
<td>21.843</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>CPU/Reg/n239_s9/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C47[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n239_s9/F</td>
</tr>
<tr>
<td>22.709</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.292, 39.739%; route: 10.826, 58.997%; tC2Q: 0.232, 1.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.067</td>
<td>0.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[2][B]</td>
<td>BUS/Timer/mem_data_3_s/I3</td>
</tr>
<tr>
<td>20.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C46[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_3_s/F</td>
</tr>
<tr>
<td>21.832</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[0][B]</td>
<td>CPU/Reg/n238_s3/I1</td>
</tr>
<tr>
<td>22.285</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C47[0][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n238_s3/F</td>
</tr>
<tr>
<td>22.703</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.292, 39.753%; route: 10.819, 58.982%; tC2Q: 0.232, 1.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>BUS/Timer/mem_data_7_s/I2</td>
</tr>
<tr>
<td>20.829</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_7_s/F</td>
</tr>
<tr>
<td>22.327</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][B]</td>
<td>CPU/ID_EX/n56_s2/I0</td>
</tr>
<tr>
<td>22.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][B]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n56_s2/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_7_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C49[0][B]</td>
<td>CPU/ID_EX/EX_RS_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.248, 39.522%; route: 10.859, 59.213%; tC2Q: 0.232, 1.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>BUS/Timer/mem_data_7_s/I2</td>
</tr>
<tr>
<td>20.829</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C46[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_7_s/F</td>
</tr>
<tr>
<td>22.327</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>CPU/ID_EX/n40_s2/I0</td>
</tr>
<tr>
<td>22.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n40_s2/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>CPU/ID_EX/EX_RD_7_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C49[2][A]</td>
<td>CPU/ID_EX/EX_RD_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.248, 39.522%; route: 10.859, 59.213%; tC2Q: 0.232, 1.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>21.073</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/Reg/n240_s4/I0</td>
</tr>
<tr>
<td>21.590</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n240_s4/F</td>
</tr>
<tr>
<td>22.090</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td>CPU/ID_EX/n46_s2/I0</td>
</tr>
<tr>
<td>22.660</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n46_s2/F</td>
</tr>
<tr>
<td>22.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td>CPU/ID_EX/EX_RD_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C47[2][B]</td>
<td>CPU/ID_EX/EX_RD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.409, 40.485%; route: 10.660, 58.247%; tC2Q: 0.232, 1.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>20.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C47[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>22.183</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>CPU/ID_EX/n58_s2/I0</td>
</tr>
<tr>
<td>22.645</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n58_s2/F</td>
</tr>
<tr>
<td>22.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RS_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>CPU/ID_EX/EX_RS_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C49[1][B]</td>
<td>CPU/ID_EX/EX_RS_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.339, 40.135%; route: 10.715, 58.596%; tC2Q: 0.232, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_IMM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>CPU/ID_EX/EX_IMM_2_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_IMM_2_s0/Q</td>
</tr>
<tr>
<td>6.266</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>CPU/EX/ALU_Bin_2_s0/I0</td>
</tr>
<tr>
<td>6.637</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.094</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>CPU/EX/ALU/Bin_4_s3/I0</td>
</tr>
<tr>
<td>8.643</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_4_s3/F</td>
</tr>
<tr>
<td>8.647</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[3][A]</td>
<td>CPU/EX/ALU/Bin_7_s1/I3</td>
</tr>
<tr>
<td>9.202</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_7_s1/F</td>
</tr>
<tr>
<td>9.883</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][A]</td>
<td>CPU/EX/ALU/Bin_8_s1/I2</td>
</tr>
<tr>
<td>10.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_8_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>CPU/EX/ALU/Bin_10_s2/I0</td>
</tr>
<tr>
<td>10.716</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_10_s2/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td>CPU/EX/ALU/Bin_9_s1/I2</td>
</tr>
<tr>
<td>11.830</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/Bin_9_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[1][B]</td>
<td>CPU/EX/ALU/addOut_9_s/I1</td>
</tr>
<tr>
<td>13.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_9_s/COUT</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C46[2][A]</td>
<td>CPU/EX/ALU/addOut_10_s/CIN</td>
</tr>
<tr>
<td>13.796</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/addOut_10_s/SUM</td>
</tr>
<tr>
<td>14.314</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/Reg/n231_s8/I2</td>
</tr>
<tr>
<td>14.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s8/F</td>
</tr>
<tr>
<td>14.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/Reg/n231_s6/I3</td>
</tr>
<tr>
<td>15.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/n231_s6/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>BUS/Timer/mem_data_15_s20/I3</td>
</tr>
<tr>
<td>16.455</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s20/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>BUS/Timer/mem_data_15_s6/I3</td>
</tr>
<tr>
<td>17.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s6/F</td>
</tr>
<tr>
<td>17.941</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[3][B]</td>
<td>BUS/Timer/mem_data_15_s0/I3</td>
</tr>
<tr>
<td>18.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C48[3][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s0/F</td>
</tr>
<tr>
<td>19.322</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>BUS/RAM/input_call_s2/I0</td>
</tr>
<tr>
<td>19.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/input_call_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>BUS/Timer/mem_data_5_s/I3</td>
</tr>
<tr>
<td>20.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C47[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s/F</td>
</tr>
<tr>
<td>22.183</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>CPU/ID_EX/n42_s2/I0</td>
</tr>
<tr>
<td>22.645</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" background: #97FFFF;">CPU/ID_EX/n42_s2/F</td>
</tr>
<tr>
<td>22.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_RD_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>CPU/ID_EX/EX_RD_5_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>CPU/ID_EX/EX_RD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.339, 40.135%; route: 10.715, 58.596%; tC2Q: 0.232, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][B]</td>
<td>CPU/ID_EX/EX_rd_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R33C46[1][B]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_rd_1_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.681%; tC2Q: 0.202, 60.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>BUS/UART/u_uart_recv/n77_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n77_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td>BUS/UART/u_uart_send/n98_s1/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n98_s1/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>CPU/IF/pc_5_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>259</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_5_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>CPU/IF/n77_s0/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n77_s0/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>CPU/IF/pc_5_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>BUS/UART/u_uart_recv/n83_s8/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n83_s8/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>BUS/UART/u_uart_recv/n76_s1/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n76_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td>CPU/IF/pc_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1029</td>
<td>R34C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s3/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td>CPU/IF/n82_s3/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n82_s3/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td>CPU/IF/pc_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C48[0][A]</td>
<td>CPU/IF/pc_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>130</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>CPU/IF/n76_s0/I2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n76_s0/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>CPU/IF/pc_6_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>CPU/IF/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>BUS/UART/u_uart_recv/n114_s1/I1</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n114_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>BUS/UART/u_uart_recv/n78_s3/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n78_s3/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>BUS/UART/u_uart_recv/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>BUS/UART/u_uart_send/n136_s1/I2</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n136_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>BUS/UART/u_uart_send/n104_s7/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n104_s7/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>BUS/UART/u_uart_send/n99_s1/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n99_s1/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[0][A]</td>
<td>BUS/UART/u_uart_send/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>BUS/UART/u_uart_recv/n115_s1/I2</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_recv/n115_s1/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/rx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>BUS/UART/u_uart_recv/rx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C51[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/Q</td>
</tr>
<tr>
<td>3.111</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>BUS/UART/u_uart_send/n138_s4/I2</td>
</tr>
<tr>
<td>3.343</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n138_s4/F</td>
</tr>
<tr>
<td>3.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C51[1][A]</td>
<td>BUS/UART/u_uart_send/tx_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/ID_EX/EX_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_rd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/ID_EX/EX_rd_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_rd_2_s0/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>CPU/Reg/rf[0]_rf[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[0][A]</td>
<td>CPU/ID_EX/EX_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R31C52[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_2_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.164%; tC2Q: 0.202, 41.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/EX_rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[0][A]</td>
<td>CPU/ID_EX/EX_rd_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R31C52[0][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/EX_rd_0_s0/Q</td>
</tr>
<tr>
<td>3.386</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td style=" font-weight:bold;">CPU/Reg/rf[0]_rf[0]_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C48</td>
<td>CPU/Reg/rf[0]_rf[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.164%; tC2Q: 0.202, 41.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1028</td>
<td>R34C47[2][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>CPU/IF/n81_s0/I2</td>
</tr>
<tr>
<td>3.400</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/IF/n81_s0/F</td>
</tr>
<tr>
<td>3.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td style=" font-weight:bold;">CPU/IF/pc_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>CPU/IF/pc_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>CPU/IF/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>516</td>
<td>R34C47[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>CPU/IF/n78_s0/I1</td>
</tr>
<tr>
<td>3.452</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/IF/n78_s0/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td style=" font-weight:bold;">CPU/IF/pc_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>CPU/IF/pc_4_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C47[2][B]</td>
<td>CPU/IF/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C52[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s3/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>BUS/UART/u_uart_send/n137_s3/I2</td>
</tr>
<tr>
<td>3.453</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n137_s3/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/tx_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>BUS/UART/u_uart_send/tx_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C50[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>BUS/UART/u_uart_send/n101_s1/I2</td>
</tr>
<tr>
<td>3.453</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td style=" background: #97FFFF;">BUS/UART/u_uart_send/n101_s1/F</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_send/clk_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C50[2][B]</td>
<td>BUS/UART/u_uart_send/clk_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td>BUS/UART/u_uart_recv/uart_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C49[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_1_s0/Q</td>
</tr>
<tr>
<td>3.453</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C49[2][B]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C49[2][B]</td>
<td>BUS/UART/output_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C49[2][B]</td>
<td>BUS/UART/output_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/output_buf/buff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td>BUS/UART/u_uart_recv/uart_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C50[0][B]</td>
<td style=" font-weight:bold;">BUS/UART/u_uart_recv/uart_data_3_s0/Q</td>
</tr>
<tr>
<td>3.453</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td style=" font-weight:bold;">BUS/UART/output_buf/buff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>BUS/UART/output_buf/buff_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C50[2][A]</td>
<td>BUS/UART/output_buf/buff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/csr_state.S_CSR_IDLE_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/csr_state.S_CSR_IDLE_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/csr_state.S_CSR_IDLE_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_9_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF/pc_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF/pc_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF/pc_5_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/IF_ID/ID_inst_data_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/IF_ID/ID_inst_data_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/IF_ID/ID_inst_data_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/last_rd_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/last_rd_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/clk_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/clk_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/EX_RS_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/EX_RS_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/EX_RS_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>BUS/UART/u_uart_send/clk_cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1029</td>
<td>inst_addr[0]</td>
<td>21.243</td>
<td>2.280</td>
</tr>
<tr>
<td>1028</td>
<td>inst_addr[1]</td>
<td>21.572</td>
<td>2.250</td>
</tr>
<tr>
<td>1027</td>
<td>inst_addr[2]</td>
<td>21.580</td>
<td>2.840</td>
</tr>
<tr>
<td>1026</td>
<td>inst_addr[3]</td>
<td>20.680</td>
<td>3.286</td>
</tr>
<tr>
<td>516</td>
<td>inst_addr[4]</td>
<td>24.269</td>
<td>2.142</td>
</tr>
<tr>
<td>259</td>
<td>inst_addr[5]</td>
<td>25.392</td>
<td>3.358</td>
</tr>
<tr>
<td>189</td>
<td>clk_d</td>
<td>18.092</td>
<td>2.274</td>
</tr>
<tr>
<td>130</td>
<td>inst_addr[6]</td>
<td>26.406</td>
<td>3.100</td>
</tr>
<tr>
<td>74</td>
<td>n94_7</td>
<td>20.680</td>
<td>0.873</td>
</tr>
<tr>
<td>68</td>
<td>EX_ALUop_Z[0]</td>
<td>19.859</td>
<td>2.057</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C47</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C50</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C50</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C46</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C49</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C52</td>
<td>81.94%</td>
</tr>
<tr>
<td>R32C46</td>
<td>81.94%</td>
</tr>
<tr>
<td>R34C46</td>
<td>77.78%</td>
</tr>
<tr>
<td>R7C49</td>
<td>77.78%</td>
</tr>
<tr>
<td>R31C45</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
