strict digraph "" {
	node [label="\N"];
	"1431:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd773263290>",
		def_var="['sync_jump_width']",
		fillcolor=deepskyblue,
		label="1431:AS
sync_jump_width = bus_timing_0[7:6];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bus_timing_0']"];
}
