Version 4.1
SHEET 1 880 680

* Circuit implementation using two Half Adders and OR gate
WIRE 176 128 144 128
WIRE 176 160 144 160
WIRE 176 192 144 192
WIRE 304 144 272 144
WIRE 304 176 272 176

FLAG 144 128 a
IOPIN 144 128 In
FLAG 144 160 b
IOPIN 144 160 In
FLAG 144 192 cin
IOPIN 144 192 In
FLAG 304 144 sum
IOPIN 304 144 Out
FLAG 304 176 cout
IOPIN 304 176 Out

* Core components
SYMBOL half_adder 176 144 R0
SYMATTR InstName X1
SYMBOL half_adder 304 144 R0
SYMATTR InstName X2
SYMBOL OR 304 176 R0
SYMATTR InstName X3

* Simulation directives
TEXT -24 296 Left 2 !.tran 800n
TEXT -24 328 Left 2 !.model NMOS NMOS
TEXT -24 360 Left 2 !.model PMOS PMOS
TEXT -24 392 Left 2 !.lib standard.txt
TEXT -24 424 Left 2 !.include "half_adder.asc"

* OR gate subcircuit
TEXT -24 456 Left 2 !.subckt OR in1 in2 vdd vss out
TEXT -24 488 Left 2 !+ XU1 in1 vdd vss n1 INVERT
TEXT -24 520 Left 2 !+ XU2 in2 vdd vss n2 INVERT
TEXT -24 552 Left 2 !+ XU3 n1 n2 vdd vss out NAND
TEXT -24 584 Left 2 !.ends