Quartus Prime Archive log --	C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.qarlog

Archive:	C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.qar
Date:		Tue Jun 16 16:18:33 2020
Quartus Prime		18.1.1 Build 646 04/11/2019 SJ Standard Edition

	=========== Files Selected: ===========
C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/control_manager.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/fifoconverter.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/fpga_top.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/framing_top.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/modulation_top.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/1_0_0.qsf
C:/VHDL/342x9/RefDesign20200615/quartus/1_1_0.out.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/1_1_0.qsf
C:/VHDL/342x9/RefDesign20200615/quartus/2_0.qsf
C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.qpf
C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.qsf
C:/VHDL/342x9/RefDesign20200615/quartus/DE1-SOC-342x9.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/assignment_defaults.qdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/refstp_auto_stripped.stp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo24_8.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo24_8.qip
C:/VHDL/342x9/RefDesign20200615/quartus/fifo24_8.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/fifo32_8.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo32_8.qip
C:/VHDL/342x9/RefDesign20200615/quartus/fifo32_8.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8.qip
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8_inst.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/pin_assignment_DE1_SoC.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/refstp.stp
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system.qsys
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system.sopcinfo
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/soc_system.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.debuginfo
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.qip
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.regmap
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_hps_0_hps.svd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_rst_controller.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_rst_controller_002.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_default_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_controller.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_controller.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps.pre.xml
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_AC_ROM.hex
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_inst_ROM.hex
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.ppf
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/emif.pre.xml
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/system.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_rx.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_rx.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_tx.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_tx.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_rx_video.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_rx_video.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_fpga_leds.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_fpga_switches.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_pll_0.qip
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_pll_0.v
	======= Total: 135 files to archive =======

	================ Status: ===============
All files archived successfully.
