

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3'
================================================================
* Date:           Tue Feb 17 12:08:07 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     6139|     6139|  61.390 us|  61.390 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_2_VITIS_LOOP_39_3  |     6137|     6137|        63|          9|          1|   676|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 63


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 1
  Pipeline-0 : II = 9, D = 63, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:39]   --->   Operation 66 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:38]   --->   Operation 67 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 68 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 69 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 70 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%phi_mul_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %phi_mul"   --->   Operation 71 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln46_8_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_8"   --->   Operation 72 'read' 'sext_ln46_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln46_7_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_7"   --->   Operation 73 'read' 'sext_ln46_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln46_6_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_6"   --->   Operation 74 'read' 'sext_ln46_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln46_5_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_5"   --->   Operation 75 'read' 'sext_ln46_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln46_4_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_4"   --->   Operation 76 'read' 'sext_ln46_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln46_3_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_3"   --->   Operation 77 'read' 'sext_ln46_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46_2_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_2"   --->   Operation 78 'read' 'sext_ln46_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln46_1_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln46_1"   --->   Operation 79 'read' 'sext_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln43_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln43"   --->   Operation 80 'read' 'sext_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln46_8_cast = sext i63 %sext_ln46_8_read"   --->   Operation 81 'sext' 'sext_ln46_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln46_7_cast = sext i63 %sext_ln46_7_read"   --->   Operation 82 'sext' 'sext_ln46_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln46_6_cast = sext i63 %sext_ln46_6_read"   --->   Operation 83 'sext' 'sext_ln46_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln46_5_cast = sext i63 %sext_ln46_5_read"   --->   Operation 84 'sext' 'sext_ln46_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln46_4_cast = sext i63 %sext_ln46_4_read"   --->   Operation 85 'sext' 'sext_ln46_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln46_3_cast = sext i63 %sext_ln46_3_read"   --->   Operation 86 'sext' 'sext_ln46_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln46_2_cast = sext i63 %sext_ln46_2_read"   --->   Operation 87 'sext' 'sext_ln46_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln46_1_cast = sext i63 %sext_ln46_1_read"   --->   Operation 88 'sext' 'sext_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln43_cast = sext i62 %sext_ln43_read"   --->   Operation 89 'sext' 'sext_ln43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 784, void @empty, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln38 = store i5 0, i5 %i" [conv2d.cpp:38]   --->   Operation 93 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 0, i5 %j" [conv2d.cpp:39]   --->   Operation 94 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_4"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [conv2d.cpp:38]   --->   Operation 96 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.73ns)   --->   "%icmp_ln38 = icmp_eq  i10 %indvar_flatten_load, i10 676" [conv2d.cpp:38]   --->   Operation 99 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln38_1 = add i10 %indvar_flatten_load, i10 1" [conv2d.cpp:38]   --->   Operation 100 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc42, void %for.inc45.exitStub" [conv2d.cpp:38]   --->   Operation 101 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [conv2d.cpp:39]   --->   Operation 102 'load' 'j_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [conv2d.cpp:38]   --->   Operation 103 'load' 'i_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln38 = add i5 %i_load, i5 1" [conv2d.cpp:38]   --->   Operation 104 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.78ns)   --->   "%icmp_ln39 = icmp_eq  i5 %j_load, i5 26" [conv2d.cpp:39]   --->   Operation 105 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.21ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i5 0, i5 %j_load" [conv2d.cpp:38]   --->   Operation 106 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.21ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i5 %add_ln38, i5 %i_load" [conv2d.cpp:38]   --->   Operation 107 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln38" [conv2d.cpp:39]   --->   Operation 108 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln38, i32 1, i32 4" [conv2d.cpp:41]   --->   Operation 109 'partselect' 'lshr_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %trunc_ln39, void %arrayidx3824.case.0, void %arrayidx3824.case.1" [conv2d.cpp:51]   --->   Operation 110 'br' 'br_ln51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln38 = store i10 %add_ln38_1, i10 %indvar_flatten" [conv2d.cpp:38]   --->   Operation 111 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln38 = store i5 %select_ln38_1, i5 %i" [conv2d.cpp:38]   --->   Operation 112 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln43_cast" [conv2d.cpp:46]   --->   Operation 113 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln38_1, i5 0" [conv2d.cpp:39]   --->   Operation 114 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln38_1, i2 0" [conv2d.cpp:39]   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %tmp_2" [conv2d.cpp:39]   --->   Operation 116 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i10 %p_shl, i10 %zext_ln39_1" [conv2d.cpp:39]   --->   Operation 117 'sub' 'sub_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln38" [conv2d.cpp:39]   --->   Operation 118 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln43 = add i10 %zext_ln39, i10 %sub_ln39" [conv2d.cpp:43]   --->   Operation 119 'add' 'add_ln43' <Predicate = (!icmp_ln38)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln43, i2 0" [conv2d.cpp:45]   --->   Operation 120 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i12 %shl_ln1" [conv2d.cpp:45]   --->   Operation 121 'zext' 'zext_ln45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %zext_ln45, i64 %input_r_read" [conv2d.cpp:45]   --->   Operation 122 'add' 'add_ln45' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45, i32 2, i32 63" [conv2d.cpp:44]   --->   Operation 123 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln5" [conv2d.cpp:44]   --->   Operation 124 'sext' 'sext_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln44" [conv2d.cpp:44]   --->   Operation 125 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 126 [8/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 126 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %select_ln38, i5 1" [conv2d.cpp:39]   --->   Operation 127 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 %add_ln39, i5 %j" [conv2d.cpp:39]   --->   Operation 128 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_43_4" [conv2d.cpp:39]   --->   Operation 129 'br' 'br_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln46_1_cast" [conv2d.cpp:46]   --->   Operation 130 'getelementptr' 'gmem1_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 131 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 131 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 132 [7/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 132 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 133 [8/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 133 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i32 %gmem1, i64 %sext_ln46_2_cast" [conv2d.cpp:46]   --->   Operation 134 'getelementptr' 'gmem1_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 135 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 135 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 136 [6/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 136 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 137 [7/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 137 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 138 [8/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 138 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i32 %gmem1, i64 %sext_ln46_3_cast" [conv2d.cpp:46]   --->   Operation 139 'getelementptr' 'gmem1_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 140 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 140 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 141 [5/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 141 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 142 [6/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 142 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 143 [7/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 143 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 144 [1/1] (1.54ns)   --->   "%add_ln45_1 = add i12 %shl_ln1, i12 112" [conv2d.cpp:45]   --->   Operation 144 'add' 'add_ln45_1' <Predicate = (!icmp_ln38)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i12 %add_ln45_1" [conv2d.cpp:45]   --->   Operation 145 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (3.52ns)   --->   "%add_ln45_2 = add i64 %zext_ln45_1, i64 %input_r_read" [conv2d.cpp:45]   --->   Operation 146 'add' 'add_ln45_2' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_2, i32 2, i32 63" [conv2d.cpp:44]   --->   Operation 147 'partselect' 'trunc_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i62 %trunc_ln44_1" [conv2d.cpp:44]   --->   Operation 148 'sext' 'sext_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln44_1" [conv2d.cpp:44]   --->   Operation 149 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 150 [8/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 150 'readreq' 'gmem1_load_5_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%gmem1_addr_4 = getelementptr i32 %gmem1, i64 %sext_ln46_4_cast" [conv2d.cpp:46]   --->   Operation 151 'getelementptr' 'gmem1_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 152 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 152 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 153 [4/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 153 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 154 [5/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 154 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 155 [6/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 155 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 156 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 156 'readreq' 'empty_33' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 157 [7/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 157 'readreq' 'gmem1_load_5_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 158 [8/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 158 'readreq' 'gmem1_load_6_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%gmem1_addr_5 = getelementptr i32 %gmem1, i64 %sext_ln46_5_cast" [conv2d.cpp:46]   --->   Operation 159 'getelementptr' 'gmem1_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 160 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 160 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 161 [3/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 161 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 162 [4/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 162 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 163 [5/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 163 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 164 'readreq' 'empty_33' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [6/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 165 'readreq' 'gmem1_load_5_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [7/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 166 'readreq' 'gmem1_load_6_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [8/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 167 'readreq' 'gmem1_load_7_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%gmem1_addr_6 = getelementptr i32 %gmem1, i64 %sext_ln46_6_cast" [conv2d.cpp:46]   --->   Operation 168 'getelementptr' 'gmem1_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 169 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 169 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 170 [2/8] (7.30ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 170 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 171 [3/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 171 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 172 [4/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 172 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 173 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 173 'readreq' 'empty_33' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 174 [5/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 174 'readreq' 'gmem1_load_5_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 175 [6/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 175 'readreq' 'gmem1_load_6_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 176 [7/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 176 'readreq' 'gmem1_load_7_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 177 [1/1] (1.54ns)   --->   "%add_ln45_3 = add i12 %shl_ln1, i12 224" [conv2d.cpp:45]   --->   Operation 177 'add' 'add_ln45_3' <Predicate = (!icmp_ln38)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i12 %add_ln45_3" [conv2d.cpp:45]   --->   Operation 178 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (3.52ns)   --->   "%add_ln45_4 = add i64 %zext_ln45_2, i64 %input_r_read" [conv2d.cpp:45]   --->   Operation 179 'add' 'add_ln45_4' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_4, i32 2, i32 63" [conv2d.cpp:44]   --->   Operation 180 'partselect' 'trunc_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln44_2 = sext i62 %trunc_ln44_2" [conv2d.cpp:44]   --->   Operation 181 'sext' 'sext_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln44_2" [conv2d.cpp:44]   --->   Operation 182 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 183 [8/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 183 'readreq' 'gmem1_load_8_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%gmem1_addr_7 = getelementptr i32 %gmem1, i64 %sext_ln46_7_cast" [conv2d.cpp:46]   --->   Operation 184 'getelementptr' 'gmem1_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 185 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 185 'readreq' 'empty' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 186 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:46]   --->   Operation 186 'readreq' 'gmem1_load_2_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 187 [2/8] (7.30ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 187 'readreq' 'gmem1_load_3_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 188 [3/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 188 'readreq' 'gmem1_load_4_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 189 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 189 'readreq' 'empty_33' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 190 [4/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 190 'readreq' 'gmem1_load_5_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 191 [5/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 191 'readreq' 'gmem1_load_6_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 192 [6/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 192 'readreq' 'gmem1_load_7_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [8/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 193 'readreq' 'empty_34' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 194 [7/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 194 'readreq' 'gmem1_load_8_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 195 [8/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 195 'readreq' 'gmem1_load_9_req' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%gmem1_addr_8 = getelementptr i32 %gmem1, i64 %sext_ln46_8_cast" [conv2d.cpp:46]   --->   Operation 196 'getelementptr' 'gmem1_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 3" [conv2d.cpp:44]   --->   Operation 197 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 198 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [conv2d.cpp:46]   --->   Operation 198 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i64 1" [conv2d.cpp:46]   --->   Operation 199 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 200 [2/8] (7.30ns)   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 200 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 201 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 202 [3/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 202 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 203 [4/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 203 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 204 [5/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 204 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 205 [7/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 205 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [6/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 206 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [7/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 207 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [8/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 208 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 209 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr" [conv2d.cpp:45]   --->   Operation 209 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_1" [conv2d.cpp:46]   --->   Operation 210 'read' 'gmem1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i64 1" [conv2d.cpp:46]   --->   Operation 211 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 212 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 212 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 213 [2/8] (7.30ns)   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 213 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 214 [3/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 214 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 215 [4/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 215 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 216 [6/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 216 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 217 [5/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 217 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 218 [6/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 218 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 219 [7/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 219 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %gmem0_addr_read" [conv2d.cpp:45]   --->   Operation 220 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %gmem1_addr_read" [conv2d.cpp:46]   --->   Operation 221 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln46" [conv2d.cpp:46]   --->   Operation 222 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr" [conv2d.cpp:45]   --->   Operation 223 'read' 'gmem0_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 224 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_2" [conv2d.cpp:46]   --->   Operation 224 'read' 'gmem1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 225 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 225 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 226 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i64 1" [conv2d.cpp:46]   --->   Operation 226 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 227 [2/8] (7.30ns)   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 227 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 228 [3/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 228 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 229 [5/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 229 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 230 [4/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 230 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 231 [5/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 231 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 232 [6/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 232 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 233 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln46" [conv2d.cpp:46]   --->   Operation 233 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %gmem0_addr_read_1" [conv2d.cpp:45]   --->   Operation 234 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %gmem1_addr_1_read" [conv2d.cpp:46]   --->   Operation 235 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [4/4] (5.70ns)   --->   "%mul27_s = fmul i32 %bitcast_ln45_1, i32 %bitcast_ln46_1" [conv2d.cpp:46]   --->   Operation 236 'fmul' 'mul27_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr" [conv2d.cpp:45]   --->   Operation 237 'read' 'gmem0_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 238 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_1, i64 3" [conv2d.cpp:44]   --->   Operation 238 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 239 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_3" [conv2d.cpp:46]   --->   Operation 239 'read' 'gmem1_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 240 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_4, i64 1" [conv2d.cpp:46]   --->   Operation 240 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 241 [2/8] (7.30ns)   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 241 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 242 [4/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 242 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 243 [3/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 243 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 244 [4/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 244 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 245 [5/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 245 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 246 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln46" [conv2d.cpp:46]   --->   Operation 246 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/4] (5.70ns)   --->   "%mul27_s = fmul i32 %bitcast_ln45_1, i32 %bitcast_ln46_1" [conv2d.cpp:46]   --->   Operation 247 'fmul' 'mul27_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln45_2 = bitcast i32 %gmem0_addr_read_2" [conv2d.cpp:45]   --->   Operation 248 'bitcast' 'bitcast_ln45_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln46_2 = bitcast i32 %gmem1_addr_2_read" [conv2d.cpp:46]   --->   Operation 249 'bitcast' 'bitcast_ln46_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [4/4] (5.70ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln46_2" [conv2d.cpp:46]   --->   Operation 250 'fmul' 'mul27_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_1" [conv2d.cpp:45]   --->   Operation 251 'read' 'gmem0_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 252 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_4" [conv2d.cpp:46]   --->   Operation 252 'read' 'gmem1_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 253 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_5, i64 1" [conv2d.cpp:46]   --->   Operation 253 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 254 [3/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 254 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 255 [2/8] (7.30ns)   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 255 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 256 [3/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 256 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 257 [4/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 257 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 258 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln46" [conv2d.cpp:46]   --->   Operation 258 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/4] (5.70ns)   --->   "%mul27_s = fmul i32 %bitcast_ln45_1, i32 %bitcast_ln46_1" [conv2d.cpp:46]   --->   Operation 259 'fmul' 'mul27_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [3/4] (5.70ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln46_2" [conv2d.cpp:46]   --->   Operation 260 'fmul' 'mul27_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln45_3 = bitcast i32 %gmem0_addr_1_read" [conv2d.cpp:45]   --->   Operation 261 'bitcast' 'bitcast_ln45_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln46_3 = bitcast i32 %gmem1_addr_3_read" [conv2d.cpp:46]   --->   Operation 262 'bitcast' 'bitcast_ln46_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [4/4] (5.70ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln45_3, i32 %bitcast_ln46_3" [conv2d.cpp:46]   --->   Operation 263 'fmul' 'mul27_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_1" [conv2d.cpp:45]   --->   Operation 264 'read' 'gmem0_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 265 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_5" [conv2d.cpp:46]   --->   Operation 265 'read' 'gmem1_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 266 [2/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 266 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 267 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_6, i64 1" [conv2d.cpp:46]   --->   Operation 267 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 268 [2/8] (7.30ns)   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 268 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 269 [3/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 269 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 270 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_read, i32 %mul" [conv2d.cpp:45]   --->   Operation 270 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/4] (5.70ns)   --->   "%mul27_s = fmul i32 %bitcast_ln45_1, i32 %bitcast_ln46_1" [conv2d.cpp:46]   --->   Operation 271 'fmul' 'mul27_s' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [2/4] (5.70ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln46_2" [conv2d.cpp:46]   --->   Operation 272 'fmul' 'mul27_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [3/4] (5.70ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln45_3, i32 %bitcast_ln46_3" [conv2d.cpp:46]   --->   Operation 273 'fmul' 'mul27_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln45_4 = bitcast i32 %gmem0_addr_1_read_1" [conv2d.cpp:45]   --->   Operation 274 'bitcast' 'bitcast_ln45_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln46_4 = bitcast i32 %gmem1_addr_4_read" [conv2d.cpp:46]   --->   Operation 275 'bitcast' 'bitcast_ln46_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [4/4] (5.70ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln46_4" [conv2d.cpp:46]   --->   Operation 276 'fmul' 'mul27_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_1" [conv2d.cpp:45]   --->   Operation 277 'read' 'gmem0_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 278 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr_2, i64 3" [conv2d.cpp:44]   --->   Operation 278 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 279 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_6" [conv2d.cpp:46]   --->   Operation 279 'read' 'gmem1_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 280 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_7, i64 1" [conv2d.cpp:46]   --->   Operation 280 'readreq' 'gmem1_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 281 [2/8] (7.30ns)   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 281 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 282 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_read, i32 %mul" [conv2d.cpp:45]   --->   Operation 282 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/4] (5.70ns)   --->   "%mul27_3 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln46_2" [conv2d.cpp:46]   --->   Operation 283 'fmul' 'mul27_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [2/4] (5.70ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln45_3, i32 %bitcast_ln46_3" [conv2d.cpp:46]   --->   Operation 284 'fmul' 'mul27_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [3/4] (5.70ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln46_4" [conv2d.cpp:46]   --->   Operation 285 'fmul' 'mul27_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln45_5 = bitcast i32 %gmem0_addr_1_read_2" [conv2d.cpp:45]   --->   Operation 286 'bitcast' 'bitcast_ln45_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln46_5 = bitcast i32 %gmem1_addr_5_read" [conv2d.cpp:46]   --->   Operation 287 'bitcast' 'bitcast_ln46_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [4/4] (5.70ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln45_5, i32 %bitcast_ln46_5" [conv2d.cpp:46]   --->   Operation 288 'fmul' 'mul27_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_2" [conv2d.cpp:45]   --->   Operation 289 'read' 'gmem0_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 290 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_7" [conv2d.cpp:46]   --->   Operation 290 'read' 'gmem1_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 291 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_8, i64 1" [conv2d.cpp:46]   --->   Operation 291 'readreq' 'gmem1_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 292 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_read, i32 %mul" [conv2d.cpp:45]   --->   Operation 292 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/4] (5.70ns)   --->   "%mul27_1 = fmul i32 %bitcast_ln45_3, i32 %bitcast_ln46_3" [conv2d.cpp:46]   --->   Operation 293 'fmul' 'mul27_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [2/4] (5.70ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln46_4" [conv2d.cpp:46]   --->   Operation 294 'fmul' 'mul27_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [3/4] (5.70ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln45_5, i32 %bitcast_ln46_5" [conv2d.cpp:46]   --->   Operation 295 'fmul' 'mul27_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln45_6 = bitcast i32 %gmem0_addr_2_read" [conv2d.cpp:45]   --->   Operation 296 'bitcast' 'bitcast_ln45_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln46_6 = bitcast i32 %gmem1_addr_6_read" [conv2d.cpp:46]   --->   Operation 297 'bitcast' 'bitcast_ln46_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [4/4] (5.70ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln46_6" [conv2d.cpp:46]   --->   Operation 298 'fmul' 'mul27_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_2" [conv2d.cpp:45]   --->   Operation 299 'read' 'gmem0_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 300 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_8" [conv2d.cpp:46]   --->   Operation 300 'read' 'gmem1_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 301 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_read, i32 %mul" [conv2d.cpp:45]   --->   Operation 301 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/4] (5.70ns)   --->   "%mul27_1_1 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln46_4" [conv2d.cpp:46]   --->   Operation 302 'fmul' 'mul27_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [2/4] (5.70ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln45_5, i32 %bitcast_ln46_5" [conv2d.cpp:46]   --->   Operation 303 'fmul' 'mul27_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [3/4] (5.70ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln46_6" [conv2d.cpp:46]   --->   Operation 304 'fmul' 'mul27_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln45_7 = bitcast i32 %gmem0_addr_2_read_1" [conv2d.cpp:45]   --->   Operation 305 'bitcast' 'bitcast_ln45_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln46_7 = bitcast i32 %gmem1_addr_7_read" [conv2d.cpp:46]   --->   Operation 306 'bitcast' 'bitcast_ln46_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [4/4] (5.70ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln45_7, i32 %bitcast_ln46_7" [conv2d.cpp:46]   --->   Operation 307 'fmul' 'mul27_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_2_read_2 = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr_2" [conv2d.cpp:45]   --->   Operation 308 'read' 'gmem0_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 309 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_read, i32 %mul" [conv2d.cpp:45]   --->   Operation 309 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/4] (5.70ns)   --->   "%mul27_1_2 = fmul i32 %bitcast_ln45_5, i32 %bitcast_ln46_5" [conv2d.cpp:46]   --->   Operation 310 'fmul' 'mul27_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [2/4] (5.70ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln46_6" [conv2d.cpp:46]   --->   Operation 311 'fmul' 'mul27_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [3/4] (5.70ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln45_7, i32 %bitcast_ln46_7" [conv2d.cpp:46]   --->   Operation 312 'fmul' 'mul27_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln45_8 = bitcast i32 %gmem0_addr_2_read_2" [conv2d.cpp:45]   --->   Operation 313 'bitcast' 'bitcast_ln45_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln46_8 = bitcast i32 %gmem1_addr_8_read" [conv2d.cpp:46]   --->   Operation 314 'bitcast' 'bitcast_ln46_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [4/4] (5.70ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln46_8" [conv2d.cpp:46]   --->   Operation 315 'fmul' 'mul27_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 316 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul27_s" [conv2d.cpp:45]   --->   Operation 316 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [1/4] (5.70ns)   --->   "%mul27_2 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln46_6" [conv2d.cpp:46]   --->   Operation 317 'fmul' 'mul27_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [2/4] (5.70ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln45_7, i32 %bitcast_ln46_7" [conv2d.cpp:46]   --->   Operation 318 'fmul' 'mul27_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [3/4] (5.70ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln46_8" [conv2d.cpp:46]   --->   Operation 319 'fmul' 'mul27_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 320 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul27_s" [conv2d.cpp:45]   --->   Operation 320 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 321 [1/4] (5.70ns)   --->   "%mul27_2_1 = fmul i32 %bitcast_ln45_7, i32 %bitcast_ln46_7" [conv2d.cpp:46]   --->   Operation 321 'fmul' 'mul27_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 322 [2/4] (5.70ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln46_8" [conv2d.cpp:46]   --->   Operation 322 'fmul' 'mul27_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 323 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul27_s" [conv2d.cpp:45]   --->   Operation 323 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/4] (5.70ns)   --->   "%mul27_2_2 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln46_8" [conv2d.cpp:46]   --->   Operation 324 'fmul' 'mul27_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 325 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul27_s" [conv2d.cpp:45]   --->   Operation 325 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 326 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul27_s" [conv2d.cpp:45]   --->   Operation 326 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 327 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul27_3" [conv2d.cpp:45]   --->   Operation 327 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 328 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul27_3" [conv2d.cpp:45]   --->   Operation 328 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 329 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul27_3" [conv2d.cpp:45]   --->   Operation 329 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 330 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul27_3" [conv2d.cpp:45]   --->   Operation 330 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 331 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul27_3" [conv2d.cpp:45]   --->   Operation 331 'fadd' 'sum_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 332 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul27_1" [conv2d.cpp:45]   --->   Operation 332 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 333 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul27_1" [conv2d.cpp:45]   --->   Operation 333 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 334 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul27_1" [conv2d.cpp:45]   --->   Operation 334 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 335 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul27_1" [conv2d.cpp:45]   --->   Operation 335 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 336 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul27_1" [conv2d.cpp:45]   --->   Operation 336 'fadd' 'sum_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 337 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul27_1_1" [conv2d.cpp:45]   --->   Operation 337 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 338 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul27_1_1" [conv2d.cpp:45]   --->   Operation 338 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 339 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul27_1_1" [conv2d.cpp:45]   --->   Operation 339 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 340 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul27_1_1" [conv2d.cpp:45]   --->   Operation 340 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 341 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul27_1_1" [conv2d.cpp:45]   --->   Operation 341 'fadd' 'sum_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 342 [5/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul27_1_2" [conv2d.cpp:45]   --->   Operation 342 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 343 [4/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul27_1_2" [conv2d.cpp:45]   --->   Operation 343 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 344 [3/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul27_1_2" [conv2d.cpp:45]   --->   Operation 344 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 345 [2/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul27_1_2" [conv2d.cpp:45]   --->   Operation 345 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 346 [1/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul27_1_2" [conv2d.cpp:45]   --->   Operation 346 'fadd' 'sum_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 347 [5/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul27_2" [conv2d.cpp:45]   --->   Operation 347 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 348 [4/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul27_2" [conv2d.cpp:45]   --->   Operation 348 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 349 [3/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul27_2" [conv2d.cpp:45]   --->   Operation 349 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 350 [2/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul27_2" [conv2d.cpp:45]   --->   Operation 350 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 351 [1/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul27_2" [conv2d.cpp:45]   --->   Operation 351 'fadd' 'sum_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 352 [5/5] (7.25ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul27_2_1" [conv2d.cpp:45]   --->   Operation 352 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 353 [4/5] (7.25ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul27_2_1" [conv2d.cpp:45]   --->   Operation 353 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 354 [3/5] (7.25ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul27_2_1" [conv2d.cpp:45]   --->   Operation 354 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 355 [2/5] (7.25ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul27_2_1" [conv2d.cpp:45]   --->   Operation 355 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 391 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 391 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 356 [1/5] (7.25ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul27_2_1" [conv2d.cpp:45]   --->   Operation 356 'fadd' 'sum_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 357 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul27_2_2" [conv2d.cpp:45]   --->   Operation 357 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 358 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul27_2_2" [conv2d.cpp:45]   --->   Operation 358 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 359 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul27_2_2" [conv2d.cpp:45]   --->   Operation 359 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 360 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul27_2_2" [conv2d.cpp:45]   --->   Operation 360 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %select_ln38_1" [conv2d.cpp:51]   --->   Operation 361 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 362 [1/1] (1.91ns)   --->   "%add_ln51 = add i8 %phi_mul_read, i8 %zext_ln51" [conv2d.cpp:51]   --->   Operation 362 'add' 'add_ln51' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i8 %add_ln51" [conv2d.cpp:51]   --->   Operation 363 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 364 [3/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln51 = mul i12 %zext_ln51_1, i12 13" [conv2d.cpp:51]   --->   Operation 364 'mul' 'mul_ln51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 365 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul27_2_2" [conv2d.cpp:45]   --->   Operation 365 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.43>
ST_61 : Operation 366 [2/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln51 = mul i12 %zext_ln51_1, i12 13" [conv2d.cpp:51]   --->   Operation 366 'mul' 'mul_ln51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 367 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_9, i32 0" [conv2d.cpp:50]   --->   Operation 367 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.40>
ST_62 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln51 = mul i12 %zext_ln51_1, i12 13" [conv2d.cpp:51]   --->   Operation 368 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i4 %lshr_ln" [conv2d.cpp:51]   --->   Operation 369 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 370 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i12 %mul_ln51, i12 %zext_ln51_2" [conv2d.cpp:51]   --->   Operation 370 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %sum_9" [conv2d.cpp:50]   --->   Operation 371 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 372 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln50, i32 23, i32 30" [conv2d.cpp:50]   --->   Operation 372 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %bitcast_ln50" [conv2d.cpp:50]   --->   Operation 373 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 374 [1/1] (1.91ns)   --->   "%icmp_ln50 = icmp_ne  i8 %tmp, i8 255" [conv2d.cpp:50]   --->   Operation 374 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 375 [1/1] (2.28ns)   --->   "%icmp_ln50_1 = icmp_eq  i23 %trunc_ln50, i23 0" [conv2d.cpp:50]   --->   Operation 375 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node sum_10)   --->   "%or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50" [conv2d.cpp:50]   --->   Operation 376 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 377 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_9, i32 0" [conv2d.cpp:50]   --->   Operation 377 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sum_10)   --->   "%and_ln50 = and i1 %or_ln50, i1 %tmp_1" [conv2d.cpp:50]   --->   Operation 378 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 379 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_10 = select i1 %and_ln50, i32 0, i32 %sum_9" [conv2d.cpp:50]   --->   Operation 379 'select' 'sum_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.35>
ST_63 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_2_VITIS_LOOP_39_3_str"   --->   Operation 380 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 381 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 676, i64 676, i64 676"   --->   Operation 381 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 382 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:41]   --->   Operation 382 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 383 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i12 %mul_ln51, i12 %zext_ln51_2" [conv2d.cpp:51]   --->   Operation 383 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i12 %add_ln51_1" [conv2d.cpp:51]   --->   Operation 384 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 385 [1/1] (0.00ns)   --->   "%conv1_out_addr = getelementptr i32 %conv1_out, i64 0, i64 %zext_ln51_3" [conv2d.cpp:51]   --->   Operation 385 'getelementptr' 'conv1_out_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 386 [1/1] (0.00ns)   --->   "%conv1_out_1_addr = getelementptr i32 %conv1_out_1, i64 0, i64 %zext_ln51_3" [conv2d.cpp:51]   --->   Operation 386 'getelementptr' 'conv1_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 387 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln51 = store i32 %sum_10, i12 %conv1_out_addr" [conv2d.cpp:51]   --->   Operation 387 'store' 'store_ln51' <Predicate = (!trunc_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_63 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3824.exit" [conv2d.cpp:51]   --->   Operation 388 'br' 'br_ln51' <Predicate = (!trunc_ln39)> <Delay = 0.00>
ST_63 : Operation 389 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln51 = store i32 %sum_10, i12 %conv1_out_1_addr" [conv2d.cpp:51]   --->   Operation 389 'store' 'store_ln51' <Predicate = (trunc_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3824.exit" [conv2d.cpp:51]   --->   Operation 390 'br' 'br_ln51' <Predicate = (trunc_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.171ns
The critical path consists of the following:
	'store' operation ('store_ln38', conv2d.cpp:38) of constant 0 5 bit on local variable 'i', conv2d.cpp:38 [44]  (1.588 ns)
	'load' operation 5 bit ('i_load', conv2d.cpp:38) on local variable 'i', conv2d.cpp:38 [56]  (0.000 ns)
	'add' operation 5 bit ('add_ln38', conv2d.cpp:38) [66]  (1.780 ns)
	'select' operation 5 bit ('select_ln38_1', conv2d.cpp:38) [71]  (1.215 ns)
	'store' operation ('store_ln38', conv2d.cpp:38) of variable 'select_ln38_1', conv2d.cpp:38 5 bit on local variable 'i', conv2d.cpp:38 [193]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr', conv2d.cpp:46) [57]  (0.000 ns)
	bus request operation ('gmem1_load_2_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [99]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_1', conv2d.cpp:46) [58]  (0.000 ns)
	bus request operation ('gmem1_load_3_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [106]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_2', conv2d.cpp:46) [59]  (0.000 ns)
	bus request operation ('gmem1_load_4_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [113]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_3', conv2d.cpp:46) [60]  (0.000 ns)
	bus request operation ('gmem1_load_5_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [127]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 6>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_4', conv2d.cpp:46) [61]  (0.000 ns)
	bus request operation ('gmem1_load_6_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [134]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_5', conv2d.cpp:46) [62]  (0.000 ns)
	bus request operation ('gmem1_load_7_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [141]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 8>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr_6', conv2d.cpp:46) [63]  (0.000 ns)
	bus request operation ('gmem1_load_8_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [155]  (0.000 ns)
	blocking operation 7.3 ns on control path)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_2_req', conv2d.cpp:46) on port 'gmem1' (conv2d.cpp:46) [99]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', conv2d.cpp:44) on port 'gmem0' (conv2d.cpp:44) [96]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [97]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_1', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [104]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_2', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [111]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [125]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read_1', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [132]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_1_read_2', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [139]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_2_read', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [153]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_2_read_1', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [160]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_2_read_2', conv2d.cpp:45) on port 'gmem0' (conv2d.cpp:45) [167]  (7.300 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [103]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [110]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [110]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [110]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [110]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [110]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [117]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [117]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [117]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [117]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [117]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [131]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [131]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [131]  (7.256 ns)

 <State 34>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [131]  (7.256 ns)

 <State 35>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [131]  (7.256 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [138]  (7.256 ns)

 <State 37>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [138]  (7.256 ns)

 <State 38>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [138]  (7.256 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [138]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [138]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [145]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [145]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [145]  (7.256 ns)

 <State 44>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [145]  (7.256 ns)

 <State 45>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [145]  (7.256 ns)

 <State 46>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [159]  (7.256 ns)

 <State 47>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [159]  (7.256 ns)

 <State 48>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [159]  (7.256 ns)

 <State 49>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [159]  (7.256 ns)

 <State 50>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [159]  (7.256 ns)

 <State 51>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [166]  (7.256 ns)

 <State 52>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [166]  (7.256 ns)

 <State 53>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [166]  (7.256 ns)

 <State 54>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [166]  (7.256 ns)

 <State 55>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [166]  (7.256 ns)

 <State 56>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [173]  (7.256 ns)

 <State 57>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [173]  (7.256 ns)

 <State 58>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [173]  (7.256 ns)

 <State 59>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [173]  (7.256 ns)

 <State 60>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', conv2d.cpp:45) [173]  (7.256 ns)

 <State 61>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', conv2d.cpp:50) [180]  (5.431 ns)

 <State 62>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', conv2d.cpp:50) [180]  (5.431 ns)
	'and' operation 1 bit ('and_ln50', conv2d.cpp:50) [181]  (0.000 ns)
	'select' operation 32 bit ('sum', conv2d.cpp:50) [182]  (0.978 ns)

 <State 63>: 5.354ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[85] ('add_ln51_1', conv2d.cpp:51) [85]  (2.100 ns)
	'getelementptr' operation 12 bit ('conv1_out_addr', conv2d.cpp:51) [87]  (0.000 ns)
	'store' operation ('store_ln51', conv2d.cpp:51) of variable 'sum', conv2d.cpp:50 32 bit on array 'conv1_out' [185]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
