#Config file for LLC (Tapeout version), memory, and Decoupled Supply/Compute Queues

#Tile Configs
600,num_accels #num accelerators
600,num_IS #num intelligent storage tiles

#Technology
5,technology_node #tech node in nm, enter 5, 14, or 22
4000,chip_freq #freq in MHz

#LLC
0,ideal_cache
157286400,cache_size #64K(65536)*2400tiles{accels+IS+cores(1200)}
30,cache_latency
4,cache_assoc
64,cache_linesize
1024,cache_load_ports #there are 2400 slices of the L2, account for 50% usage approx due to collisions
1024,cache_store_ports

#Memory
#Simple DRAM Model
1,SimpleDRAM #set 1 for simple dram model, 0 for DRAMSim
480,dram_bw #peak simple DRAM Bandwidth (GB/s) 3GHz*8Byte/s*20 channels?
300,dram_latency #minimum simple DRAM latency in cycles
4,mem_read_ports
4,mem_write_ports

#DESC
128,SAB_size
128,SVB_size
64,commBuff_size
512,commQ_size
256,term_buffer_size #double the size of MAPLE scratchpad from the test chip
25,desc_latency #account that we can allocate in SW an IS tile that is close to the consumer core

#MosaicSim Configs
50,mem_chunk_size # save sim memory consumption by reading from tracefile chunk by chunk, set to -1 to read everything at once
