--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1290781 paths analyzed, 2352 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.763ns.
--------------------------------------------------------------------------------

Paths for end point cd_R/count_31 (SLICE_X34Y15.SR), 13705 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          cd_R/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.556 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to cd_R/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.AQ      Tcko                  0.430   arst_ff<1>
                                                       arst_ff_0
    SLICE_X31Y11.A6      net (fanout=35)       6.074   arst_ff<0>
    SLICE_X31Y11.A       Tilo                  0.259   cd_R/prevHeight<3>
                                                       cd_R/Mcount_count_val61
    SLICE_X30Y11.C3      net (fanout=2)        0.385   cd_R/Mcount_count_val_bdd3
    SLICE_X30Y11.CMUX    Topcc                 0.465   cd_R/game_pulse
                                                       cd_R/Mcount_count_val1_lut
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.470   cd_R/count<31>
                                                       cd_R/count_31
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (1.624ns logic, 8.122ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameR/block_height_2 (FF)
  Destination:          cd_R/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.586ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.349 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameR/block_height_2 to cd_R/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CQ       Tcko                  0.525   gameR/block_height<3>
                                                       gameR/block_height_2
    SLICE_X28Y10.A1      net (fanout=264)      2.050   gameR/block_height<2>
    SLICE_X28Y10.COUT    Topcya                0.472   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
                                                       cd_R/PWR_2_o_height[3]_MuLt_2_OUT<18>1
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
    SLICE_X28Y11.CIN     net (fanout=1)        0.003   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
    SLICE_X28Y11.BMUX    Tcinb                 0.277   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<25>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<25>
    SLICE_X32Y11.B2      net (fanout=1)        1.058   cd_R/GND_4_o_GND_4_o_sub_4_OUT<23>
    SLICE_X32Y11.DMUX    Topbd                 0.644   cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<25>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_lut<23>_INV_0
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<25>
    SLICE_X30Y11.A1      net (fanout=1)        0.794   cd_R/GND_4_o_GND_4_o_sub_5_OUT<25>
    SLICE_X30Y11.CMUX    Topac                 0.630   cd_R/game_pulse
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_lut<8>
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.470   cd_R/count<31>
                                                       cd_R/count_31
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (3.018ns logic, 5.568ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameR/block_height_3 (FF)
  Destination:          cd_R/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.572ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.349 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameR/block_height_3 to cd_R/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.DQ       Tcko                  0.525   gameR/block_height<3>
                                                       gameR/block_height_3
    SLICE_X28Y7.D2       net (fanout=202)      1.746   gameR/block_height<3>
    SLICE_X28Y7.COUT     Topcyd                0.290   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_lut<9>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
    SLICE_X28Y8.CIN      net (fanout=1)        0.082   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
    SLICE_X28Y8.BMUX     Tcinb                 0.277   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<13>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<13>
    SLICE_X32Y8.B2       net (fanout=1)        1.087   cd_R/GND_4_o_GND_4_o_sub_4_OUT<11>
    SLICE_X32Y8.DMUX     Topbd                 0.644   cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<13>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_lut<11>_INV_0
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<13>
    SLICE_X30Y10.A1      net (fanout=1)        1.009   cd_R/GND_4_o_GND_4_o_sub_5_OUT<13>
    SLICE_X30Y10.COUT    Topcya                0.474   cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_lut<4>
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
    SLICE_X30Y11.CIN     net (fanout=1)        0.003   cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
    SLICE_X30Y11.CMUX    Tcinc                 0.302   cd_R/game_pulse
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.470   cd_R/count<31>
                                                       cd_R/count_31
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (2.982ns logic, 5.590ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point cd_R/count_30 (SLICE_X34Y15.SR), 13705 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          cd_R/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.737ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.556 - 0.538)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to cd_R/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.AQ      Tcko                  0.430   arst_ff<1>
                                                       arst_ff_0
    SLICE_X31Y11.A6      net (fanout=35)       6.074   arst_ff<0>
    SLICE_X31Y11.A       Tilo                  0.259   cd_R/prevHeight<3>
                                                       cd_R/Mcount_count_val61
    SLICE_X30Y11.C3      net (fanout=2)        0.385   cd_R/Mcount_count_val_bdd3
    SLICE_X30Y11.CMUX    Topcc                 0.465   cd_R/game_pulse
                                                       cd_R/Mcount_count_val1_lut
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.461   cd_R/count<31>
                                                       cd_R/count_30
    -------------------------------------------------  ---------------------------
    Total                                      9.737ns (1.615ns logic, 8.122ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameR/block_height_2 (FF)
  Destination:          cd_R/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.577ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (0.349 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameR/block_height_2 to cd_R/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CQ       Tcko                  0.525   gameR/block_height<3>
                                                       gameR/block_height_2
    SLICE_X28Y10.A1      net (fanout=264)      2.050   gameR/block_height<2>
    SLICE_X28Y10.COUT    Topcya                0.472   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
                                                       cd_R/PWR_2_o_height[3]_MuLt_2_OUT<18>1
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
    SLICE_X28Y11.CIN     net (fanout=1)        0.003   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<21>
    SLICE_X28Y11.BMUX    Tcinb                 0.277   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<25>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<25>
    SLICE_X32Y11.B2      net (fanout=1)        1.058   cd_R/GND_4_o_GND_4_o_sub_4_OUT<23>
    SLICE_X32Y11.DMUX    Topbd                 0.644   cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<25>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_lut<23>_INV_0
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<25>
    SLICE_X30Y11.A1      net (fanout=1)        0.794   cd_R/GND_4_o_GND_4_o_sub_5_OUT<25>
    SLICE_X30Y11.CMUX    Topac                 0.630   cd_R/game_pulse
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_lut<8>
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.461   cd_R/count<31>
                                                       cd_R/count_30
    -------------------------------------------------  ---------------------------
    Total                                      8.577ns (3.009ns logic, 5.568ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameR/block_height_3 (FF)
  Destination:          cd_R/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.563ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (0.349 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameR/block_height_3 to cd_R/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.DQ       Tcko                  0.525   gameR/block_height<3>
                                                       gameR/block_height_3
    SLICE_X28Y7.D2       net (fanout=202)      1.746   gameR/block_height<3>
    SLICE_X28Y7.COUT     Topcyd                0.290   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_lut<9>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
    SLICE_X28Y8.CIN      net (fanout=1)        0.082   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<9>
    SLICE_X28Y8.BMUX     Tcinb                 0.277   cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<13>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_4_OUT_cy<13>
    SLICE_X32Y8.B2       net (fanout=1)        1.087   cd_R/GND_4_o_GND_4_o_sub_4_OUT<11>
    SLICE_X32Y8.DMUX     Topbd                 0.644   cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<13>
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_lut<11>_INV_0
                                                       cd_R/Msub_GND_4_o_GND_4_o_sub_5_OUT_cy<13>
    SLICE_X30Y10.A1      net (fanout=1)        1.009   cd_R/GND_4_o_GND_4_o_sub_5_OUT<13>
    SLICE_X30Y10.COUT    Topcya                0.474   cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_lut<4>
                                                       cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
    SLICE_X30Y11.CIN     net (fanout=1)        0.003   cd_R/Mcompar_count[31]_GND_4_o_equal_6_o_cy<7>
    SLICE_X30Y11.CMUX    Tcinc                 0.302   cd_R/game_pulse
                                                       cd_R/Mcount_count_val1_cy
    SLICE_X34Y15.SR      net (fanout=8)        1.663   cd_R/Mcount_count_val
    SLICE_X34Y15.CLK     Tsrck                 0.461   cd_R/count<31>
                                                       cd_R/count_30
    -------------------------------------------------  ---------------------------
    Total                                      8.563ns (2.973ns logic, 5.590ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point gameL/board_81 (SLICE_X18Y22.D2), 655 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameL/board_4 (FF)
  Destination:          gameL/board_81 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.669ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.287 - 0.327)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameL/board_4 to gameL/board_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y19.CQ      Tcko                  0.476   gameL/board<4>
                                                       gameL/board_4
    SLICE_X21Y25.D2      net (fanout=8)        2.020   gameL/board<4>
    SLICE_X21Y25.D       Tilo                  0.259   gameL/Mmux_GND_6_o_X_5_o_Mux_100_o_14
                                                       gameL/Sh59432
    SLICE_X29Y22.A6      net (fanout=4)        0.874   gameL/Mmux_GND_6_o_X_5_o_Mux_100_o_14
    SLICE_X29Y22.A       Tilo                  0.259   gameL/board<8>
                                                       gameL/Sh59433
    SLICE_X20Y19.A3      net (fanout=1)        1.055   gameL/Sh59433
    SLICE_X20Y19.A       Tilo                  0.235   gameL/board[89]_tempRow[8]_and_6_OUT<2>13
                                                       gameL/Sh59434
    SLICE_X25Y18.C2      net (fanout=3)        1.129   gameL/Sh5943
    SLICE_X25Y18.C       Tilo                  0.259   gameL/Sh5946
                                                       gameL/Sh5947
    SLICE_X31Y20.C6      net (fanout=3)        0.878   gameL/Sh594
    SLICE_X31Y20.C       Tilo                  0.259   gameL/board<55>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT15011
    SLICE_X18Y22.D2      net (fanout=8)        1.627   gameL/Mmux_board[89]_board[89]_mux_150_OUT1501
    SLICE_X18Y22.CLK     Tas                   0.339   gameL/board<81>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT3051
                                                       gameL/board_81
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (2.086ns logic, 7.583ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameL/block_height_3 (FF)
  Destination:          gameL/board_81 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.659ns (Levels of Logic = 7)
  Clock Path Skew:      -0.044ns (0.287 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameL/block_height_3 to gameL/board_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y23.DQ      Tcko                  0.430   gameL/block_height<3>
                                                       gameL/block_height_3
    SLICE_X26Y22.D2      net (fanout=208)      1.123   gameL/block_height<3>
    SLICE_X26Y22.D       Tilo                  0.254   gameL/Madd_n0298_Madd_lut<3>
                                                       gameL/Mmult_n0296_Madd_lut<3>1
    SLICE_X19Y20.B2      net (fanout=34)       1.614   gameL/Madd_n0298_Madd_lut<3>
    SLICE_X19Y20.B       Tilo                  0.259   gameL/Sh59517
                                                       gameL/Sh25312
    SLICE_X19Y20.A4      net (fanout=2)        1.385   gameL/Sh25313
    SLICE_X19Y20.A       Tilo                  0.259   gameL/Sh59517
                                                       gameL/Sh25314
    SLICE_X19Y20.D3      net (fanout=1)        0.391   gameL/Sh2531
    SLICE_X19Y20.D       Tilo                  0.259   gameL/Sh59517
                                                       gameL/Sh59515
    SLICE_X21Y20.C5      net (fanout=1)        0.405   gameL/Sh59517
    SLICE_X21Y20.C       Tilo                  0.259   gameL/Sh5954
                                                       gameL/Sh59517
    SLICE_X31Y20.C5      net (fanout=7)        0.796   gameL/Sh595
    SLICE_X31Y20.C       Tilo                  0.259   gameL/board<55>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT15011
    SLICE_X18Y22.D2      net (fanout=8)        1.627   gameL/Mmux_board[89]_board[89]_mux_150_OUT1501
    SLICE_X18Y22.CLK     Tas                   0.339   gameL/board<81>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT3051
                                                       gameL/board_81
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (2.318ns logic, 7.341ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gameL/board_38 (FF)
  Destination:          gameL/board_81 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.287 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gameL/board_38 to gameL/board_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y23.DQ      Tcko                  0.430   gameL/board<38>
                                                       gameL/board_38
    SLICE_X33Y24.B2      net (fanout=8)        1.489   gameL/board<38>
    SLICE_X33Y24.B       Tilo                  0.259   gameL/Mmux_GND_6_o_X_5_o_Mux_105_o_143
                                                       gameL/Sh5982111
    SLICE_X29Y22.A1      net (fanout=5)        1.275   gameL/Mmux_GND_6_o_X_5_o_Mux_100_o_153
    SLICE_X29Y22.A       Tilo                  0.259   gameL/board<8>
                                                       gameL/Sh59433
    SLICE_X20Y19.A3      net (fanout=1)        1.055   gameL/Sh59433
    SLICE_X20Y19.A       Tilo                  0.235   gameL/board[89]_tempRow[8]_and_6_OUT<2>13
                                                       gameL/Sh59434
    SLICE_X25Y18.C2      net (fanout=3)        1.129   gameL/Sh5943
    SLICE_X25Y18.C       Tilo                  0.259   gameL/Sh5946
                                                       gameL/Sh5947
    SLICE_X31Y20.C6      net (fanout=3)        0.878   gameL/Sh594
    SLICE_X31Y20.C       Tilo                  0.259   gameL/board<55>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT15011
    SLICE_X18Y22.D2      net (fanout=8)        1.627   gameL/Mmux_board[89]_board[89]_mux_150_OUT1501
    SLICE_X18Y22.CLK     Tas                   0.339   gameL/board<81>
                                                       gameL/Mmux_board[89]_board[89]_mux_150_OUT3051
                                                       gameL/board_81
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (2.040ns logic, 7.453ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point prev_posedge_l (SLICE_X17Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step_d_l_0 (FF)
  Destination:          prev_posedge_l (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.077 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step_d_l_0 to prev_posedge_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.198   step_d_l<2>
                                                       step_d_l_0
    SLICE_X17Y51.SR      net (fanout=2)        0.135   step_d_l<0>
    SLICE_X17Y51.CLK     Tcksr       (-Th)     0.131   prev_posedge_l
                                                       prev_posedge_l
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.067ns logic, 0.135ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point prev_posedge_u (SLICE_X15Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step_d_u_0 (FF)
  Destination:          prev_posedge_u (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.073 - 0.071)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step_d_u_0 to prev_posedge_u
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.198   step_d_u<2>
                                                       step_d_u_0
    SLICE_X15Y39.SR      net (fanout=2)        0.256   step_d_u<0>
    SLICE_X15Y39.CLK     Tcksr       (-Th)     0.131   prev_posedge_u
                                                       prev_posedge_u
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.067ns logic, 0.256ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point prev_posedge_hs (SLICE_X23Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               step_d_hs_0 (FF)
  Destination:          prev_posedge_hs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: step_d_hs_0 to prev_posedge_hs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   step_d_hs<2>
                                                       step_d_hs_0
    SLICE_X23Y38.SR      net (fanout=2)        0.268   step_d_hs<0>
    SLICE_X23Y38.CLK     Tcksr       (-Th)     0.121   prev_posedge_hs
                                                       prev_posedge_hs
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.077ns logic, 0.268ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cd_R/game_pulse/CLK
  Logical resource: cd_R/game_pulse/CK
  Location pin: SLICE_X30Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cd_L/count<3>/CLK
  Logical resource: cd_L/count_0/CK
  Location pin: SLICE_X34Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.763|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1290781 paths, 0 nets, and 8443 connections

Design statistics:
   Minimum period:   9.763ns{1}   (Maximum frequency: 102.428MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 03 11:41:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



