Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 21 20:17:07 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  11          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.103        0.000                      0                 3300        0.075        0.000                      0                 3300        9.500        0.000                       0                  1561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.103        0.000                      0                 3300        0.075        0.000                      0                 3300        9.500        0.000                       0                  1561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.667ns  (logic 6.777ns (38.359%)  route 10.890ns (61.641%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.194 r  core/brancher/pc_jmpto[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/brancher/pc_jmpto[27]_INST_0_i_1_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.517 r  core/brancher/pc_jmpto[31]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.561    22.078    core/brancher/pc_jmpto[31]_INST_0_i_1_n_6
    SLICE_X23Y64         LUT5 (Prop_lut5_I2_O)        0.306    22.384 r  core/brancher/pc_jmpto[29]_INST_0/O
                         net (fo=1, routed)           0.571    22.955    core/rpc/next_pc_cond[29]
    SLICE_X23Y65         LUT3 (Prop_lut3_I0_O)        0.124    23.079 r  core/rpc/rPC_current[29]_i_1/O
                         net (fo=1, routed)           0.000    23.079    core/rpc/p_2_in[29]
    SLICE_X23Y65         FDRE                                         r  core/rpc/rPC_current_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479    24.909    core/rpc/clk
    SLICE_X23Y65         FDRE                                         r  core/rpc/rPC_current_reg[29]/C
                         clock pessimism              0.277    25.186    
                         clock uncertainty           -0.035    25.150    
    SLICE_X23Y65         FDRE (Setup_fdre_C_D)        0.031    25.181    core/rpc/rPC_current_reg[29]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                         -23.079    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 6.716ns (38.022%)  route 10.947ns (61.978%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.194 r  core/brancher/pc_jmpto[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/brancher/pc_jmpto[27]_INST_0_i_1_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.433 r  core/brancher/pc_jmpto[31]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.550    21.983    core/brancher/pc_jmpto[31]_INST_0_i_1_n_5
    SLICE_X25Y63         LUT5 (Prop_lut5_I2_O)        0.301    22.284 r  core/brancher/pc_jmpto[30]_INST_0/O
                         net (fo=1, routed)           0.639    22.923    core/rpc/next_pc_cond[30]
    SLICE_X25Y62         LUT3 (Prop_lut3_I0_O)        0.152    23.075 r  core/rpc/rPC_current[30]_i_1/O
                         net (fo=1, routed)           0.000    23.075    core/rpc/p_2_in[30]
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.481    24.911    core/rpc/clk
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[30]/C
                         clock pessimism              0.277    25.188    
                         clock uncertainty           -0.035    25.152    
    SLICE_X25Y62         FDRE (Setup_fdre_C_D)        0.075    25.227    core/rpc/rPC_current_reg[30]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -23.075    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 6.660ns (37.787%)  route 10.965ns (62.213%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 24.910 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.400 r  core/brancher/pc_jmpto[27]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.551    21.951    core/brancher/pc_jmpto[27]_INST_0_i_1_n_6
    SLICE_X25Y63         LUT5 (Prop_lut5_I2_O)        0.306    22.257 r  core/brancher/pc_jmpto[25]_INST_0/O
                         net (fo=1, routed)           0.655    22.913    core/rpc/next_pc_cond[25]
    SLICE_X24Y63         LUT3 (Prop_lut3_I0_O)        0.124    23.037 r  core/rpc/rPC_current[25]_i_1/O
                         net (fo=1, routed)           0.000    23.037    core/rpc/p_2_in[25]
    SLICE_X24Y63         FDRE                                         r  core/rpc/rPC_current_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.480    24.910    core/rpc/clk
    SLICE_X24Y63         FDRE                                         r  core/rpc/rPC_current_reg[25]/C
                         clock pessimism              0.277    25.187    
                         clock uncertainty           -0.035    25.151    
    SLICE_X24Y63         FDRE (Setup_fdre_C_D)        0.079    25.230    core/rpc/rPC_current_reg[25]
  -------------------------------------------------------------------
                         required time                         25.230    
                         arrival time                         -23.037    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.545ns  (logic 6.597ns (37.600%)  route 10.948ns (62.400%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.316 r  core/brancher/pc_jmpto[27]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.568    21.884    core/brancher/pc_jmpto[27]_INST_0_i_1_n_5
    SLICE_X22Y62         LUT5 (Prop_lut5_I2_O)        0.301    22.185 r  core/brancher/pc_jmpto[26]_INST_0/O
                         net (fo=1, routed)           0.622    22.807    core/rpc/next_pc_cond[26]
    SLICE_X22Y62         LUT3 (Prop_lut3_I0_O)        0.150    22.957 r  core/rpc/rPC_current[26]_i_1/O
                         net (fo=1, routed)           0.000    22.957    core/rpc/p_2_in[26]
    SLICE_X22Y62         FDRE                                         r  core/rpc/rPC_current_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.481    24.911    core/rpc/clk
    SLICE_X22Y62         FDRE                                         r  core/rpc/rPC_current_reg[26]/C
                         clock pessimism              0.277    25.188    
                         clock uncertainty           -0.035    25.152    
    SLICE_X22Y62         FDRE (Setup_fdre_C_D)        0.075    25.227    core/rpc/rPC_current_reg[26]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -22.957    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.395ns  (logic 6.543ns (37.615%)  route 10.852ns (62.385%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.283 r  core/brancher/pc_jmpto[23]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.409    21.692    core/brancher/pc_jmpto[23]_INST_0_i_1_n_6
    SLICE_X25Y61         LUT5 (Prop_lut5_I2_O)        0.306    21.998 r  core/brancher/pc_jmpto[21]_INST_0/O
                         net (fo=1, routed)           0.684    22.682    core/rpc/next_pc_cond[21]
    SLICE_X25Y62         LUT3 (Prop_lut3_I0_O)        0.124    22.806 r  core/rpc/rPC_current[21]_i_1/O
                         net (fo=1, routed)           0.000    22.806    core/rpc/p_2_in[21]
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.481    24.911    core/rpc/clk
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[21]/C
                         clock pessimism              0.277    25.188    
                         clock uncertainty           -0.035    25.152    
    SLICE_X25Y62         FDRE (Setup_fdre_C_D)        0.029    25.181    core/rpc/rPC_current_reg[21]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                         -22.806    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.401ns  (logic 6.562ns (37.711%)  route 10.839ns (62.289%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.275 r  core/brancher/pc_jmpto[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.437    21.712    core/brancher/pc_jmpto[23]_INST_0_i_1_n_4
    SLICE_X25Y62         LUT5 (Prop_lut5_I2_O)        0.307    22.019 r  core/brancher/pc_jmpto[23]_INST_0/O
                         net (fo=1, routed)           0.643    22.662    core/rpc/next_pc_cond[23]
    SLICE_X25Y62         LUT3 (Prop_lut3_I0_O)        0.150    22.812 r  core/rpc/rPC_current[23]_i_1/O
                         net (fo=1, routed)           0.000    22.812    core/rpc/p_2_in[23]
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.481    24.911    core/rpc/clk
    SLICE_X25Y62         FDRE                                         r  core/rpc/rPC_current_reg[23]/C
                         clock pessimism              0.277    25.188    
                         clock uncertainty           -0.035    25.152    
    SLICE_X25Y62         FDRE (Setup_fdre_C_D)        0.075    25.227    core/rpc/rPC_current_reg[23]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -22.812    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.396ns  (logic 6.482ns (37.261%)  route 10.914ns (62.739%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.199 r  core/brancher/pc_jmpto[23]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.489    21.688    core/brancher/pc_jmpto[23]_INST_0_i_1_n_5
    SLICE_X25Y60         LUT5 (Prop_lut5_I2_O)        0.301    21.989 r  core/brancher/pc_jmpto[22]_INST_0/O
                         net (fo=1, routed)           0.667    22.656    core/rpc/next_pc_cond[22]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.152    22.808 r  core/rpc/rPC_current[22]_i_1/O
                         net (fo=1, routed)           0.000    22.808    core/rpc/p_2_in[22]
    SLICE_X25Y60         FDRE                                         r  core/rpc/rPC_current_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.483    24.913    core/rpc/clk
    SLICE_X25Y60         FDRE                                         r  core/rpc/rPC_current_reg[22]/C
                         clock pessimism              0.277    25.190    
                         clock uncertainty           -0.035    25.154    
    SLICE_X25Y60         FDRE (Setup_fdre_C_D)        0.075    25.229    core/rpc/rPC_current_reg[22]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                         -22.808    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.343ns  (logic 6.428ns (37.063%)  route 10.915ns (62.937%))
  Logic Levels:           21  (CARRY4=6 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.179 r  core/brancher/pc_jmpto[23]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.528    21.707    core/brancher/pc_jmpto[23]_INST_0_i_1_n_7
    SLICE_X26Y59         LUT5 (Prop_lut5_I2_O)        0.295    22.002 r  core/brancher/pc_jmpto[20]_INST_0/O
                         net (fo=1, routed)           0.629    22.631    core/rpc/next_pc_cond[20]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.124    22.755 r  core/rpc/rPC_current[20]_i_1/O
                         net (fo=1, routed)           0.000    22.755    core/rpc/p_2_in[20]
    SLICE_X25Y60         FDRE                                         r  core/rpc/rPC_current_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.483    24.913    core/rpc/clk
    SLICE_X25Y60         FDRE                                         r  core/rpc/rPC_current_reg[20]/C
                         clock pessimism              0.277    25.190    
                         clock uncertainty           -0.035    25.154    
    SLICE_X25Y60         FDRE (Setup_fdre_C_D)        0.031    25.185    core/rpc/rPC_current_reg[20]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -22.755    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.376ns  (logic 6.766ns (38.940%)  route 10.610ns (61.060%))
  Logic Levels:           23  (CARRY4=8 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 24.909 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.194 r  core/brancher/pc_jmpto[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.194    core/brancher/pc_jmpto[27]_INST_0_i_1_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.509 r  core/brancher/pc_jmpto[31]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.447    21.956    core/brancher/pc_jmpto[31]_INST_0_i_1_n_4
    SLICE_X23Y64         LUT5 (Prop_lut5_I2_O)        0.307    22.263 r  core/brancher/pc_jmpto[31]_INST_0/O
                         net (fo=1, routed)           0.404    22.667    core/rpc/next_pc_cond[31]
    SLICE_X23Y65         LUT3 (Prop_lut3_I0_O)        0.120    22.787 r  core/rpc/rPC_current[31]_i_3/O
                         net (fo=1, routed)           0.000    22.787    core/rpc/p_2_in[31]
    SLICE_X23Y65         FDRE                                         r  core/rpc/rPC_current_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479    24.909    core/rpc/clk
    SLICE_X23Y65         FDRE                                         r  core/rpc/rPC_current_reg[31]/C
                         clock pessimism              0.277    25.186    
                         clock uncertainty           -0.035    25.150    
    SLICE_X23Y65         FDRE (Setup_fdre_C_D)        0.075    25.225    core/rpc/rPC_current_reg[31]
  -------------------------------------------------------------------
                         required time                         25.225    
                         arrival time                         -22.787    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 uart_module/ffrx/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.229ns  (logic 6.545ns (37.988%)  route 10.684ns (62.012%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 24.911 - 20.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.704     5.412    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.866 r  uart_module/ffrx/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.771     9.636    uart_module/wFfrxDataOut[2]
    SLICE_X26Y47         LUT4 (Prop_lut4_I3_O)        0.124     9.760 r  uart_module/dataOut[2]_INST_0/O
                         net (fo=2, routed)           0.621    10.381    wDataBus[1][2]
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core_i_30/O
                         net (fo=1, routed)           0.594    11.099    core/dataBusIn[2]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.249 r  core/reg_module_i_30/O
                         net (fo=33, routed)          0.317    11.567    core/wRegWrData[2]
    SLICE_X28Y54         LUT5 (Prop_lut5_I2_O)        0.328    11.895 r  core/alu_i_195/O
                         net (fo=1, routed)           0.000    11.895    core/alu_i_195_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    12.109 r  core/alu_i_67/O
                         net (fo=112, routed)         1.958    14.067    core/alu/B[2]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.297    14.364 r  core/alu/out[26]_INST_0_i_9/O
                         net (fo=2, routed)           0.604    14.968    core/alu/out[26]_INST_0_i_9_n_0
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.150    15.118 r  core/alu/out[24]_INST_0_i_5/O
                         net (fo=2, routed)           0.675    15.793    core/alu/out[24]_INST_0_i_5_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I1_O)        0.328    16.121 r  core/alu/out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    16.575    core/alu/out[24]_INST_0_i_1_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.699 r  core/alu/out[24]_INST_0/O
                         net (fo=3, routed)           0.647    17.346    core/brancher/alu_result[24]
    SLICE_X21Y61         LUT4 (Prop_lut4_I2_O)        0.124    17.470 r  core/brancher/jmp_occur_INST_0_i_6/O
                         net (fo=1, routed)           0.943    18.413    core/brancher/jmp_occur_INST_0_i_6_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.537 r  core/brancher/jmp_occur_INST_0_i_2/O
                         net (fo=1, routed)           0.263    18.800    core/brancher/jmp_occur_INST_0_i_2_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.924 r  core/brancher/jmp_occur_INST_0_i_1/O
                         net (fo=65, routed)          0.911    19.835    core/brancher/wCond
    SLICE_X24Y54         LUT4 (Prop_lut4_I3_O)        0.124    19.959 r  core/brancher/pc_jmpto[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    19.959    core/brancher/pc_jmpto[3]_INST_0_i_9_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.492 r  core/brancher/pc_jmpto[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.492    core/brancher/pc_jmpto[3]_INST_0_i_1_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.609 r  core/brancher/pc_jmpto[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.609    core/brancher/pc_jmpto[7]_INST_0_i_1_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.726 r  core/brancher/pc_jmpto[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.726    core/brancher/pc_jmpto[11]_INST_0_i_1_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.843 r  core/brancher/pc_jmpto[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.843    core/brancher/pc_jmpto[15]_INST_0_i_1_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.960 r  core/brancher/pc_jmpto[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.960    core/brancher/pc_jmpto[19]_INST_0_i_1_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.077 r  core/brancher/pc_jmpto[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.077    core/brancher/pc_jmpto[23]_INST_0_i_1_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.296 r  core/brancher/pc_jmpto[27]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.438    21.734    core/brancher/pc_jmpto[27]_INST_0_i_1_n_7
    SLICE_X22Y62         LUT5 (Prop_lut5_I2_O)        0.295    22.029 r  core/brancher/pc_jmpto[24]_INST_0/O
                         net (fo=1, routed)           0.488    22.517    core/rpc/next_pc_cond[24]
    SLICE_X22Y62         LUT3 (Prop_lut3_I0_O)        0.124    22.641 r  core/rpc/rPC_current[24]_i_1/O
                         net (fo=1, routed)           0.000    22.641    core/rpc/p_2_in[24]
    SLICE_X22Y62         FDRE                                         r  core/rpc/rPC_current_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.481    24.911    core/rpc/clk
    SLICE_X22Y62         FDRE                                         r  core/rpc/rPC_current_reg[24]/C
                         clock pessimism              0.277    25.188    
                         clock uncertainty           -0.035    25.152    
    SLICE_X22Y62         FDRE (Setup_fdre_C_D)        0.031    25.183    core/rpc/rPC_current_reg[24]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                  2.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uart_module/ffrx/RdAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/ffrx/buffer_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.819%)  route 0.174ns (55.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.556     1.506    uart_module/ffrx/clk
    SLICE_X26Y31         FDRE                                         r  uart_module/ffrx/RdAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart_module/ffrx/RdAddr_reg[3]/Q
                         net (fo=7, routed)           0.174     1.821    uart_module/ffrx/RdAddr_reg[3]
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.864     2.062    uart_module/ffrx/clk
    RAMB18_X1Y12         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.563    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.746    uart_module/ffrx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 core/dec/op_branch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/brancher/rJumping_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.483%)  route 0.285ns (60.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.561     1.511    core/dec/clk
    SLICE_X21Y47         FDRE                                         r  core/dec/op_branch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  core/dec/op_branch_reg/Q
                         net (fo=77, routed)          0.285     1.937    core/brancher/b_type
    SLICE_X20Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  core/brancher/rJumping_i_1/O
                         net (fo=1, routed)           0.000     1.982    core/brancher/rJumping_i_1_n_0
    SLICE_X20Y53         FDRE                                         r  core/brancher/rJumping_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.829     2.027    core/brancher/clk
    SLICE_X20Y53         FDRE                                         r  core/brancher/rJumping_reg/C
                         clock pessimism             -0.247     1.780    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.121     1.901    core/brancher/rJumping_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_module/rBaudCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo_module/tx_module/rBaudCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.230ns (49.855%)  route 0.231ns (50.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.556     1.506    rx_echo_module/tx_module/clk
    SLICE_X21Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  rx_echo_module/tx_module/rBaudCnt_reg[1]/Q
                         net (fo=7, routed)           0.231     1.866    rx_echo_module/tx_module/rBaudCnt_reg_n_0_[1]
    SLICE_X23Y35         LUT5 (Prop_lut5_I2_O)        0.102     1.968 r  rx_echo_module/tx_module/rBaudCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.968    rx_echo_module/tx_module/rBaudCnt[3]
    SLICE_X23Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.823     2.021    rx_echo_module/tx_module/clk
    SLICE_X23Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[3]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.107     1.876    rx_echo_module/tx_module/rBaudCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rx_echo_module/tx_module/rBaudCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo_module/tx_module/rBaudCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.227ns (49.527%)  route 0.231ns (50.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.556     1.506    rx_echo_module/tx_module/clk
    SLICE_X21Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  rx_echo_module/tx_module/rBaudCnt_reg[1]/Q
                         net (fo=7, routed)           0.231     1.866    rx_echo_module/tx_module/rBaudCnt_reg_n_0_[1]
    SLICE_X23Y35         LUT4 (Prop_lut4_I1_O)        0.099     1.965 r  rx_echo_module/tx_module/rBaudCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.965    rx_echo_module/tx_module/rBaudCnt[2]
    SLICE_X23Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.823     2.021    rx_echo_module/tx_module/clk
    SLICE_X23Y35         FDRE                                         r  rx_echo_module/tx_module/rBaudCnt_reg[2]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.091     1.860    rx_echo_module/tx_module/rBaudCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 core/rpc/rPC_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/brancher/rPc_current_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.918%)  route 0.261ns (67.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.558     1.508    core/rpc/clk
    SLICE_X21Y56         FDRE                                         r  core/rpc/rPC_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  core/rpc/rPC_current_reg[7]/Q
                         net (fo=6, routed)           0.261     1.897    core/brancher/pc_current[7]
    SLICE_X22Y53         FDRE                                         r  core/brancher/rPc_current_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.827     2.025    core/brancher/clk
    SLICE_X22Y53         FDRE                                         r  core/brancher/rPc_current_reg1_reg[7]/C
                         clock pessimism             -0.252     1.773    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.016     1.789    core/brancher/rPc_current_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core/dec/rInstrustion_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/dec/op_intRegImm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.090%)  route 0.278ns (59.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.564     1.514    core/dec/clk
    SLICE_X19Y49         FDRE                                         r  core/dec/rInstrustion_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  core/dec/rInstrustion_reg[12]/Q
                         net (fo=3, routed)           0.278     1.933    core/dec/rInstrustion[12]
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.978 r  core/dec/op_intRegImm_i_1/O
                         net (fo=1, routed)           0.000     1.978    core/dec/wop_intRegImm
    SLICE_X22Y48         FDRE                                         r  core/dec/op_intRegImm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.829     2.027    core/dec/clk
    SLICE_X22Y48         FDRE                                         r  core/dec/op_intRegImm_reg/C
                         clock pessimism             -0.252     1.775    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092     1.867    core/dec/op_intRegImm_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 programmer_module/rMemAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            programmer_module/rMemAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.346%)  route 0.129ns (26.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.561     1.511    programmer_module/clk
    SLICE_X25Y49         FDRE                                         r  programmer_module/rMemAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  programmer_module/rMemAddr_reg[7]/Q
                         net (fo=3, routed)           0.128     1.780    programmer_module/memAddr[7]
    SLICE_X25Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.940 r  programmer_module/rMemAddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    programmer_module/rMemAddr_reg[7]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  programmer_module/rMemAddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    programmer_module/rMemAddr_reg[11]_i_1_n_7
    SLICE_X25Y50         FDRE                                         r  programmer_module/rMemAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.828     2.026    programmer_module/clk
    SLICE_X25Y50         FDRE                                         r  programmer_module/rMemAddr_reg[8]/C
                         clock pessimism             -0.247     1.779    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    programmer_module/rMemAddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.590     1.540    io_port_module/clk
    SLICE_X43Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  io_port_module/rPin_sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     1.737    io_port_module/rPin_sync1[7]
    SLICE_X43Y56         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.860     2.058    io_port_module/clk
    SLICE_X43Y56         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.076     1.616    io_port_module/rPin_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPin_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.736    io_port_module/rPin_sync1[0]
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync2_reg[0]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.075     1.614    io_port_module/rPin_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPin_sync1_reg[2]/Q
                         net (fo=1, routed)           0.056     1.736    io_port_module/rPin_sync1[2]
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync2_reg[2]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.075     1.614    io_port_module/rPin_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7   prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8   prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y10  prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10  prog_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y10  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y12  uart_module/ffrx/buffer_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y52  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y52  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y50  core/rHazardStallRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y50  core/rHazardStallRs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y51  core/rHazardStallRs2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y51  core/rHazardStallRs2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52  progEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y52  progEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y52  progEn_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y52  progEn_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49  rCoreClkEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y49  rCoreClkEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y50  core/rHazardStallRs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y50  core/rHazardStallRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y51  core/rHazardStallRs2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y51  core/rHazardStallRs2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.561ns (55.651%)  route 3.635ns (44.349%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.663     5.370    io_port_module/clk
    SLICE_X33Y54         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           0.718     6.507    wPort_ddr[5]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.328     6.835 f  GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.917     9.752    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.814    13.566 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.566    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.247ns (54.202%)  route 3.588ns (45.798%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.664     5.371    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           0.611     6.401    wPort_ddr[3]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.296     6.697 f  GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.978     9.674    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.206 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.206    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.127ns (52.680%)  route 3.707ns (47.320%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.663     5.370    io_port_module/clk
    SLICE_X33Y54         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           0.812     6.638    wPort_ddr[4]
    SLICE_X36Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.762 f  GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.895     9.657    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    13.205 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.205    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.141ns (55.312%)  route 3.346ns (44.688%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.663     5.370    io_port_module/clk
    SLICE_X33Y54         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           0.914     6.740    wPort_ddr[6]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.864 f  GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.432     9.296    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    12.857 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.857    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.249ns (57.583%)  route 3.130ns (42.417%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.663     5.370    io_port_module/clk
    SLICE_X33Y54         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           1.105     6.894    wPort_ddr[7]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.296     7.190 f  GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.025     9.215    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.749 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.749    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.052ns (55.118%)  route 3.299ns (44.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.662     5.369    rx_echo_module/tx_module/clk
    SLICE_X28Y30         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDSE (Prop_fdse_C_Q)         0.518     5.887 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           3.299     9.186    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.720 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.720    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.246ns (59.918%)  route 2.840ns (40.082%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.664     5.371    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           0.845     6.635    wPort_ddr[1]
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.299     6.934 f  GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.996     8.930    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.458 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.458    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 4.134ns (59.398%)  route 2.826ns (40.602%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.664     5.371    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           1.067     6.894    wPort_ddr[2]
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.018 f  GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.759     8.777    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.332 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.332    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 4.117ns (62.577%)  route 2.462ns (37.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.751     5.458    uart_module/tx_module/clk
    SLICE_X36Y42         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDSE (Prop_fdse_C_Q)         0.419     5.877 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.462     8.339    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.698    12.037 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.037    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 4.116ns (64.007%)  route 2.315ns (35.993%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.664     5.371    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.461     6.288    wPort_ddr[0]
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.412 f  GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.854     8.266    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    11.802 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.802    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.355ns (77.650%)  route 0.390ns (22.350%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.390     2.070    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.284 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.284    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.373ns (77.777%)  route 0.392ns (22.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.392     2.073    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.305 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.381ns (77.920%)  route 0.391ns (22.080%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.391     2.072    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.311 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.311    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.363ns (76.473%)  route 0.419ns (23.527%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[0]/Q
                         net (fo=2, routed)           0.419     2.100    GEN_PIN[0].iobuf_inst/I
    J16                  OBUFT (Prop_obuft_I_O)       1.222     3.322 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.322    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.401ns (71.875%)  route 0.548ns (28.125%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.548     2.215    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.273     3.488 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.488    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.405ns (67.349%)  route 0.681ns (32.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    uart_module/tx_module/clk
    SLICE_X36Y42         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDSE (Prop_fdse_C_Q)         0.128     1.667 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.681     2.348    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.277     3.625 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.625    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.428ns (65.684%)  route 0.746ns (34.316%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.746     2.413    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.300     3.713 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.713    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.358ns (58.925%)  route 0.947ns (41.075%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.947     2.627    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.845 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.845    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.415ns (59.712%)  route 0.955ns (40.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  io_port_module/rPVL_reg[4]/Q
                         net (fo=2, routed)           0.955     2.622    GEN_PIN[4].iobuf_inst/I
    D19                  OBUFT (Prop_obuft_I_O)       1.287     3.909 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.909    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.398ns (56.879%)  route 1.060ns (43.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.555     1.505    rx_echo_module/tx_module/clk
    SLICE_X28Y30         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           1.060     2.729    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.964 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000     3.964    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1327 Endpoints
Min Delay          1327 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[27][17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.631ns (18.077%)  route 7.391ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.047     9.022    core/reg_module/p_0_in
    SLICE_X14Y71         FDRE                                         r  core/reg_module/gprf_reg[27][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X14Y71         FDRE                                         r  core/reg_module/gprf_reg[27][17]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[27][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.631ns (18.077%)  route 7.391ns (81.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.047     9.022    core/reg_module/p_0_in
    SLICE_X14Y71         FDRE                                         r  core/reg_module/gprf_reg[27][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X14Y71         FDRE                                         r  core/reg_module/gprf_reg[27][24]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[26][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.018ns  (logic 1.631ns (18.084%)  route 7.387ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.018    core/reg_module/p_0_in
    SLICE_X13Y72         FDRE                                         r  core/reg_module/gprf_reg[26][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X13Y72         FDRE                                         r  core/reg_module/gprf_reg[26][24]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[28][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.018ns  (logic 1.631ns (18.084%)  route 7.387ns (81.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.018    core/reg_module/p_0_in
    SLICE_X12Y72         FDRE                                         r  core/reg_module/gprf_reg[28][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X12Y72         FDRE                                         r  core/reg_module/gprf_reg[28][24]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[21][17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.631ns (18.085%)  route 7.386ns (81.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.017    core/reg_module/p_0_in
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][17]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[21][22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.631ns (18.085%)  route 7.386ns (81.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.017    core/reg_module/p_0_in
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][22]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[21][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.631ns (18.085%)  route 7.386ns (81.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.017    core/reg_module/p_0_in
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][24]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[21][27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.631ns (18.085%)  route 7.386ns (81.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.017    core/reg_module/p_0_in
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][27]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[21][28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 1.631ns (18.085%)  route 7.386ns (81.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.043     9.017    core/reg_module/p_0_in
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.479     4.909    core/reg_module/clk
    SLICE_X15Y71         FDRE                                         r  core/reg_module/gprf_reg[21][28]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[29][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.005ns  (logic 1.631ns (18.111%)  route 7.374ns (81.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          2.344     3.821    core/reg_module/rstB
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.154     3.975 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.030     9.005    core/reg_module/p_0_in
    SLICE_X40Y56         FDRE                                         r  core/reg_module/gprf_reg[29][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        1.566     4.996    core/reg_module/clk
    SLICE_X40Y56         FDRE                                         r  core/reg_module/gprf_reg[29][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.226ns (40.448%)  route 0.333ns (59.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.333     0.559    io_port_module/pin[1]
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.234ns (35.870%)  route 0.419ns (64.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.419     0.653    io_port_module/pin[0]
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X37Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.252ns (36.959%)  route 0.430ns (63.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.430     0.682    io_port_module/pin[2]
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.232ns (31.367%)  route 0.507ns (68.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.507     0.739    io_port_module/pin[7]
    SLICE_X43Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.860     2.058    io_port_module/clk
    SLICE_X43Y56         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[3]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.230ns (21.831%)  route 0.822ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  pin[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[3].iobuf_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  GEN_PIN[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.822     1.052    io_port_module/pin[3]
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.859     2.057    io_port_module/clk
    SLICE_X39Y52         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/outEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.290ns (27.450%)  route 0.766ns (72.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=66, routed)          0.766     1.010    io_port_module/rstB
    SLICE_X32Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.055 r  io_port_module/outEn_i_1/O
                         net (fo=1, routed)           0.000     1.055    io_port_module/outEn_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  io_port_module/outEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.831     2.029    io_port_module/clk
    SLICE_X32Y52         FDRE                                         r  io_port_module/outEn_reg/C

Slack:                    inf
  Source:                 pin[6]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.259ns (24.037%)  route 0.819ns (75.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  pin[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[6].iobuf_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  GEN_PIN[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.819     1.078    io_port_module/pin[6]
    SLICE_X33Y57         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.829     2.027    io_port_module/clk
    SLICE_X33Y57         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDDR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.290ns (26.314%)  route 0.811ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          0.565     0.810    io_port_module/rstB
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  io_port_module/rDDR[7]_i_1/O
                         net (fo=16, routed)          0.246     1.101    io_port_module/p_0_in
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.831     2.029    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[0]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDDR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.290ns (26.314%)  route 0.811ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          0.565     0.810    io_port_module/rstB
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  io_port_module/rDDR[7]_i_1/O
                         net (fo=16, routed)          0.246     1.101    io_port_module/p_0_in
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.831     2.029    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[1]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            io_port_module/rDDR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.290ns (26.314%)  route 0.811ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=66, routed)          0.565     0.810    io_port_module/rstB
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.855 r  io_port_module/rDDR[7]_i_1/O
                         net (fo=16, routed)          0.246     1.101    io_port_module/p_0_in
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1560, routed)        0.831     2.029    io_port_module/clk
    SLICE_X33Y52         FDRE                                         r  io_port_module/rDDR_reg[2]/C





