Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 28 01:56:18 2023
| Host         : DESKTOP-GHKQD81 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/right_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line172/nolabel_line41/clk_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 755 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.811        0.000                      0                  960        0.078        0.000                      0                  960        4.500        0.000                       0                   524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.811        0.000                      0                  960        0.078        0.000                      0                  960        4.500        0.000                       0                   524  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.550ns (28.113%)  route 6.520ns (71.887%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 f  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 f  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.856    12.027    mouse/current_option[2]_i_2_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.151 f  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.634    12.785    mouse/current_option_reg[2][2]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.935 r  mouse/task_option[1]_i_5/O
                         net (fo=3, routed)           0.334    13.269    mouse/task_option[1]_i_5_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.326    13.595 r  mouse/task_option[1]_i_2/O
                         net (fo=2, routed)           0.426    14.021    mouse/task_option[1]_i_2_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.145 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    14.145    mouse_n_95
    SLICE_X39Y89         FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)        0.031    14.956    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.550ns (28.335%)  route 6.450ns (71.665%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 f  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 f  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.856    12.027    mouse/current_option[2]_i_2_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.151 f  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.634    12.785    mouse/current_option_reg[2][2]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.150    12.935 r  mouse/task_option[1]_i_5/O
                         net (fo=3, routed)           0.186    13.121    mouse/task_option[1]_i_5_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.326    13.447 r  mouse/task_option[1]_i_6/O
                         net (fo=2, routed)           0.503    13.950    mouse/task_option[1]_i_6_n_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.124    14.074 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    14.074    mouse_n_96
    SLICE_X41Y89         FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.435    14.776    clock_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)        0.031    14.958    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 2.074ns (24.706%)  route 6.321ns (75.294%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 r  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.856    12.027    mouse/current_option[2]_i_2_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.151 r  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.634    12.785    mouse/current_option_reg[2][2]
    SLICE_X37Y89         LUT5 (Prop_lut5_I3_O)        0.124    12.909 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.561    13.470    mouse_n_233
    SLICE_X37Y89         FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.062    14.863    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 1.950ns (26.115%)  route 5.517ns (73.885%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 r  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.856    12.027    mouse/current_option[2]_i_2_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    12.151 r  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.391    12.542    mouse_n_234
    SLICE_X36Y89         FDRE                                         r  current_option_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  current_option_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)       -0.081    14.844    current_option_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 1.950ns (26.955%)  route 5.284ns (73.045%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 f  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 f  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.663    11.834    mouse/current_option[2]_i_2_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.958 r  mouse/current_option[0]_i_1/O
                         net (fo=3, routed)           0.351    12.309    mouse_n_236
    SLICE_X37Y89         FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.067    14.858    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 mouse/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.950ns (29.156%)  route 4.738ns (70.844%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.554     5.075    mouse/clock_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  mouse/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  mouse/ypos_reg[10]/Q
                         net (fo=1, routed)           0.814     6.345    mouse/ypos[10]
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.469 f  mouse/i__carry_i_10__1/O
                         net (fo=63, routed)          0.843     7.312    mouse/i__carry_i_10__1_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  mouse/i__carry_i_17/O
                         net (fo=66, routed)          1.835     9.271    mouse/nypos[1]
    SLICE_X44Y86         LUT4 (Prop_lut4_I1_O)        0.124     9.395 r  mouse/current_option[2]_i_330/O
                         net (fo=1, routed)           0.000     9.395    mouse/current_option[2]_i_330_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.927 r  mouse/current_option_reg[2]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.927    mouse/current_option_reg[2]_i_167_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  mouse/current_option_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    10.041    mouse/current_option_reg[2]_i_78_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  mouse/current_option_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.155    mouse/current_option_reg[2]_i_19_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 f  mouse/current_option_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.778    11.047    mouse/current_option317_in
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.124    11.171 f  mouse/current_option[2]_i_2/O
                         net (fo=3, routed)           0.468    11.639    mouse/current_option[2]_i_2_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.124    11.763 r  mouse/current_option[1]_i_1/O
                         net (fo=3, routed)           0.000    11.763    mouse_n_235
    SLICE_X36Y89         FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    14.954    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 2.780ns (44.866%)  route 3.416ns (55.134%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.624     5.145    mouse/clock_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.180     6.744    mouse/y_overflow_reg_n_0
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.296     7.040 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.040    mouse/y_pos[3]_i_10_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.573 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.573    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.690    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.013 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.826     8.839    mouse/plusOp10[9]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.306     9.145 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.145    mouse/y_pos[11]_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.602 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.410    11.012    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.329    11.341 r  mouse/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    11.341    mouse/y_pos[6]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  mouse/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.441    14.782    mouse/clock_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  mouse/y_pos_reg[6]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.081    15.086    mouse/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 mouse/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 2.687ns (44.508%)  route 3.350ns (55.492%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.557     5.078    mouse/clock_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  mouse/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  mouse/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.358     6.954    mouse/y_pos[0]
    SLICE_X6Y96          LUT3 (Prop_lut3_I0_O)        0.124     7.078 r  mouse/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     7.078    mouse/y_pos[3]_i_11_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.591 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.591    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.708    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.031 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.826     8.857    mouse/plusOp10[9]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.306     9.163 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.163    mouse/y_pos[11]_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.620 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.166    10.786    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X9Y96          LUT5 (Prop_lut5_I4_O)        0.329    11.115 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.115    mouse/y_pos[1]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.440    14.781    mouse/clock_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.029    15.033    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 mouse/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.780ns (46.370%)  route 3.215ns (53.630%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.624     5.145    mouse/clock_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  mouse/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  mouse/y_overflow_reg/Q
                         net (fo=18, routed)          1.180     6.744    mouse/y_overflow_reg_n_0
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.296     7.040 r  mouse/y_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.040    mouse/y_pos[3]_i_10_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.573 r  mouse/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.573    mouse/y_pos_reg[3]_i_3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  mouse/y_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.690    mouse/y_pos_reg[7]_i_3_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.013 r  mouse/y_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           0.826     8.839    mouse/plusOp10[9]
    SLICE_X7Y97          LUT2 (Prop_lut2_I0_O)        0.306     9.145 r  mouse/y_pos[11]_i_8/O
                         net (fo=1, routed)           0.000     9.145    mouse/y_pos[11]_i_8_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.602 f  mouse/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.209    10.811    mouse/y_pos_reg[11]_i_2_n_2
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.329    11.140 r  mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.140    mouse/y_pos[2]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.441    14.782    mouse/clock_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  mouse/y_pos_reg[2]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.077    15.082    mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 2.622ns (44.472%)  route 3.274ns (55.528%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.624     5.145    mouse/clock_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.413     7.014    mouse/x_overflow_reg_n_0
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.138 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.138    mouse/x_pos[3]_i_10_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.671 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.671    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.986 r  mouse/x_pos_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.804     8.789    mouse/plusOp6[7]
    SLICE_X5Y94          LUT2 (Prop_lut2_I1_O)        0.307     9.096 r  mouse/x_pos[11]_i_12/O
                         net (fo=1, routed)           0.000     9.096    mouse/x_pos[11]_i_12_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.497 r  mouse/x_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.497    mouse/x_pos_reg[11]_i_4_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.654 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.057    10.712    mouse/gtOp
    SLICE_X5Y93          LUT5 (Prop_lut5_I4_O)        0.329    11.041 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.041    mouse/x_pos[2]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         1.507    14.848    mouse/clock_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.031    15.115    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.246ns (48.663%)  route 0.260ns (51.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  mouse/FSM_onehot_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  mouse/FSM_onehot_state_reg[21]/Q
                         net (fo=3, routed)           0.139     1.765    mouse/FSM_onehot_state_reg_n_0_[21]
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.098     1.863 r  mouse/tx_data[0]_i_1/O
                         net (fo=2, routed)           0.120     1.983    mouse/tx_data[0]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  mouse/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  mouse/tx_data_reg[0]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.075     1.905    mouse/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.248ns (40.821%)  route 0.360ns (59.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.594     1.477    mouse/clock_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  mouse/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.360     1.985    mouse/Inst_Ps2Interface/out[8]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.100     2.085 r  mouse/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.085    mouse/Inst_Ps2Interface_n_48
    SLICE_X2Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.951     2.079    mouse/clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     1.961    mouse/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mouse/periodic_check_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.255ns (41.814%)  route 0.355ns (58.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.565     1.448    mouse/clock_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mouse/periodic_check_cnt_reg[10]/Q
                         net (fo=2, routed)           0.165     1.777    mouse/periodic_check_cnt_reg_n_0_[10]
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.822 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.190     2.012    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y101        LUT2 (Prop_lut2_I1_O)        0.046     2.058 r  mouse/periodic_check_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.058    mouse/periodic_check_cnt[19]
    SLICE_X10Y101        FDRE                                         r  mouse/periodic_check_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  mouse/periodic_check_cnt_reg[19]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131     1.932    mouse/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.980%)  route 0.227ns (52.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.675     1.559    mouse/clock_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  mouse/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.227     1.949    mouse/Inst_Ps2Interface/out[1]
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.994 r  mouse/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    mouse/Inst_Ps2Interface_n_33
    SLICE_X6Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.863     1.990    mouse/clock_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.249     1.741    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120     1.861    mouse/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mouse/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.150%)  route 0.226ns (54.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.675     1.559    mouse/clock_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  mouse/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  mouse/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.226     1.926    mouse/Inst_Ps2Interface/out[17]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.971 r  mouse/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.971    mouse/Inst_Ps2Interface_n_40
    SLICE_X3Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.864     1.992    mouse/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  mouse/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.249     1.743    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.835    mouse/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mouse/periodic_check_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.254ns (41.718%)  route 0.355ns (58.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.565     1.448    mouse/clock_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  mouse/periodic_check_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  mouse/periodic_check_cnt_reg[10]/Q
                         net (fo=2, routed)           0.165     1.777    mouse/periodic_check_cnt_reg_n_0_[10]
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.822 f  mouse/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.190     2.012    mouse/FSM_onehot_state[34]_i_2_n_0
    SLICE_X10Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  mouse/periodic_check_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.057    mouse/periodic_check_cnt[17]
    SLICE_X10Y101        FDRE                                         r  mouse/periodic_check_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  mouse/periodic_check_cnt_reg[17]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.120     1.921    mouse/periodic_check_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.231%)  route 0.341ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.592     1.475    mouse/clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.341     1.958    mouse/reset_periodic_check_cnt__0
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[13]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_R)         0.009     1.810    mouse/periodic_check_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.231%)  route 0.341ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.592     1.475    mouse/clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.341     1.958    mouse/reset_periodic_check_cnt__0
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[22]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_R)         0.009     1.810    mouse/periodic_check_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.231%)  route 0.341ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.592     1.475    mouse/clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.341     1.958    mouse/reset_periodic_check_cnt__0
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[24]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_R)         0.009     1.810    mouse/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mouse/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/periodic_check_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.231%)  route 0.341ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.592     1.475    mouse/clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  mouse/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mouse/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.341     1.958    mouse/reset_periodic_check_cnt__0
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=523, routed)         0.922     2.050    mouse/clock_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  mouse/periodic_check_cnt_reg[2]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_R)         0.009     1.810    mouse/periodic_check_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121   clk20k/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y79   clk3/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/Inst_Ps2Interface/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/Inst_Ps2Interface/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   mouse/Inst_Ps2Interface/data_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   mouse/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   mouse/Inst_Ps2Interface/data_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   mouse/Inst_Ps2Interface/data_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79   clk3/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y79   clk3/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96    mouse/y_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96   mouse/y_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96    mouse/y_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96    mouse/y_pos_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96    mouse/y_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96   mouse/y_pos_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96   mouse/y_pos_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77   clk3/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77   clk3/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98    mouse/y_sign_reg/C



