// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_insert_wrapper_27_Pipeline_VITIS_LOOP_55_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_intermediate_result_with_offset_i_6_din,
        s_intermediate_result_with_offset_i_6_num_data_valid,
        s_intermediate_result_with_offset_i_6_fifo_cap,
        s_intermediate_result_with_offset_i_6_full_n,
        s_intermediate_result_with_offset_i_6_write,
        queue_cell_ID_226_reload,
        queue_cell_ID_225_reload,
        queue_cell_ID_224_reload,
        queue_cell_ID_223_reload,
        queue_cell_ID_222_reload,
        queue_cell_ID_221_reload,
        queue_cell_ID_220_reload,
        queue_cell_ID_219_reload,
        queue_cell_ID_218_reload,
        queue_cell_ID_217_reload,
        queue_cell_ID_216_reload,
        queue_cell_ID_215_reload,
        queue_cell_ID_214_reload,
        queue_cell_ID_213_reload,
        queue_cell_ID_212_reload,
        queue_cell_ID_211_reload,
        queue_cell_ID_210_reload,
        queue_cell_ID_209_reload,
        queue_cell_ID_208_reload,
        queue_cell_ID_207_reload,
        queue_cell_ID_206_reload,
        queue_cell_ID_205_reload,
        queue_cell_ID_204_reload,
        queue_cell_ID_203_reload,
        queue_cell_ID_202_reload,
        queue_cell_ID_201_reload,
        queue_cell_ID_200_reload,
        queue_cell_ID_199_reload,
        queue_cell_ID_198_reload,
        queue_cell_ID_197_reload,
        queue_cell_ID_196_reload,
        queue_cell_ID_195_reload,
        queue_cell_ID_194_reload,
        queue_cell_ID_193_reload,
        queue_cell_ID_192_reload,
        queue_cell_ID_191_reload,
        queue_cell_ID_190_reload,
        queue_cell_ID_189_reload,
        queue_offset_226_reload,
        queue_offset_225_reload,
        queue_offset_224_reload,
        queue_offset_223_reload,
        queue_offset_222_reload,
        queue_offset_221_reload,
        queue_offset_220_reload,
        queue_offset_219_reload,
        queue_offset_218_reload,
        queue_offset_217_reload,
        queue_offset_216_reload,
        queue_offset_215_reload,
        queue_offset_214_reload,
        queue_offset_213_reload,
        queue_offset_212_reload,
        queue_offset_211_reload,
        queue_offset_210_reload,
        queue_offset_209_reload,
        queue_offset_208_reload,
        queue_offset_207_reload,
        queue_offset_206_reload,
        queue_offset_205_reload,
        queue_offset_204_reload,
        queue_offset_203_reload,
        queue_offset_202_reload,
        queue_offset_201_reload,
        queue_offset_200_reload,
        queue_offset_199_reload,
        queue_offset_198_reload,
        queue_offset_197_reload,
        queue_offset_196_reload,
        queue_offset_195_reload,
        queue_offset_194_reload,
        queue_offset_193_reload,
        queue_offset_192_reload,
        queue_offset_191_reload,
        queue_offset_190_reload,
        queue_offset_189_reload,
        queue_dist_260_reload,
        queue_dist_259_reload,
        queue_dist_258_reload,
        queue_dist_257_reload,
        queue_dist_256_reload,
        queue_dist_255_reload,
        queue_dist_254_reload,
        queue_dist_253_reload,
        queue_dist_252_reload,
        queue_dist_251_reload,
        queue_dist_250_reload,
        queue_dist_249_reload,
        queue_dist_248_reload,
        queue_dist_247_reload,
        queue_dist_246_reload,
        queue_dist_245_reload,
        queue_dist_244_reload,
        queue_dist_243_reload,
        queue_dist_242_reload,
        queue_dist_241_reload,
        queue_dist_240_reload,
        queue_dist_239_reload,
        queue_dist_238_reload,
        queue_dist_237_reload,
        queue_dist_236_reload,
        queue_dist_235_reload,
        queue_dist_234_reload,
        queue_dist_233_reload,
        queue_dist_232_reload,
        queue_dist_231_reload,
        queue_dist_230_reload,
        queue_dist_229_reload,
        queue_dist_228_reload,
        queue_dist_227_reload,
        queue_dist_226_reload,
        queue_dist_reload,
        queue_dist_261_reload,
        queue_dist_262_reload,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [95:0] s_intermediate_result_with_offset_i_6_din;
input  [3:0] s_intermediate_result_with_offset_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_6_fifo_cap;
input   s_intermediate_result_with_offset_i_6_full_n;
output   s_intermediate_result_with_offset_i_6_write;
input  [31:0] queue_cell_ID_226_reload;
input  [31:0] queue_cell_ID_225_reload;
input  [31:0] queue_cell_ID_224_reload;
input  [31:0] queue_cell_ID_223_reload;
input  [31:0] queue_cell_ID_222_reload;
input  [31:0] queue_cell_ID_221_reload;
input  [31:0] queue_cell_ID_220_reload;
input  [31:0] queue_cell_ID_219_reload;
input  [31:0] queue_cell_ID_218_reload;
input  [31:0] queue_cell_ID_217_reload;
input  [31:0] queue_cell_ID_216_reload;
input  [31:0] queue_cell_ID_215_reload;
input  [31:0] queue_cell_ID_214_reload;
input  [31:0] queue_cell_ID_213_reload;
input  [31:0] queue_cell_ID_212_reload;
input  [31:0] queue_cell_ID_211_reload;
input  [31:0] queue_cell_ID_210_reload;
input  [31:0] queue_cell_ID_209_reload;
input  [31:0] queue_cell_ID_208_reload;
input  [31:0] queue_cell_ID_207_reload;
input  [31:0] queue_cell_ID_206_reload;
input  [31:0] queue_cell_ID_205_reload;
input  [31:0] queue_cell_ID_204_reload;
input  [31:0] queue_cell_ID_203_reload;
input  [31:0] queue_cell_ID_202_reload;
input  [31:0] queue_cell_ID_201_reload;
input  [31:0] queue_cell_ID_200_reload;
input  [31:0] queue_cell_ID_199_reload;
input  [31:0] queue_cell_ID_198_reload;
input  [31:0] queue_cell_ID_197_reload;
input  [31:0] queue_cell_ID_196_reload;
input  [31:0] queue_cell_ID_195_reload;
input  [31:0] queue_cell_ID_194_reload;
input  [31:0] queue_cell_ID_193_reload;
input  [31:0] queue_cell_ID_192_reload;
input  [31:0] queue_cell_ID_191_reload;
input  [31:0] queue_cell_ID_190_reload;
input  [31:0] queue_cell_ID_189_reload;
input  [31:0] queue_offset_226_reload;
input  [31:0] queue_offset_225_reload;
input  [31:0] queue_offset_224_reload;
input  [31:0] queue_offset_223_reload;
input  [31:0] queue_offset_222_reload;
input  [31:0] queue_offset_221_reload;
input  [31:0] queue_offset_220_reload;
input  [31:0] queue_offset_219_reload;
input  [31:0] queue_offset_218_reload;
input  [31:0] queue_offset_217_reload;
input  [31:0] queue_offset_216_reload;
input  [31:0] queue_offset_215_reload;
input  [31:0] queue_offset_214_reload;
input  [31:0] queue_offset_213_reload;
input  [31:0] queue_offset_212_reload;
input  [31:0] queue_offset_211_reload;
input  [31:0] queue_offset_210_reload;
input  [31:0] queue_offset_209_reload;
input  [31:0] queue_offset_208_reload;
input  [31:0] queue_offset_207_reload;
input  [31:0] queue_offset_206_reload;
input  [31:0] queue_offset_205_reload;
input  [31:0] queue_offset_204_reload;
input  [31:0] queue_offset_203_reload;
input  [31:0] queue_offset_202_reload;
input  [31:0] queue_offset_201_reload;
input  [31:0] queue_offset_200_reload;
input  [31:0] queue_offset_199_reload;
input  [31:0] queue_offset_198_reload;
input  [31:0] queue_offset_197_reload;
input  [31:0] queue_offset_196_reload;
input  [31:0] queue_offset_195_reload;
input  [31:0] queue_offset_194_reload;
input  [31:0] queue_offset_193_reload;
input  [31:0] queue_offset_192_reload;
input  [31:0] queue_offset_191_reload;
input  [31:0] queue_offset_190_reload;
input  [31:0] queue_offset_189_reload;
input  [31:0] queue_dist_260_reload;
input  [31:0] queue_dist_259_reload;
input  [31:0] queue_dist_258_reload;
input  [31:0] queue_dist_257_reload;
input  [31:0] queue_dist_256_reload;
input  [31:0] queue_dist_255_reload;
input  [31:0] queue_dist_254_reload;
input  [31:0] queue_dist_253_reload;
input  [31:0] queue_dist_252_reload;
input  [31:0] queue_dist_251_reload;
input  [31:0] queue_dist_250_reload;
input  [31:0] queue_dist_249_reload;
input  [31:0] queue_dist_248_reload;
input  [31:0] queue_dist_247_reload;
input  [31:0] queue_dist_246_reload;
input  [31:0] queue_dist_245_reload;
input  [31:0] queue_dist_244_reload;
input  [31:0] queue_dist_243_reload;
input  [31:0] queue_dist_242_reload;
input  [31:0] queue_dist_241_reload;
input  [31:0] queue_dist_240_reload;
input  [31:0] queue_dist_239_reload;
input  [31:0] queue_dist_238_reload;
input  [31:0] queue_dist_237_reload;
input  [31:0] queue_dist_236_reload;
input  [31:0] queue_dist_235_reload;
input  [31:0] queue_dist_234_reload;
input  [31:0] queue_dist_233_reload;
input  [31:0] queue_dist_232_reload;
input  [31:0] queue_dist_231_reload;
input  [31:0] queue_dist_230_reload;
input  [31:0] queue_dist_229_reload;
input  [31:0] queue_dist_228_reload;
input  [31:0] queue_dist_227_reload;
input  [31:0] queue_dist_226_reload;
input  [31:0] queue_dist_reload;
input  [31:0] queue_dist_261_reload;
input  [31:0] queue_dist_262_reload;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg s_intermediate_result_with_offset_i_6_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln55_fu_975_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_intermediate_result_with_offset_i_6_blk_n;
wire    ap_block_pp0_stage0;
wire   [31:0] tmp_fu_981_p41;
reg   [31:0] tmp_reg_1266;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] tmp_s_fu_1065_p41;
reg   [31:0] tmp_s_reg_1271;
wire   [31:0] tmp_1_fu_1149_p41;
reg   [31:0] tmp_1_reg_1276;
reg   [5:0] i_fu_272;
wire   [5:0] add_ln55_fu_1233_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_i_9;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln174_fu_1244_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_mux_396_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_396_32_1_1_U7202(
    .din0(32'd0),
    .din1(queue_cell_ID_226_reload),
    .din2(queue_cell_ID_225_reload),
    .din3(queue_cell_ID_224_reload),
    .din4(queue_cell_ID_223_reload),
    .din5(queue_cell_ID_222_reload),
    .din6(queue_cell_ID_221_reload),
    .din7(queue_cell_ID_220_reload),
    .din8(queue_cell_ID_219_reload),
    .din9(queue_cell_ID_218_reload),
    .din10(queue_cell_ID_217_reload),
    .din11(queue_cell_ID_216_reload),
    .din12(queue_cell_ID_215_reload),
    .din13(queue_cell_ID_214_reload),
    .din14(queue_cell_ID_213_reload),
    .din15(queue_cell_ID_212_reload),
    .din16(queue_cell_ID_211_reload),
    .din17(queue_cell_ID_210_reload),
    .din18(queue_cell_ID_209_reload),
    .din19(queue_cell_ID_208_reload),
    .din20(queue_cell_ID_207_reload),
    .din21(queue_cell_ID_206_reload),
    .din22(queue_cell_ID_205_reload),
    .din23(queue_cell_ID_204_reload),
    .din24(queue_cell_ID_203_reload),
    .din25(queue_cell_ID_202_reload),
    .din26(queue_cell_ID_201_reload),
    .din27(queue_cell_ID_200_reload),
    .din28(queue_cell_ID_199_reload),
    .din29(queue_cell_ID_198_reload),
    .din30(queue_cell_ID_197_reload),
    .din31(queue_cell_ID_196_reload),
    .din32(queue_cell_ID_195_reload),
    .din33(queue_cell_ID_194_reload),
    .din34(queue_cell_ID_193_reload),
    .din35(queue_cell_ID_192_reload),
    .din36(queue_cell_ID_191_reload),
    .din37(queue_cell_ID_190_reload),
    .din38(queue_cell_ID_189_reload),
    .din39(ap_sig_allocacmp_i_9),
    .dout(tmp_fu_981_p41)
);

vadd_mux_396_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_396_32_1_1_U7203(
    .din0(32'd0),
    .din1(queue_offset_226_reload),
    .din2(queue_offset_225_reload),
    .din3(queue_offset_224_reload),
    .din4(queue_offset_223_reload),
    .din5(queue_offset_222_reload),
    .din6(queue_offset_221_reload),
    .din7(queue_offset_220_reload),
    .din8(queue_offset_219_reload),
    .din9(queue_offset_218_reload),
    .din10(queue_offset_217_reload),
    .din11(queue_offset_216_reload),
    .din12(queue_offset_215_reload),
    .din13(queue_offset_214_reload),
    .din14(queue_offset_213_reload),
    .din15(queue_offset_212_reload),
    .din16(queue_offset_211_reload),
    .din17(queue_offset_210_reload),
    .din18(queue_offset_209_reload),
    .din19(queue_offset_208_reload),
    .din20(queue_offset_207_reload),
    .din21(queue_offset_206_reload),
    .din22(queue_offset_205_reload),
    .din23(queue_offset_204_reload),
    .din24(queue_offset_203_reload),
    .din25(queue_offset_202_reload),
    .din26(queue_offset_201_reload),
    .din27(queue_offset_200_reload),
    .din28(queue_offset_199_reload),
    .din29(queue_offset_198_reload),
    .din30(queue_offset_197_reload),
    .din31(queue_offset_196_reload),
    .din32(queue_offset_195_reload),
    .din33(queue_offset_194_reload),
    .din34(queue_offset_193_reload),
    .din35(queue_offset_192_reload),
    .din36(queue_offset_191_reload),
    .din37(queue_offset_190_reload),
    .din38(queue_offset_189_reload),
    .din39(ap_sig_allocacmp_i_9),
    .dout(tmp_s_fu_1065_p41)
);

vadd_mux_396_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_396_32_1_1_U7204(
    .din0(32'd0),
    .din1(queue_dist_260_reload),
    .din2(queue_dist_259_reload),
    .din3(queue_dist_258_reload),
    .din4(queue_dist_257_reload),
    .din5(queue_dist_256_reload),
    .din6(queue_dist_255_reload),
    .din7(queue_dist_254_reload),
    .din8(queue_dist_253_reload),
    .din9(queue_dist_252_reload),
    .din10(queue_dist_251_reload),
    .din11(queue_dist_250_reload),
    .din12(queue_dist_249_reload),
    .din13(queue_dist_248_reload),
    .din14(queue_dist_247_reload),
    .din15(queue_dist_246_reload),
    .din16(queue_dist_245_reload),
    .din17(queue_dist_244_reload),
    .din18(queue_dist_243_reload),
    .din19(queue_dist_242_reload),
    .din20(queue_dist_241_reload),
    .din21(queue_dist_240_reload),
    .din22(queue_dist_239_reload),
    .din23(queue_dist_238_reload),
    .din24(queue_dist_237_reload),
    .din25(queue_dist_236_reload),
    .din26(queue_dist_235_reload),
    .din27(queue_dist_234_reload),
    .din28(queue_dist_233_reload),
    .din29(queue_dist_232_reload),
    .din30(queue_dist_231_reload),
    .din31(queue_dist_230_reload),
    .din32(queue_dist_229_reload),
    .din33(queue_dist_228_reload),
    .din34(queue_dist_227_reload),
    .din35(queue_dist_226_reload),
    .din36(queue_dist_reload),
    .din37(queue_dist_261_reload),
    .din38(queue_dist_262_reload),
    .din39(ap_sig_allocacmp_i_9),
    .dout(tmp_1_fu_1149_p41)
);

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln55_fu_975_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_272 <= add_ln55_fu_1233_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_272 <= 6'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_fu_975_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_reg_1276 <= tmp_1_fu_1149_p41;
        tmp_reg_1266 <= tmp_fu_981_p41;
        tmp_s_reg_1271 <= tmp_s_fu_1065_p41;
    end
end

always @ (*) begin
    if (((icmp_ln55_fu_975_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_9 = 6'd1;
    end else begin
        ap_sig_allocacmp_i_9 = i_fu_272;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_6_blk_n = s_intermediate_result_with_offset_i_6_full_n;
    end else begin
        s_intermediate_result_with_offset_i_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_6_write = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_6_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_1233_p2 = (ap_sig_allocacmp_i_9 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((s_intermediate_result_with_offset_i_6_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((s_intermediate_result_with_offset_i_6_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((s_intermediate_result_with_offset_i_6_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (s_intermediate_result_with_offset_i_6_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = s_intermediate_result_with_offset_i_6_blk_n;

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign bitcast_ln174_fu_1244_p1 = tmp_1_reg_1276;

assign icmp_ln55_fu_975_p2 = ((ap_sig_allocacmp_i_9 == 6'd39) ? 1'b1 : 1'b0);

assign s_intermediate_result_with_offset_i_6_din = {{{bitcast_ln174_fu_1244_p1}, {tmp_s_reg_1271}}, {tmp_reg_1266}};

endmodule //vadd_insert_wrapper_27_Pipeline_VITIS_LOOP_55_4
