From ee3729c25ff99672d15ef8f700ba0186e718b9b2 Mon Sep 17 00:00:00 2001
From: Graham Moore <grmoore@opensource.altera.com>
Date: Thu, 24 Mar 2016 15:54:24 -0500
Subject: [PATCH] FogBugz #366816-6: Add clock enable/disable in Cadence QSPI
 driver

commit 11fc4600c61cc937b44f9bb15ffed6a2a2bd0eb8 from
https://github.com/altera-opensource/linux-socfpga.git

mtd: spi-nor: Cadence QSPI driver needs to enable its clock.

Signed-off-by: Graham Moore <grmoore@opensource.altera.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/mtd/spi-nor/cadence-quadspi.c |    9 +++++++++
 1 files changed, 9 insertions(+), 0 deletions(-)

diff --git a/drivers/mtd/spi-nor/cadence-quadspi.c b/drivers/mtd/spi-nor/cadence-quadspi.c
index 938917e..89e5421 100644
--- a/drivers/mtd/spi-nor/cadence-quadspi.c
+++ b/drivers/mtd/spi-nor/cadence-quadspi.c
@@ -1139,6 +1139,8 @@ static int cqspi_remove(struct platform_device *pdev)
 		if (cqspi->f_pdata[i].mtd.name)
 			mtd_device_unregister(&cqspi->f_pdata[i].mtd);
 
+	clk_disable_unprepare(cqspi->clk);
+
 	return 0;
 }
 
@@ -1174,6 +1176,13 @@ static int cqspi_probe(struct platform_device *pdev)
 		ret = PTR_ERR(cqspi->clk);
 		goto probe_failed;
 	}
+
+	ret = clk_prepare_enable(cqspi->clk);
+	if (ret) {
+		dev_err(dev, "cannot enable qspi clk\n");
+		goto probe_failed;
+	}
+
 	cqspi->master_ref_clk_hz = clk_get_rate(cqspi->clk);
 
 	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
-- 
1.7.5.4

