read -sv run_verilog_mid/adder_32b_11_92_bbe6e09f7e5b16721045ddfd7ec622bb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_92_bbe6e09f7e5b16721045ddfd7ec622bb_yosys.v
