
#####  START OF DSP REPORT FOR COMPILE POINT: Core_Poly_Z3  #####

SNo     Instantiated     Instance_Name                                                      User_Attribute     MACC_Structure     MACC_Name                                                                    Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1       NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.m_2[23:0]     Default            Mult               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.m_2_mulonly_0[23:0]     MACC_PA            0        1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                                                                                                                                                                                                                                                                 
2       NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_1.m_2[23:0]     Default            Mult               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_1.m_2_mulonly_0[23:0]     MACC_PA            0        1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                                                                                                                                                                                                                                                                 
3       NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.m_2[23:0]     Default            Mult               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.m_2_mulonly_0[23:0]     MACC_PA            0        1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                                                                                                                                                                                                                                                                 
4       NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_3.m_2[23:0]     Default            Mult               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_3.m_2_mulonly_0[23:0]     MACC_PA            0        1(0/0/1)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
=================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: Core_Poly_Z3  #####


#####  START OF DSP REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z13  #####

SNo     Instantiated     Instance_Name     User_Attribute     MACC_Structure     MACC_Name     Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z13  #####


#####  START OF DSP REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

SNo     Instantiated     Instance_Name     User_Attribute     MACC_Structure     MACC_Name     Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

