//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux yl7897@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Mon Sep 13 22:35:14 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log419612c2b1759.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
solution file add ./src/main.cpp -exclude true
# /INPUTFILES/1
solution file add ./src/ntt.cpp
# /INPUTFILES/2
solution file add ./src/utils.cpp -exclude true
# /INPUTFILES/3
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++98
# c++98
directive set DSP_EXTRACTION yes
# /DSP_EXTRACTION yes
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/catapult.log"
# Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(15): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(39): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/src/ntt.cpp(71): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(11): Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
# $PROJECT_HOME/src/ntt.cpp(24): Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
# $PROJECT_HOME/src/ntt.cpp(38): Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
# $PROJECT_HOME/src/ntt.cpp(48): Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF_precomp' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.59 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(12): Found design routine 'modulo_add' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(25): Found design routine 'modulo_sub' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(39): Found design routine 'mult' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(49): Found top design routine 'inPlaceNTT_DIF_precomp' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(49): Synthesizing routine 'inPlaceNTT_DIF_precomp' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(49): Inlining routine 'inPlaceNTT_DIF_precomp' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Found design routine 'modulo_add' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(12): Found design routine 'modulo_add' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(12): Synthesizing routine 'modulo_add' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(12): Inlining routine 'modulo_add' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(12): Optimizing block '/inPlaceNTT_DIF_precomp/modulo_add' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(25): Found design routine 'modulo_sub' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(25): Found design routine 'modulo_sub' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(25): Synthesizing routine 'modulo_sub' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(25): Inlining routine 'modulo_sub' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<32, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(25): Optimizing block '/inPlaceNTT_DIF_precomp/modulo_sub' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(39): Found design routine 'mult' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(39): Found design routine 'mult' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(39): Synthesizing routine 'mult' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(39): Inlining routine 'mult' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2813): Inlining routine 'operator>><96, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(39): Optimizing block '/inPlaceNTT_DIF_precomp/mult' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(49): Optimizing block '/inPlaceNTT_DIF_precomp' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(49): INOUT port 'run' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(50): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(50): INOUT port 'twiddle_h' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(50): INOUT port 'complete' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' iterated at most 14 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' iterated at most 16385 times. (LOOP-2)
# Design 'inPlaceNTT_DIF_precomp' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 2.03 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 103, Real ops = 34, Vars = 49 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.01 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 103, Real ops = 34, Vars = 49 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.29 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 105, Real ops = 34, Vars = 51 (SOL-21)
directive set /inPlaceNTT_DIF_precomp/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /inPlaceNTT_DIF_precomp/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /inPlaceNTT_DIF_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /inPlaceNTT_DIF_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /inPlaceNTT_DIF_precomp/twiddle_h:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# /inPlaceNTT_DIF_precomp/twiddle_h:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.06 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 118, Real ops = 34, Vars = 62 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.32 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 121, Real ops = 34, Vars = 59 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0' in the cache is valid & accepted for CCORE 'mult_81c1b7d49a9f3c7ad693045e78ab662170f2' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0/.sif/solIndex_2_a9e58566-d158-4b2a-98ac-9f9681275d9a.xml' ... (LIB-129)
# Module for CCORE 'mult_81c1b7d49a9f3c7ad693045e78ab662170f2' has been successfully synthesized (TD-4)
# Module 'modulo_sub_1bb50f5def739ec4079134016dea7c766383_0' in the cache is valid & accepted for CCORE 'modulo_sub_1bb50f5def739ec4079134016dea7c766383' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_1bb50f5def739ec4079134016dea7c766383_0/.sif/solIndex_2_02f47ffc-b59d-4712-a30a-b0c64adf42ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_1bb50f5def739ec4079134016dea7c766383' has been successfully synthesized (TD-4)
# Module 'modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0' in the cache is valid & accepted for CCORE 'modulo_add_86a4e13eef67db9706364ef65c383d9d60fa' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0/.sif/solIndex_2_d0e64cea-b47f-4f6c-b830-a3dd268c2c16.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_86a4e13eef67db9706364ef65c383d9d60fa' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.31 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 70, Real ops = 20, Vars = 31 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.39 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 87, Real ops = 21, Vars = 35 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 2293931 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 2293925, Area (Datapath, Register, Total) = 7245.04, 0.00, 7245.04 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 2293925, Area (Datapath, Register, Total) = 7245.04, 0.00, 7245.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 0.29 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 87, Real ops = 21, Vars = 35 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 5.70 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 1465, Real ops = 103, Vars = 413 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Warning: Extrapolation detected. Script '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.73 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 713, Real ops = 173, Vars = 373 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 1.78 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 713, Real ops = 154, Vars = 587 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_1bb50f5def739ec4079134016dea7c766383_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_1bb50f5def739ec4079134016dea7c766383_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_1bb50f5def739ec4079134016dea7c766383_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_81c1b7d49a9f3c7ad693045e78ab662170f2_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_1bb50f5def739ec4079134016dea7c766383_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_86a4e13eef67db9706364ef65c383d9d60fa_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v1': elapsed time 8.72 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 710, Real ops = 156, Vars = 368 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v2' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v2/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 2
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): N_UNROLL parameter 2 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.79 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 169, Real ops = 45, Vars = 74 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 1.56 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 174, Real ops = 45, Vars = 71 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
# Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
# Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
# Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.33 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 123, Real ops = 31, Vars = 43 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '33' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.48 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 151, Real ops = 33, Vars = 48 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 2064667 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 2064661, Area (Datapath, Register, Total) = 7876.32, 0.00, 7876.32 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 2064661, Area (Datapath, Register, Total) = 7257.04, 0.00, 7257.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 0.41 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 151, Real ops = 33, Vars = 48 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 8.82 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2044, Real ops = 115, Vars = 427 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 1.96 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 807, Real ops = 209, Vars = 390 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 2.32 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 785, Real ops = 169, Vars = 638 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v2': elapsed time 9.09 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 770, Real ops = 174, Vars = 381 (SOL-21)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 4
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v3' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v3/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 4
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): N_UNROLL parameter 4 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 1.31 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 66, Vars = 97 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 1.76 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 268, Real ops = 66, Vars = 94 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
# Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
# Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
# Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.40 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 217, Real ops = 52, Vars = 66 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '56' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.71 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 265, Real ops = 56, Vars = 73 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-4:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-3:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 1950203 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1950197, Area (Datapath, Register, Total) = 9128.76, 0.00, 9128.76 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1950197, Area (Datapath, Register, Total) = 7891.04, 0.00, 7891.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 0.61 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 265, Real ops = 56, Vars = 73 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 12.86 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3273, Real ops = 138, Vars = 449 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#1.cse#2.sva' for variables 'VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse.sva, VEC_LOOP:j(14:0)#1.sva(13:0), VEC_LOOP:j(14:0)#3.sva(13:0), VEC_LOOP:j(14:0)#2.sva(13:0), VEC_LOOP:j(14:0).sva(13:0)' (5 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(14:0)#1.sva#1' for variables 'VEC_LOOP:j(14:0)#1.sva#1, VEC_LOOP:j(14:0)#2.sva#1, VEC_LOOP:j(14:0)#3.sva#1, VEC_LOOP:j(14:0).sva#1' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 3.42 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1059, Real ops = 272, Vars = 419 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 3.43 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1044, Real ops = 231, Vars = 875 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v3': elapsed time 11.19 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1011, Real ops = 234, Vars = 404 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 8
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v4' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v4/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 8
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): N_UNROLL parameter 8 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 2.11 seconds, memory usage 1454084kB, peak memory usage 1454084kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 446, Real ops = 107, Vars = 142 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 2.08 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 457, Real ops = 107, Vars = 139 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
# Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
# Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
# Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 0.64 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 406, Real ops = 93, Vars = 111 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '101' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 1.05 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 494, Real ops = 101, Vars = 122 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-8:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-7:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-6:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-5:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-4:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-3:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (10 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 1893307 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1893301, Area (Datapath, Register, Total) = 11625.36, 0.00, 11625.36 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1893301, Area (Datapath, Register, Total) = 7946.04, 0.00, 7946.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 1.08 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 494, Real ops = 101, Vars = 122 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 17.22 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 5852, Real ops = 183, Vars = 491 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse#4.sva, VEC_LOOP:acc#10.cse#5.sva, VEC_LOOP:acc#10.cse#6.sva, VEC_LOOP:acc#10.cse#7.sva, VEC_LOOP:acc#10.cse.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#1.cse#2.sva' for variables 'VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse#4.sva, VEC_LOOP:acc#1.cse#6.sva, VEC_LOOP:acc#1.cse.sva, VEC_LOOP:j(14:0)#1.sva(13:0), VEC_LOOP:j(14:0)#3.sva(13:0), VEC_LOOP:j(14:0)#5.sva(13:0), VEC_LOOP:j(14:0)#7.sva(13:0), VEC_LOOP:j(14:0)#2.sva(13:0), VEC_LOOP:j(14:0)#4.sva(13:0), VEC_LOOP:j(14:0)#6.sva(13:0), VEC_LOOP:j(14:0).sva(13:0)' (11 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f#4.sva, COMP_LOOP:twiddle_f#5.sva, COMP_LOOP:twiddle_f#6.sva, COMP_LOOP:twiddle_f#7.sva, COMP_LOOP:twiddle_f.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help#4.sva, COMP_LOOP:twiddle_help#5.sva, COMP_LOOP:twiddle_help#6.sva, COMP_LOOP:twiddle_help#7.sva, COMP_LOOP:twiddle_help.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(14:0)#1.sva#1' for variables 'VEC_LOOP:j(14:0)#1.sva#1, VEC_LOOP:j(14:0)#2.sva#1, VEC_LOOP:j(14:0)#3.sva#1, VEC_LOOP:j(14:0)#4.sva#1, VEC_LOOP:j(14:0)#5.sva#1, VEC_LOOP:j(14:0)#6.sva#1, VEC_LOOP:j(14:0)#7.sva#1, VEC_LOOP:j(14:0).sva#1' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc.psp.sva, COMP_LOOP-5:twiddle_f:lshift.itm, VEC_LOOP:acc#12.psp.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 3.65 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1479, Real ops = 522, Vars = 507 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 3.53 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1513, Real ops = 526, Vars = 1304 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v4/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v4/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v4/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v4': elapsed time 12.25 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1473, Real ops = 529, Vars = 495 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 16
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v5' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v5/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 16
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): N_UNROLL parameter 16 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 3.90 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 815, Real ops = 188, Vars = 231 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 2.82 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 834, Real ops = 188, Vars = 228 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
# Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
# Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
# Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 0.84 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 783, Real ops = 174, Vars = 200 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '190' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 1.77 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 951, Real ops = 190, Vars = 219 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-16:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-15:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-14:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-13:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-12:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-11:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-10:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-9:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-8:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-7:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-6:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-5:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-4:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-3:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (18 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 1865531 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1865525, Area (Datapath, Register, Total) = 16610.09, 0.00, 16610.09 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1865525, Area (Datapath, Register, Total) = 8058.04, 0.00, 8058.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 1.77 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 951, Real ops = 190, Vars = 219 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 20.86 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 26.07 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 11282, Real ops = 272, Vars = 568 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#10.sva, VEC_LOOP:acc#10.cse#11.sva, VEC_LOOP:acc#10.cse#12.sva, VEC_LOOP:acc#10.cse#13.sva, VEC_LOOP:acc#10.cse#14.sva, VEC_LOOP:acc#10.cse#15.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse#4.sva, VEC_LOOP:acc#10.cse#5.sva, VEC_LOOP:acc#10.cse#6.sva, VEC_LOOP:acc#10.cse#7.sva, VEC_LOOP:acc#10.cse#8.sva, VEC_LOOP:acc#10.cse#9.sva, VEC_LOOP:acc#10.cse.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#1.cse#10.sva' for variables 'VEC_LOOP:acc#1.cse#10.sva, VEC_LOOP:acc#1.cse#12.sva, VEC_LOOP:acc#1.cse#14.sva, VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse#4.sva, VEC_LOOP:acc#1.cse#6.sva, VEC_LOOP:acc#1.cse#8.sva, VEC_LOOP:acc#1.cse.sva, VEC_LOOP:j(14:0)#10.sva(13:0), VEC_LOOP:j(14:0)#12.sva(13:0), VEC_LOOP:j(14:0)#14.sva(13:0), VEC_LOOP:j(14:0)#2.sva(13:0), VEC_LOOP:j(14:0)#4.sva(13:0), VEC_LOOP:j(14:0)#6.sva(13:0), VEC_LOOP:j(14:0)#8.sva(13:0), VEC_LOOP:j(14:0).sva(13:0), VEC_LOOP:j(14:0)#9.sva(13:0), VEC_LOOP:j(14:0)#11.sva(13:0), VEC_LOOP:j(14:0)#13.sva(13:0), VEC_LOOP:j(14:0)#15.sva(13:0), VEC_LOOP:j(14:0)#3.sva(13:0), VEC_LOOP:j(14:0)#5.sva(13:0), VEC_LOOP:j(14:0)#7.sva(13:0), VEC_LOOP:j(14:0)#1.sva(13:0)' (23 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#10.sva, COMP_LOOP:twiddle_f#11.sva, COMP_LOOP:twiddle_f#12.sva, COMP_LOOP:twiddle_f#13.sva, COMP_LOOP:twiddle_f#14.sva, COMP_LOOP:twiddle_f#15.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f#4.sva, COMP_LOOP:twiddle_f#5.sva, COMP_LOOP:twiddle_f#6.sva, COMP_LOOP:twiddle_f#7.sva, COMP_LOOP:twiddle_f#8.sva, COMP_LOOP:twiddle_f#9.sva, COMP_LOOP:twiddle_f.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#10.sva, COMP_LOOP:twiddle_help#11.sva, COMP_LOOP:twiddle_help#12.sva, COMP_LOOP:twiddle_help#13.sva, COMP_LOOP:twiddle_help#14.sva, COMP_LOOP:twiddle_help#15.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help#4.sva, COMP_LOOP:twiddle_help#5.sva, COMP_LOOP:twiddle_help#6.sva, COMP_LOOP:twiddle_help#7.sva, COMP_LOOP:twiddle_help#8.sva, COMP_LOOP:twiddle_help#9.sva, COMP_LOOP:twiddle_help.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(14:0)#1.sva#1' for variables 'VEC_LOOP:j(14:0)#1.sva#1, VEC_LOOP:j(14:0)#10.sva#1, VEC_LOOP:j(14:0)#11.sva#1, VEC_LOOP:j(14:0)#12.sva#1, VEC_LOOP:j(14:0)#13.sva#1, VEC_LOOP:j(14:0)#14.sva#1, VEC_LOOP:j(14:0)#15.sva#1, VEC_LOOP:j(14:0)#2.sva#1, VEC_LOOP:j(14:0)#3.sva#1, VEC_LOOP:j(14:0)#4.sva#1, VEC_LOOP:j(14:0)#5.sva#1, VEC_LOOP:j(14:0)#6.sva#1, VEC_LOOP:j(14:0)#7.sva#1, VEC_LOOP:j(14:0)#8.sva#1, VEC_LOOP:j(14:0)#9.sva#1, VEC_LOOP:j(14:0).sva#1' (15 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva, VEC_LOOP:acc#12.psp.sva, VEC_LOOP:acc#16.psp.sva, VEC_LOOP:acc.psp.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 7.23 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2070, Real ops = 722, Vars = 604 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 4.80 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1851, Real ops = 652, Vars = 1555 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v5': elapsed time 15.21 seconds, memory usage 1650692kB, peak memory usage 1650692kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1724, Real ops = 640, Vars = 581 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go assembly
directive set /inPlaceNTT_DIF_precomp/core/COMP_LOOP -UNROLL 32
# Info: Branching solution 'inPlaceNTT_DIF_precomp.v6' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v6/CDesignChecker/design_checker.sh'
# /inPlaceNTT_DIF_precomp/core/COMP_LOOP/UNROLL 32
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
go extract
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(60): Loop '/inPlaceNTT_DIF_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(57): N_UNROLL parameter 32 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# $PROJECT_HOME/src/ntt.cpp(57): Loop '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' is being partially unrolled 32 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(55): Loop '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(49): Loop '/inPlaceNTT_DIF_precomp/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 11.16 seconds, memory usage 1650692kB, peak memory usage 1650692kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1552, Real ops = 349, Vars = 408 (SOL-21)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(12): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(25): I/O-Port Resource '/inPlaceNTT_DIF_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(39): I/O-Port Resource '/inPlaceNTT_DIF_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): Memory Resource '/inPlaceNTT_DIF_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(49): I/O-Port Resource '/inPlaceNTT_DIF_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(50): Memory Resource '/inPlaceNTT_DIF_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 5.47 seconds, memory usage 1716228kB, peak memory usage 1716228kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1587, Real ops = 349, Vars = 405 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Module 'mult_a1e233277d0d5c0cfe721a9995382bef70e4_0' in the cache is valid & accepted for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/.sif/solIndex_2_757abc6e-b371-4079-b6f8-822f1ccd8a8c.xml' ... (LIB-129)
# Module for CCORE 'mult_a1e233277d0d5c0cfe721a9995382bef70e4' has been successfully synthesized (TD-4)
# Module 'modulo_sub_221cc38820a0941d4772a0cf032267436375_0' in the cache is valid & accepted for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/.sif/solIndex_2_33c99071-4b83-4ef2-9c32-4a9638a9ed96.xml' ... (LIB-129)
# Module for CCORE 'modulo_sub_221cc38820a0941d4772a0cf032267436375' has been successfully synthesized (TD-4)
# Module 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0' in the cache is valid & accepted for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' (TD-3)
# Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/.sif/solIndex_2_933be97e-f20d-4394-8c9c-e26a5f8ef7ee.xml' ... (LIB-129)
# Module for CCORE 'modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec' has been successfully synthesized (TD-4)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 1.74 seconds, memory usage 1716228kB, peak memory usage 1716228kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1536, Real ops = 335, Vars = 377 (SOL-21)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Design 'inPlaceNTT_DIF_precomp' contains '367' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 4.42 seconds, memory usage 1716228kB, peak memory usage 1716228kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1864, Real ops = 367, Vars = 412 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-32:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-31:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-30:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-29:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-28:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-27:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-26:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-25:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-24:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-23:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-22:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-21:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-20:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-19:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-18:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-17:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-16:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-15:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-14:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-13:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-12:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-11:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-10:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-9:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-8:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-7:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-6:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-5:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-4:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-3:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-2:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(60): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP-1:VEC_LOOP' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(57): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/COMP_LOOP' (35 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(55): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled LOOP '/inPlaceNTT_DIF_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(49): Prescheduled SEQUENTIAL '/inPlaceNTT_DIF_precomp/core' (total length 1860169 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1860163, Area (Datapath, Register, Total) = 26571.96, 0.00, 26571.96 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Final schedule of SEQUENTIAL '/inPlaceNTT_DIF_precomp/core': Latency = 1860163, Area (Datapath, Register, Total) = 8284.04, 0.00, 8284.04 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 3.60 seconds, memory usage 1716228kB, peak memory usage 1716228kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1864, Real ops = 367, Vars = 412 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF_precomp/core' (CRAAS-1)
# Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'run:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(54): Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
# Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(63): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(49): Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
# Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIF_precomp' for component 'complete:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIF_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(49): Input port 'r:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 21.96 seconds, memory usage 1716228kB, peak memory usage 1781764kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 43.76 seconds, memory usage 1716228kB, peak memory usage 1781764kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 57.35 seconds, memory usage 1716228kB, peak memory usage 1781764kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 24850, Real ops = 467, Vars = 740 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#10.sva, VEC_LOOP:acc#10.cse#11.sva, VEC_LOOP:acc#10.cse#12.sva, VEC_LOOP:acc#10.cse#13.sva, VEC_LOOP:acc#10.cse#14.sva, VEC_LOOP:acc#10.cse#15.sva, VEC_LOOP:acc#10.cse#16.sva, VEC_LOOP:acc#10.cse#17.sva, VEC_LOOP:acc#10.cse#18.sva, VEC_LOOP:acc#10.cse#19.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#20.sva, VEC_LOOP:acc#10.cse#21.sva, VEC_LOOP:acc#10.cse#22.sva, VEC_LOOP:acc#10.cse#23.sva, VEC_LOOP:acc#10.cse#24.sva, VEC_LOOP:acc#10.cse#25.sva, VEC_LOOP:acc#10.cse#26.sva, VEC_LOOP:acc#10.cse#27.sva, VEC_LOOP:acc#10.cse#28.sva, VEC_LOOP:acc#10.cse#29.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse#30.sva, VEC_LOOP:acc#10.cse#31.sva, VEC_LOOP:acc#10.cse#4.sva, VEC_LOOP:acc#10.cse#5.sva, VEC_LOOP:acc#10.cse#6.sva, VEC_LOOP:acc#10.cse#7.sva, VEC_LOOP:acc#10.cse#8.sva, VEC_LOOP:acc#10.cse#9.sva, VEC_LOOP:acc#10.cse.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#1.cse#10.sva' for variables 'VEC_LOOP:acc#1.cse#10.sva, VEC_LOOP:acc#1.cse#12.sva, VEC_LOOP:acc#1.cse#14.sva, VEC_LOOP:acc#1.cse#16.sva, VEC_LOOP:acc#1.cse#18.sva, VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse#20.sva, VEC_LOOP:acc#1.cse#22.sva, VEC_LOOP:acc#1.cse#24.sva, VEC_LOOP:acc#1.cse#26.sva, VEC_LOOP:acc#1.cse#28.sva, VEC_LOOP:acc#1.cse#30.sva, VEC_LOOP:acc#1.cse#4.sva, VEC_LOOP:acc#1.cse#6.sva, VEC_LOOP:acc#1.cse#8.sva, VEC_LOOP:acc#1.cse.sva, VEC_LOOP:j(14:0)#1.sva(13:0), VEC_LOOP:j(14:0)#17.sva(13:0), VEC_LOOP:j(14:0)#10.sva(13:0), VEC_LOOP:j(14:0)#12.sva(13:0), VEC_LOOP:j(14:0)#14.sva(13:0), VEC_LOOP:j(14:0)#16.sva(13:0), VEC_LOOP:j(14:0)#18.sva(13:0), VEC_LOOP:j(14:0)#2.sva(13:0), VEC_LOOP:j(14:0)#20.sva(13:0), VEC_LOOP:j(14:0)#22.sva(13:0), VEC_LOOP:j(14:0)#24.sva(13:0), VEC_LOOP:j(14:0)#26.sva(13:0), VEC_LOOP:j(14:0)#28.sva(13:0), VEC_LOOP:j(14:0)#30.sva(13:0), VEC_LOOP:j(14:0)#4.sva(13:0), VEC_LOOP:j(14:0)#6.sva(13:0), VEC_LOOP:j(14:0)#8.sva(13:0), VEC_LOOP:j(14:0).sva(13:0), VEC_LOOP:j(14:0)#9.sva(13:0), VEC_LOOP:j(14:0)#11.sva(13:0), VEC_LOOP:j(14:0)#13.sva(13:0), VEC_LOOP:j(14:0)#15.sva(13:0), VEC_LOOP:j(14:0)#19.sva(13:0), VEC_LOOP:j(14:0)#21.sva(13:0), VEC_LOOP:j(14:0)#23.sva(13:0), VEC_LOOP:j(14:0)#25.sva(13:0), VEC_LOOP:j(14:0)#27.sva(13:0), VEC_LOOP:j(14:0)#29.sva(13:0), VEC_LOOP:j(14:0)#3.sva(13:0), VEC_LOOP:j(14:0)#31.sva(13:0), VEC_LOOP:j(14:0)#5.sva(13:0), VEC_LOOP:j(14:0)#7.sva(13:0)' (47 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva, VEC_LOOP:acc#19.psp.sva, VEC_LOOP:acc#21.psp.sva, VEC_LOOP:acc#23.psp.sva, VEC_LOOP:acc#25.psp.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#12.psp.sva' for variables 'VEC_LOOP:acc#12.psp.sva, VEC_LOOP:acc#16.psp.sva, VEC_LOOP:acc#20.psp.sva, VEC_LOOP:acc#24.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#10.sva, COMP_LOOP:twiddle_f#11.sva, COMP_LOOP:twiddle_f#12.sva, COMP_LOOP:twiddle_f#13.sva, COMP_LOOP:twiddle_f#14.sva, COMP_LOOP:twiddle_f#15.sva, COMP_LOOP:twiddle_f#16.sva, COMP_LOOP:twiddle_f#18.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#20.sva, COMP_LOOP:twiddle_f#22.sva, COMP_LOOP:twiddle_f#24.sva, COMP_LOOP:twiddle_f#26.sva, COMP_LOOP:twiddle_f#28.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f#30.sva, COMP_LOOP:twiddle_f#4.sva, COMP_LOOP:twiddle_f#5.sva, COMP_LOOP:twiddle_f#6.sva, COMP_LOOP:twiddle_f#7.sva, COMP_LOOP:twiddle_f#8.sva, COMP_LOOP:twiddle_f#9.sva, COMP_LOOP:twiddle_f.sva' (23 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_f#17.sva' for variables 'COMP_LOOP:twiddle_f#17.sva, COMP_LOOP:twiddle_f#19.sva, COMP_LOOP:twiddle_f#21.sva, COMP_LOOP:twiddle_f#23.sva, COMP_LOOP:twiddle_f#25.sva, COMP_LOOP:twiddle_f#27.sva, COMP_LOOP:twiddle_f#29.sva, COMP_LOOP:twiddle_f#31.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#10.sva, COMP_LOOP:twiddle_help#11.sva, COMP_LOOP:twiddle_help#12.sva, COMP_LOOP:twiddle_help#13.sva, COMP_LOOP:twiddle_help#14.sva, COMP_LOOP:twiddle_help#15.sva, COMP_LOOP:twiddle_help#16.sva, COMP_LOOP:twiddle_help#18.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#20.sva, COMP_LOOP:twiddle_help#22.sva, COMP_LOOP:twiddle_help#24.sva, COMP_LOOP:twiddle_help#26.sva, COMP_LOOP:twiddle_help#28.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help#30.sva, COMP_LOOP:twiddle_help#4.sva, COMP_LOOP:twiddle_help#5.sva, COMP_LOOP:twiddle_help#6.sva, COMP_LOOP:twiddle_help#7.sva, COMP_LOOP:twiddle_help#8.sva, COMP_LOOP:twiddle_help#9.sva, COMP_LOOP:twiddle_help.sva' (23 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:twiddle_help#17.sva' for variables 'COMP_LOOP:twiddle_help#17.sva, COMP_LOOP:twiddle_help#19.sva, COMP_LOOP:twiddle_help#21.sva, COMP_LOOP:twiddle_help#23.sva, COMP_LOOP:twiddle_help#25.sva, COMP_LOOP:twiddle_help#27.sva, COMP_LOOP:twiddle_help#29.sva, COMP_LOOP:twiddle_help#31.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:j(14:0)#1.sva#1' for variables 'VEC_LOOP:j(14:0)#1.sva#1, VEC_LOOP:j(14:0)#10.sva#1, VEC_LOOP:j(14:0)#11.sva#1, VEC_LOOP:j(14:0)#12.sva#1, VEC_LOOP:j(14:0)#13.sva#1, VEC_LOOP:j(14:0)#14.sva#1, VEC_LOOP:j(14:0)#15.sva#1, VEC_LOOP:j(14:0)#16.sva#1, VEC_LOOP:j(14:0)#17.sva#1, VEC_LOOP:j(14:0)#18.sva#1, VEC_LOOP:j(14:0)#19.sva#1, VEC_LOOP:j(14:0)#2.sva#1, VEC_LOOP:j(14:0)#20.sva#1, VEC_LOOP:j(14:0)#21.sva#1, VEC_LOOP:j(14:0)#22.sva#1, VEC_LOOP:j(14:0)#23.sva#1, VEC_LOOP:j(14:0)#24.sva#1, VEC_LOOP:j(14:0)#25.sva#1, VEC_LOOP:j(14:0)#26.sva#1, VEC_LOOP:j(14:0)#27.sva#1, VEC_LOOP:j(14:0)#28.sva#1, VEC_LOOP:j(14:0)#29.sva#1, VEC_LOOP:j(14:0)#3.sva#1, VEC_LOOP:j(14:0)#30.sva#1, VEC_LOOP:j(14:0)#31.sva#1, VEC_LOOP:j(14:0)#4.sva#1, VEC_LOOP:j(14:0)#5.sva#1, VEC_LOOP:j(14:0)#6.sva#1, VEC_LOOP:j(14:0)#7.sva#1, VEC_LOOP:j(14:0)#8.sva#1, VEC_LOOP:j(14:0)#9.sva#1, VEC_LOOP:j(14:0).sva#1' (31 registers deleted). (FSM-3)
# Creating shared register 'VEC_LOOP:acc#11.psp.sva' for variables 'VEC_LOOP:acc#11.psp.sva, VEC_LOOP:acc#13.psp.sva, VEC_LOOP:acc#15.psp.sva, VEC_LOOP:acc#17.psp.sva, VEC_LOOP:acc#19.psp.sva, VEC_LOOP:acc#21.psp.sva, VEC_LOOP:acc#23.psp.sva, VEC_LOOP:acc#25.psp.sva, VEC_LOOP:acc#12.psp.sva, VEC_LOOP:acc#16.psp.sva, VEC_LOOP:acc#20.psp.sva, VEC_LOOP:acc#24.psp.sva, VEC_LOOP:acc#14.psp.sva, VEC_LOOP:acc#22.psp.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 21.19 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3216, Real ops = 1104, Vars = 791 (SOL-21)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 8.65 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2839, Real ops = 1032, Vars = 2416 (SOL-21)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.vhdl
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/mult_a1e233277d0d5c0cfe721a9995382bef70e4_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_sub_221cc38820a0941d4772a0cf032267436375_0/rtl.v
# Add dependent file: ../td_ccore_solutions/modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec_0/rtl.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2/inPlaceNTT_DIF_precomp.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF_precomp.v6': elapsed time 21.17 seconds, memory usage 1847300kB, peak memory usage 1847300kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2756, Real ops = 1032, Vars = 747 (SOL-21)
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
quit
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult_2.ccs'. (PRJ-5)
// Finish time Mon Sep 13 23:10:17 2021, time elapsed 35:03, peak memory 1.76GB, exit status 0
