// Seed: 2021608048
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    inout supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    inout uwire id_9,
    input tri1 id_10
);
  always @(posedge "" or posedge (-1)) if (-1 == 1) disable id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
