// Seed: 2271640519
module module_0;
  assign id_1[1] = id_1;
  assign module_1.type_6 = 0;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input logic id_2,
    input tri1 id_3,
    output logic id_4,
    input wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12
    , id_14
);
  always_comb @(id_6) begin : LABEL_0
    id_4 <= id_8 - 1;
  end
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 = id_14;
  end
  supply0 id_15;
  wire id_16;
  always @* id_15 = id_3 !=? 1;
  assign id_4 = id_2;
endmodule
