#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1735.in[1] (.names)                                         0.334    20.591
new_n1735.out[0] (.names)                                        0.261    20.852
new_n1748.in[1] (.names)                                         0.332    21.184
new_n1748.out[0] (.names)                                        0.261    21.445
new_n1751.in[1] (.names)                                         0.334    21.779
new_n1751.out[0] (.names)                                        0.261    22.040
n1230.in[1] (.names)                                             0.100    22.140
n1230.out[0] (.names)                                            0.261    22.401
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.401
data arrival time                                                         22.401

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.401
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.424


#Path 2
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1735.in[1] (.names)                                         0.334    20.591
new_n1735.out[0] (.names)                                        0.261    20.852
new_n1734.in[1] (.names)                                         0.332    21.184
new_n1734.out[0] (.names)                                        0.235    21.419
new_n1739.in[1] (.names)                                         0.100    21.519
new_n1739.out[0] (.names)                                        0.235    21.754
n1220.in[2] (.names)                                             0.100    21.854
n1220.out[0] (.names)                                            0.261    22.115
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.115
data arrival time                                                         22.115

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.139


#Path 3
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1735.in[1] (.names)                                         0.334    20.591
new_n1735.out[0] (.names)                                        0.261    20.852
new_n1734.in[1] (.names)                                         0.332    21.184
new_n1734.out[0] (.names)                                        0.235    21.419
new_n1733.in[2] (.names)                                         0.100    21.519
new_n1733.out[0] (.names)                                        0.235    21.754
n1215.in[1] (.names)                                             0.100    21.854
n1215.out[0] (.names)                                            0.261    22.115
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.115
data arrival time                                                         22.115

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.139


#Path 4
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1735.in[1] (.names)                                         0.334    20.591
new_n1735.out[0] (.names)                                        0.261    20.852
new_n1748.in[1] (.names)                                         0.332    21.184
new_n1748.out[0] (.names)                                        0.261    21.445
n1225.in[3] (.names)                                             0.334    21.779
n1225.out[0] (.names)                                            0.261    22.040
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.040
data arrival time                                                         22.040

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.040
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.063


#Path 5
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1721.in[1] (.names)                                         0.100    20.357
new_n1721.out[0] (.names)                                        0.235    20.592
new_n1727.in[0] (.names)                                         0.334    20.926
new_n1727.out[0] (.names)                                        0.235    21.161
n1210.in[1] (.names)                                             0.473    21.634
n1210.out[0] (.names)                                            0.261    21.895
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    21.895
data arrival time                                                         21.895

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.895
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.919


#Path 6
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1721.in[1] (.names)                                         0.100    20.357
new_n1721.out[0] (.names)                                        0.235    20.592
new_n1720.in[1] (.names)                                         0.334    20.926
new_n1720.out[0] (.names)                                        0.261    21.187
n1205.in[2] (.names)                                             0.337    21.524
n1205.out[0] (.names)                                            0.235    21.759
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    21.759
data arrival time                                                         21.759

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.759
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.782


#Path 7
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1703.in[0] (.names)                                         0.100    19.612
new_n1703.out[0] (.names)                                        0.235    19.847
new_n1702.in[3] (.names)                                         0.478    20.325
new_n1702.out[0] (.names)                                        0.261    20.586
n1190.in[2] (.names)                                             0.486    21.071
n1190.out[0] (.names)                                            0.235    21.306
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.306
data arrival time                                                         21.306

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.306
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.330


#Path 8
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1703.in[0] (.names)                                         0.100    19.612
new_n1703.out[0] (.names)                                        0.235    19.847
new_n1709.in[0] (.names)                                         0.478    20.325
new_n1709.out[0] (.names)                                        0.235    20.560
n1195.in[1] (.names)                                             0.337    20.897
n1195.out[0] (.names)                                            0.261    21.158
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.158
data arrival time                                                         21.158

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.158
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.181


#Path 9
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1704.in[1] (.names)                                         0.477    19.251
new_n1704.out[0] (.names)                                        0.261    19.512
new_n1717.in[0] (.names)                                         0.485    19.996
new_n1717.out[0] (.names)                                        0.261    20.257
new_n1713.in[2] (.names)                                         0.100    20.357
new_n1713.out[0] (.names)                                        0.235    20.592
n1200.in[1] (.names)                                             0.100    20.692
n1200.out[0] (.names)                                            0.261    20.953
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    20.953
data arrival time                                                         20.953

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.977


#Path 10
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1697.in[0] (.names)                                         0.619    19.393
new_n1697.out[0] (.names)                                        0.235    19.628
new_n1696.in[2] (.names)                                         0.336    19.964
new_n1696.out[0] (.names)                                        0.235    20.199
n1185.in[1] (.names)                                             0.100    20.299
n1185.out[0] (.names)                                            0.261    20.560
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    20.560
data arrival time                                                         20.560

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.560
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.583


#Path 11
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1673.in[0] (.names)                                         0.100    18.513
new_n1673.out[0] (.names)                                        0.235    18.748
new_n1680.in[1] (.names)                                         0.339    19.087
new_n1680.out[0] (.names)                                        0.235    19.322
new_n1679.in[1] (.names)                                         0.100    19.422
new_n1679.out[0] (.names)                                        0.261    19.683
n1170.in[2] (.names)                                             0.466    20.149
n1170.out[0] (.names)                                            0.235    20.384
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.384
data arrival time                                                         20.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.407


#Path 12
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1690.in[0] (.names)                                         0.619    19.393
new_n1690.out[0] (.names)                                        0.235    19.628
n1180.in[1] (.names)                                             0.477    20.105
n1180.out[0] (.names)                                            0.261    20.366
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.366
data arrival time                                                         20.366

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.366
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.389


#Path 13
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1673.in[0] (.names)                                         0.100    18.513
new_n1673.out[0] (.names)                                        0.235    18.748
new_n1672.in[3] (.names)                                         0.337    19.085
new_n1672.out[0] (.names)                                        0.261    19.346
n1165.in[2] (.names)                                             0.332    19.678
n1165.out[0] (.names)                                            0.235    19.913
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    19.913
data arrival time                                                         19.913

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.937


#Path 14
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1674.in[1] (.names)                                         0.611    18.152
new_n1674.out[0] (.names)                                        0.261    18.413
new_n1687.in[1] (.names)                                         0.100    18.513
new_n1687.out[0] (.names)                                        0.261    18.774
new_n1683.in[3] (.names)                                         0.477    19.251
new_n1683.out[0] (.names)                                        0.261    19.512
n1175.in[2] (.names)                                             0.100    19.612
n1175.out[0] (.names)                                            0.235    19.847
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    19.847
data arrival time                                                         19.847

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.870


#Path 15
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1661.in[1] (.names)                                         0.100    17.641
new_n1661.out[0] (.names)                                        0.235    17.876
new_n1667.in[0] (.names)                                         0.335    18.210
new_n1667.out[0] (.names)                                        0.235    18.445
n1160.in[1] (.names)                                             0.337    18.782
n1160.out[0] (.names)                                            0.261    19.043
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.043
data arrival time                                                         19.043

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.067


#Path 16
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1644_1.in[0] (.names)                                       0.476    17.286
new_n1644_1.out[0] (.names)                                      0.235    17.521
new_n1643_1.in[3] (.names)                                       0.471    17.993
new_n1643_1.out[0] (.names)                                      0.261    18.254
n1140.in[2] (.names)                                             0.340    18.594
n1140.out[0] (.names)                                            0.235    18.829
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    18.829
data arrival time                                                         18.829

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.829
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.852


#Path 17
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1644_1.in[0] (.names)                                       0.476    17.286
new_n1644_1.out[0] (.names)                                      0.235    17.521
new_n1650.in[0] (.names)                                         0.471    17.993
new_n1650.out[0] (.names)                                        0.235    18.228
n1145.in[1] (.names)                                             0.337    18.565
n1145.out[0] (.names)                                            0.261    18.826
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    18.826
data arrival time                                                         18.826

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.849


#Path 18
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1661.in[1] (.names)                                         0.100    17.641
new_n1661.out[0] (.names)                                        0.235    17.876
new_n1660.in[0] (.names)                                         0.338    18.214
new_n1660.out[0] (.names)                                        0.235    18.449
n1155.in[1] (.names)                                             0.100    18.549
n1155.out[0] (.names)                                            0.261    18.810
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    18.810
data arrival time                                                         18.810

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.833


#Path 19
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1627_1.in[1] (.names)                                       0.100    15.977
new_n1627_1.out[0] (.names)                                      0.235    16.212
new_n1645.in[1] (.names)                                         0.338    16.550
new_n1645.out[0] (.names)                                        0.261    16.811
new_n1657.in[0] (.names)                                         0.469    17.280
new_n1657.out[0] (.names)                                        0.261    17.541
new_n1654.in[2] (.names)                                         0.100    17.641
new_n1654.out[0] (.names)                                        0.235    17.876
n1150.in[1] (.names)                                             0.100    17.976
n1150.out[0] (.names)                                            0.261    18.237
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.237
data arrival time                                                         18.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.260


#Path 20
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1626.in[0] (.names)                                         0.482    15.642
new_n1626.out[0] (.names)                                        0.235    15.877
new_n1628_1.in[1] (.names)                                       0.100    15.977
new_n1628_1.out[0] (.names)                                      0.235    16.212
new_n1631_1.in[0] (.names)                                       0.100    16.312
new_n1631_1.out[0] (.names)                                      0.235    16.547
new_n1638.in[0] (.names)                                         0.100    16.647
new_n1638.out[0] (.names)                                        0.235    16.882
n1135.in[1] (.names)                                             0.479    17.361
n1135.out[0] (.names)                                            0.261    17.622
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.622
data arrival time                                                         17.622

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.622
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.645


#Path 21
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1626.in[0] (.names)                                         0.482    15.642
new_n1626.out[0] (.names)                                        0.235    15.877
new_n1628_1.in[1] (.names)                                       0.100    15.977
new_n1628_1.out[0] (.names)                                      0.235    16.212
new_n1631_1.in[0] (.names)                                       0.100    16.312
new_n1631_1.out[0] (.names)                                      0.235    16.547
new_n1630.in[2] (.names)                                         0.336    16.883
new_n1630.out[0] (.names)                                        0.235    17.118
n1130.in[1] (.names)                                             0.100    17.218
n1130.out[0] (.names)                                            0.261    17.479
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.479
data arrival time                                                         17.479

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.502


#Path 22
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1619_1.in[1] (.names)                                       0.482    15.642
new_n1619_1.out[0] (.names)                                      0.235    15.877
new_n1621.in[0] (.names)                                         0.100    15.977
new_n1621.out[0] (.names)                                        0.235    16.212
n1120.in[1] (.names)                                             0.473    16.685
n1120.out[0] (.names)                                            0.261    16.946
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    16.946
data arrival time                                                         16.946

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.970


#Path 23
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1626.in[0] (.names)                                         0.482    15.642
new_n1626.out[0] (.names)                                        0.235    15.877
new_n1625.in[0] (.names)                                         0.100    15.977
new_n1625.out[0] (.names)                                        0.235    16.212
new_n1624_1.in[1] (.names)                                       0.100    16.312
new_n1624_1.out[0] (.names)                                      0.261    16.573
n1125.in[2] (.names)                                             0.100    16.673
n1125.out[0] (.names)                                            0.235    16.908
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    16.908
data arrival time                                                         16.908

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.908
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 24
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1617.in[5] (.names)                                         0.100    14.898
new_n1617.out[0] (.names)                                        0.261    15.159
new_n1616_1.in[0] (.names)                                       0.482    15.642
new_n1616_1.out[0] (.names)                                      0.235    15.877
new_n1615_1.in[0] (.names)                                       0.100    15.977
new_n1615_1.out[0] (.names)                                      0.235    16.212
n1115.in[1] (.names)                                             0.330    16.542
n1115.out[0] (.names)                                            0.261    16.803
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    16.803
data arrival time                                                         16.803

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.827


#Path 25
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1612_1.in[2] (.names)                                       0.100    14.898
new_n1612_1.out[0] (.names)                                      0.235    15.133
new_n1611_1.in[3] (.names)                                       0.479    15.612
new_n1611_1.out[0] (.names)                                      0.261    15.873
n1110.in[1] (.names)                                             0.471    16.345
n1110.out[0] (.names)                                            0.261    16.606
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.606
data arrival time                                                         16.606

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.606
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.629


#Path 26
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1589.in[4] (.names)                                         2.505    13.805
new_n1589.out[0] (.names)                                        0.261    14.066
new_n1597.in[1] (.names)                                         0.100    14.166
new_n1597.out[0] (.names)                                        0.261    14.427
new_n1596_1.in[0] (.names)                                       0.471    14.898
new_n1596_1.out[0] (.names)                                      0.235    15.133
n1095.in[1] (.names)                                             0.613    15.747
n1095.out[0] (.names)                                            0.261    16.008
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.008
data arrival time                                                         16.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.031


#Path 27
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1594.in[1] (.names)                                         2.505    13.805
new_n1594.out[0] (.names)                                        0.261    14.066
new_n1606.in[0] (.names)                                         0.471    14.537
new_n1606.out[0] (.names)                                        0.261    14.798
new_n1605.in[0] (.names)                                         0.100    14.898
new_n1605.out[0] (.names)                                        0.235    15.133
new_n1604_1.in[0] (.names)                                       0.100    15.233
new_n1604_1.out[0] (.names)                                      0.235    15.468
n1105.in[1] (.names)                                             0.100    15.568
n1105.out[0] (.names)                                            0.261    15.829
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    15.829
data arrival time                                                         15.829

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.829
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.853


#Path 28
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1589.in[4] (.names)                                         2.505    13.805
new_n1589.out[0] (.names)                                        0.261    14.066
new_n1588_1.in[0] (.names)                                       0.741    14.807
new_n1588_1.out[0] (.names)                                      0.235    15.042
n1085.in[1] (.names)                                             0.476    15.518
n1085.out[0] (.names)                                            0.261    15.779
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.779
data arrival time                                                         15.779

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.803


#Path 29
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1589.in[4] (.names)                                         2.505    13.805
new_n1589.out[0] (.names)                                        0.261    14.066
new_n1597.in[1] (.names)                                         0.100    14.166
new_n1597.out[0] (.names)                                        0.261    14.427
new_n1600_1.in[0] (.names)                                       0.471    14.898
new_n1600_1.out[0] (.names)                                      0.261    15.159
n1100.in[1] (.names)                                             0.335    15.494
n1100.out[0] (.names)                                            0.261    15.755
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    15.755
data arrival time                                                         15.755

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.779


#Path 30
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[2] (multiply)                                     1.523    11.300
new_n1589.in[4] (.names)                                         2.505    13.805
new_n1589.out[0] (.names)                                        0.261    14.066
new_n1592_1.in[0] (.names)                                       0.741    14.807
new_n1592_1.out[0] (.names)                                      0.261    15.068
n1090.in[1] (.names)                                             0.332    15.401
n1090.out[0] (.names)                                            0.261    15.662
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.662
data arrival time                                                         15.662

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.685


#Path 31
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[0] (multiply)                                     1.523    11.300
new_n1584_1.in[2] (.names)                                       2.483    13.783
new_n1584_1.out[0] (.names)                                      0.261    14.044
n1075.in[2] (.names)                                             0.473    14.517
n1075.out[0] (.names)                                            0.235    14.752
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.752
data arrival time                                                         14.752

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.776


#Path 32
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[17] (multiply)                                    1.523     2.646
$mul~15[0].a[17] (multiply)                                      2.810     5.456
$mul~15[0].out[16] (multiply)                                    1.523     6.979
$mul~16[0].a[16] (multiply)                                      2.798     9.777
$mul~16[0].out[0] (multiply)                                     1.523    11.300
new_n1586.in[1] (.names)                                         2.483    13.783
new_n1586.out[0] (.names)                                        0.261    14.044
n1080.in[1] (.names)                                             0.334    14.377
n1080.out[0] (.names)                                            0.261    14.638
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.638
data arrival time                                                         14.638

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.638
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.662


#Path 33
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1862.in[2] (.names)                                         0.100     9.730
new_n1862.out[0] (.names)                                        0.235     9.965
new_n1861.in[1] (.names)                                         0.481    10.446
new_n1861.out[0] (.names)                                        0.261    10.707
n1493.in[2] (.names)                                             0.595    11.302
n1493.out[0] (.names)                                            0.235    11.537
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.537
data arrival time                                                         11.537

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.537
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.561


#Path 34
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1865.in[2] (.names)                                         0.100     9.730
new_n1865.out[0] (.names)                                        0.261     9.991
new_n1870.in[0] (.names)                                         0.472    10.463
new_n1870.out[0] (.names)                                        0.235    10.698
new_n1872.in[0] (.names)                                         0.100    10.798
new_n1872.out[0] (.names)                                        0.261    11.059
n1513.in[4] (.names)                                             0.100    11.159
n1513.out[0] (.names)                                            0.261    11.420
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.420
data arrival time                                                         11.420

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.443


#Path 35
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1865.in[2] (.names)                                         0.100     9.730
new_n1865.out[0] (.names)                                        0.261     9.991
new_n1870.in[0] (.names)                                         0.472    10.463
new_n1870.out[0] (.names)                                        0.235    10.698
new_n1874.in[0] (.names)                                         0.100    10.798
new_n1874.out[0] (.names)                                        0.235    11.033
n1518.in[2] (.names)                                             0.100    11.133
n1518.out[0] (.names)                                            0.261    11.394
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.394
data arrival time                                                         11.394

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.417


#Path 36
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1865.in[2] (.names)                                         0.100     9.730
new_n1865.out[0] (.names)                                        0.261     9.991
new_n1870.in[0] (.names)                                         0.472    10.463
new_n1870.out[0] (.names)                                        0.235    10.698
new_n1869.in[1] (.names)                                         0.100    10.798
new_n1869.out[0] (.names)                                        0.261    11.059
n1508.in[2] (.names)                                             0.100    11.159
n1508.out[0] (.names)                                            0.235    11.394
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.394
data arrival time                                                         11.394

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.417


#Path 37
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1865.in[2] (.names)                                         0.100     9.730
new_n1865.out[0] (.names)                                        0.261     9.991
new_n1867.in[0] (.names)                                         0.472    10.463
new_n1867.out[0] (.names)                                        0.235    10.698
n1503.in[1] (.names)                                             0.100    10.798
n1503.out[0] (.names)                                            0.261    11.059
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.059
data arrival time                                                         11.059

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.082


#Path 38
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1865.in[2] (.names)                                         0.100     9.730
new_n1865.out[0] (.names)                                        0.261     9.991
new_n1864.in[0] (.names)                                         0.472    10.463
new_n1864.out[0] (.names)                                        0.235    10.698
n1498.in[1] (.names)                                             0.100    10.798
n1498.out[0] (.names)                                            0.261    11.059
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.059
data arrival time                                                         11.059

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.082


#Path 39
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1841.in[0] (.names)                                         0.483     9.391
new_n1841.out[0] (.names)                                        0.235     9.626
new_n1846.in[0] (.names)                                         0.100     9.726
new_n1846.out[0] (.names)                                        0.235     9.961
n1468.in[1] (.names)                                             0.603    10.564
n1468.out[0] (.names)                                            0.261    10.825
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    10.825
data arrival time                                                         10.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.848


#Path 40
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1848.in[0] (.names)                                         0.335     9.603
new_n1848.out[0] (.names)                                        0.235     9.838
n1473.in[1] (.names)                                             0.710    10.548
n1473.out[0] (.names)                                            0.261    10.809
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.809
data arrival time                                                         10.809

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.833


#Path 41
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1852.in[0] (.names)                                         0.335     9.603
new_n1852.out[0] (.names)                                        0.235     9.838
new_n1851.in[1] (.names)                                         0.100     9.938
new_n1851.out[0] (.names)                                        0.261    10.199
n1478.in[2] (.names)                                             0.334    10.533
n1478.out[0] (.names)                                            0.235    10.768
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    10.768
data arrival time                                                         10.768

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.768
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.791


#Path 42
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1841.in[0] (.names)                                         0.483     9.391
new_n1841.out[0] (.names)                                        0.235     9.626
new_n1840.in[1] (.names)                                         0.100     9.726
new_n1840.out[0] (.names)                                        0.261     9.987
n1463.in[2] (.names)                                             0.337    10.324
n1463.out[0] (.names)                                            0.235    10.559
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.559
data arrival time                                                         10.559

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.559
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.582


#Path 43
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1852.in[0] (.names)                                         0.335     9.603
new_n1852.out[0] (.names)                                        0.235     9.838
new_n1854.in[0] (.names)                                         0.100     9.938
new_n1854.out[0] (.names)                                        0.235    10.173
n1483.in[1] (.names)                                             0.100    10.273
n1483.out[0] (.names)                                            0.261    10.534
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    10.534
data arrival time                                                         10.534

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.558


#Path 44
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1842.in[0] (.names)                                         0.483     8.647
new_n1842.out[0] (.names)                                        0.261     8.908
new_n1849.in[5] (.names)                                         0.100     9.008
new_n1849.out[0] (.names)                                        0.261     9.269
new_n1857.in[0] (.names)                                         0.100     9.369
new_n1857.out[0] (.names)                                        0.261     9.630
new_n1856.in[0] (.names)                                         0.100     9.730
new_n1856.out[0] (.names)                                        0.235     9.965
n1488.in[1] (.names)                                             0.100    10.065
n1488.out[0] (.names)                                            0.261    10.326
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.326
data arrival time                                                         10.326

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.326
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.349


#Path 45
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1835.in[0] (.names)                                         0.100     8.263
new_n1835.out[0] (.names)                                        0.235     8.498
new_n1834.in[1] (.names)                                         0.337     8.835
new_n1834.out[0] (.names)                                        0.261     9.096
n1453.in[2] (.names)                                             0.479     9.575
n1453.out[0] (.names)                                            0.235     9.810
$sdffe~4^Q~18.D[0] (.latch)                                      0.000     9.810
data arrival time                                                          9.810

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.834


#Path 46
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1835.in[0] (.names)                                         0.100     8.263
new_n1835.out[0] (.names)                                        0.235     8.498
new_n1838.in[0] (.names)                                         0.337     8.835
new_n1838.out[0] (.names)                                        0.235     9.070
new_n1837.in[1] (.names)                                         0.100     9.170
new_n1837.out[0] (.names)                                        0.261     9.431
n1458.in[2] (.names)                                             0.100     9.531
n1458.out[0] (.names)                                            0.235     9.766
$sdffe~4^Q~19.D[0] (.latch)                                      0.000     9.766
data arrival time                                                          9.766

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.789


#Path 47
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1829.in[0] (.names)                                         0.338     8.166
new_n1829.out[0] (.names)                                        0.235     8.401
new_n1828.in[1] (.names)                                         0.100     8.501
new_n1828.out[0] (.names)                                        0.261     8.762
n1443.in[2] (.names)                                             0.337     9.099
n1443.out[0] (.names)                                            0.235     9.334
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.334
data arrival time                                                          9.334

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.357


#Path 48
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1823.in[2] (.names)                                         0.337     7.804
new_n1823.out[0] (.names)                                        0.235     8.039
new_n1822.in[1] (.names)                                         0.337     8.376
new_n1822.out[0] (.names)                                        0.261     8.637
n1433.in[2] (.names)                                             0.330     8.967
n1433.out[0] (.names)                                            0.235     9.202
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     9.202
data arrival time                                                          9.202

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.226


#Path 49
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1832.in[0] (.names)                                         0.100     7.928
new_n1832.out[0] (.names)                                        0.235     8.163
new_n1831.in[0] (.names)                                         0.100     8.263
new_n1831.out[0] (.names)                                        0.235     8.498
n1448.in[1] (.names)                                             0.100     8.598
n1448.out[0] (.names)                                            0.261     8.859
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     8.859
data arrival time                                                          8.859

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.883


#Path 50
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1817.in[0] (.names)                                         0.337     7.804
new_n1817.out[0] (.names)                                        0.235     8.039
n1428.in[1] (.names)                                             0.331     8.370
n1428.out[0] (.names)                                            0.261     8.631
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     8.631
data arrival time                                                          8.631

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.631
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.655


#Path 51
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1818.in[0] (.names)                                         0.337     7.206
new_n1818.out[0] (.names)                                        0.261     7.467
new_n1826.in[2] (.names)                                         0.100     7.567
new_n1826.out[0] (.names)                                        0.261     7.828
new_n1825.in[0] (.names)                                         0.100     7.928
new_n1825.out[0] (.names)                                        0.235     8.163
n1438.in[1] (.names)                                             0.100     8.263
n1438.out[0] (.names)                                            0.261     8.524
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     8.524
data arrival time                                                          8.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.548


#Path 52
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1815.in[0] (.names)                                         0.100     6.969
new_n1815.out[0] (.names)                                        0.235     7.204
new_n1814.in[1] (.names)                                         0.100     7.304
new_n1814.out[0] (.names)                                        0.261     7.565
n1423.in[2] (.names)                                             0.100     7.665
n1423.out[0] (.names)                                            0.235     7.900
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     7.900
data arrival time                                                          7.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.924


#Path 53
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1812.in[0] (.names)                                         0.100     6.969
new_n1812.out[0] (.names)                                        0.235     7.204
n1418.in[1] (.names)                                             0.338     7.542
n1418.out[0] (.names)                                            0.261     7.803
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     7.803
data arrival time                                                          7.803

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.827


#Path 54
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1810.in[0] (.names)                                         0.336     6.634
new_n1810.out[0] (.names)                                        0.235     6.869
new_n1809.in[1] (.names)                                         0.100     6.969
new_n1809.out[0] (.names)                                        0.261     7.230
n1413.in[2] (.names)                                             0.337     7.567
n1413.out[0] (.names)                                            0.235     7.802
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     7.802
data arrival time                                                          7.802

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.802
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.826


#Path 55
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1537.in[0] (.names)                                                                                                              0.100     5.857
new_n1537.out[0] (.names)                                                                                                             0.261     6.118
new_n1545.in[2] (.names)                                                                                                              0.336     6.453
new_n1545.out[0] (.names)                                                                                                             0.261     6.714
new_n1547_1.in[0] (.names)                                                                                                            0.100     6.814
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.075
n932.in[4] (.names)                                                                                                                   0.100     7.175
n932.out[0] (.names)                                                                                                                  0.261     7.436
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.436
data arrival time                                                                                                                               7.436

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.436
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.460


#Path 56
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1537.in[0] (.names)                                                                                                              0.100     5.857
new_n1537.out[0] (.names)                                                                                                             0.261     6.118
new_n1545.in[2] (.names)                                                                                                              0.336     6.453
new_n1545.out[0] (.names)                                                                                                             0.261     6.714
new_n1549.in[0] (.names)                                                                                                              0.100     6.814
new_n1549.out[0] (.names)                                                                                                             0.235     7.049
n937.in[2] (.names)                                                                                                                   0.100     7.149
n937.out[0] (.names)                                                                                                                  0.261     7.410
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                                                               7.410

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.410
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.434


#Path 57
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1537.in[0] (.names)                                                                                                              0.100     5.857
new_n1537.out[0] (.names)                                                                                                             0.261     6.118
new_n1545.in[2] (.names)                                                                                                              0.336     6.453
new_n1545.out[0] (.names)                                                                                                             0.261     6.714
new_n1544_1.in[0] (.names)                                                                                                            0.100     6.814
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.049
n927.in[1] (.names)                                                                                                                   0.100     7.149
n927.out[0] (.names)                                                                                                                  0.261     7.410
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                                                               7.410

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.410
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.434


#Path 58
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
new_n1462.in[5] (.names)                                                                                                             1.598     6.576
new_n1462.out[0] (.names)                                                                                                            0.261     6.837
n797.in[2] (.names)                                                                                                                  0.337     7.174
n797.out[0] (.names)                                                                                                                 0.235     7.409
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.409
data arrival time                                                                                                                              7.409

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.409
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.433


#Path 59
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
new_n1469_1.in[5] (.names)                                                                                                           1.598     6.576
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.837
n807.in[2] (.names)                                                                                                                  0.337     7.174
n807.out[0] (.names)                                                                                                                 0.235     7.409
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.409
data arrival time                                                                                                                              7.409

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.409
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.433


#Path 60
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1537.in[0] (.names)                                                                                                              0.100     5.857
new_n1537.out[0] (.names)                                                                                                             0.261     6.118
new_n1542.in[2] (.names)                                                                                                              0.336     6.453
new_n1542.out[0] (.names)                                                                                                             0.235     6.688
new_n1541.in[1] (.names)                                                                                                              0.100     6.788
new_n1541.out[0] (.names)                                                                                                             0.261     7.049
n922.in[2] (.names)                                                                                                                   0.100     7.149
n922.out[0] (.names)                                                                                                                  0.235     7.384
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.384
data arrival time                                                                                                                               7.384

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.408


#Path 61
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1807.in[0] (.names)                                         0.100     6.063
new_n1807.out[0] (.names)                                        0.235     6.298
new_n1806.in[1] (.names)                                         0.336     6.634
new_n1806.out[0] (.names)                                        0.261     6.895
n1408.in[2] (.names)                                             0.100     6.995
n1408.out[0] (.names)                                            0.235     7.230
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.230
data arrival time                                                          7.230

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.254


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1507.in[5] (.names)                                                                                                              1.199     6.177
new_n1507.out[0] (.names)                                                                                                             0.261     6.438
n872.in[2] (.names)                                                                                                                   0.486     6.924
n872.out[0] (.names)                                                                                                                  0.235     7.159
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.159
data arrival time                                                                                                                               7.159

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.159
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.182


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1487.in[5] (.names)                                                                                                              1.339     6.317
new_n1487.out[0] (.names)                                                                                                             0.261     6.578
n842.in[2] (.names)                                                                                                                   0.337     6.915
n842.out[0] (.names)                                                                                                                  0.235     7.150
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.150
data arrival time                                                                                                                               7.150

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.150
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.173


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1495.in[5] (.names)                                                                                                              1.339     6.317
new_n1495.out[0] (.names)                                                                                                             0.261     6.578
n852.in[2] (.names)                                                                                                                   0.335     6.913
n852.out[0] (.names)                                                                                                                  0.235     7.148
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.148
data arrival time                                                                                                                               7.148

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.148
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.171


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1501.in[5] (.names)                                                                                                              1.339     6.317
new_n1501.out[0] (.names)                                                                                                             0.261     6.578
n862.in[2] (.names)                                                                                                                   0.332     6.910
n862.out[0] (.names)                                                                                                                  0.235     7.145
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.145
data arrival time                                                                                                                               7.145

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.145
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.169


#Path 66
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1796.in[1] (.names)                                         0.620     6.249
new_n1796.out[0] (.names)                                        0.261     6.510
n1388.in[2] (.names)                                             0.339     6.849
n1388.out[0] (.names)                                            0.235     7.084
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     7.084
data arrival time                                                          7.084

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.107


#Path 67
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1537.in[0] (.names)                                                                                                              0.100     5.857
new_n1537.out[0] (.names)                                                                                                             0.261     6.118
new_n1536_1.in[0] (.names)                                                                                                            0.336     6.453
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.688
n917.in[1] (.names)                                                                                                                   0.100     6.788
n917.out[0] (.names)                                                                                                                  0.261     7.049
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.049
data arrival time                                                                                                                               7.049

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.049
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.073


#Path 68
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1534.in[0] (.names)                                                                                                              0.338     6.095
new_n1534.out[0] (.names)                                                                                                             0.235     6.330
new_n1533.in[1] (.names)                                                                                                              0.100     6.430
new_n1533.out[0] (.names)                                                                                                             0.261     6.691
n912.in[2] (.names)                                                                                                                   0.100     6.791
n912.out[0] (.names)                                                                                                                  0.235     7.026
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.026
data arrival time                                                                                                                               7.026

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.026
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.049


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1525.in[5] (.names)                                                                                                              1.199     6.177
new_n1525.out[0] (.names)                                                                                                             0.261     6.438
n897.in[2] (.names)                                                                                                                   0.337     6.775
n897.out[0] (.names)                                                                                                                  0.235     7.010
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.010
data arrival time                                                                                                                               7.010

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.010
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.033


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1519_1.in[5] (.names)                                                                                                            1.199     6.177
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.438
n887.in[2] (.names)                                                                                                                   0.332     6.770
n887.out[0] (.names)                                                                                                                  0.235     7.005
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.005
data arrival time                                                                                                                               7.005

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.005
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.029


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1513_1.in[5] (.names)                                                                                                            1.199     6.177
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.438
n882.in[2] (.names)                                                                                                                   0.331     6.769
n882.out[0] (.names)                                                                                                                  0.235     7.004
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.004
data arrival time                                                                                                                               7.004

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.004
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.028


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
new_n1479_1.in[5] (.names)                                                                                                           1.339     6.317
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.578
n827.in[2] (.names)                                                                                                                  0.100     6.678
n827.out[0] (.names)                                                                                                                 0.235     6.913
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.913
data arrival time                                                                                                                              6.913

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.913
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
new_n1474_1.in[5] (.names)                                                                                                           1.339     6.317
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.578
n817.in[2] (.names)                                                                                                                  0.100     6.678
n817.out[0] (.names)                                                                                                                 0.235     6.913
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.913
data arrival time                                                                                                                              6.913

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.913
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.937


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1482.in[5] (.names)                                                                                                              1.339     6.317
new_n1482.out[0] (.names)                                                                                                             0.261     6.578
n832.in[2] (.names)                                                                                                                   0.100     6.678
n832.out[0] (.names)                                                                                                                  0.235     6.913
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     6.913
data arrival time                                                                                                                               6.913

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.913
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.937


#Path 75
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1801.in[1] (.names)                                         0.337     6.300
new_n1801.out[0] (.names)                                        0.261     6.561
n1398.in[2] (.names)                                             0.100     6.661
n1398.out[0] (.names)                                            0.235     6.896
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     6.896
data arrival time                                                          6.896

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.896
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.920


#Path 76
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1802.in[0] (.names)                                         0.100     5.728
new_n1802.out[0] (.names)                                        0.235     5.963
new_n1804.in[0] (.names)                                         0.100     6.063
new_n1804.out[0] (.names)                                        0.235     6.298
n1403.in[1] (.names)                                             0.331     6.630
n1403.out[0] (.names)                                            0.261     6.891
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     6.891
data arrival time                                                          6.891

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.891
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.914


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
new_n1510.in[5] (.names)                                                                                                              1.199     6.177
new_n1510.out[0] (.names)                                                                                                             0.261     6.438
n877.in[2] (.names)                                                                                                                   0.100     6.538
n877.out[0] (.names)                                                                                                                  0.235     6.773
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.773
data arrival time                                                                                                                               6.773

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.773
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.797


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
new_n1791.in[5] (.names)                                                                                                             0.769     5.747
new_n1791.out[0] (.names)                                                                                                            0.261     6.008
n1378.in[2] (.names)                                                                                                                 0.328     6.336
n1378.out[0] (.names)                                                                                                                0.235     6.571
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     6.571
data arrival time                                                                                                                              6.571

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.571
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.595


#Path 79
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1528_1.in[0] (.names)                                                                                                            0.100     5.857
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.092
n902.in[1] (.names)                                                                                                                   0.100     6.192
n902.out[0] (.names)                                                                                                                  0.261     6.453
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.453
data arrival time                                                                                                                               6.453

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.453
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.476


#Path 80
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.900     0.900
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.161
new_n1470.in[0] (.names)                                                                                                              0.100     1.261
new_n1470.out[0] (.names)                                                                                                             0.235     1.496
new_n1475.in[0] (.names)                                                                                                              0.100     1.596
new_n1475.out[0] (.names)                                                                                                             0.235     1.831
new_n1480.in[0] (.names)                                                                                                              0.100     1.931
new_n1480.out[0] (.names)                                                                                                             0.235     2.166
new_n1483_1.in[0] (.names)                                                                                                            0.480     2.646
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.881
new_n1491.in[0] (.names)                                                                                                              0.335     3.216
new_n1491.out[0] (.names)                                                                                                             0.261     3.477
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.577
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.838
new_n1505.in[0] (.names)                                                                                                              0.100     3.938
new_n1505.out[0] (.names)                                                                                                             0.235     4.173
new_n1515.in[0] (.names)                                                                                                              0.627     4.800
new_n1515.out[0] (.names)                                                                                                             0.261     5.061
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.161
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.422
new_n1529.in[0] (.names)                                                                                                              0.100     5.522
new_n1529.out[0] (.names)                                                                                                             0.235     5.757
new_n1531_1.in[0] (.names)                                                                                                            0.100     5.857
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.092
n907.in[1] (.names)                                                                                                                   0.100     6.192
n907.out[0] (.names)                                                                                                                  0.261     6.453
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.453
data arrival time                                                                                                                               6.453

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.453
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.476


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[1] (.names)                                                                                                              0.781     0.948
new_n1436.out[0] (.names)                                                                                                             0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.879
new_n1432.in[2] (.names)                                                                                                              0.100     1.979
new_n1432.out[0] (.names)                                                                                                             0.235     2.214
new_n1431.in[2] (.names)                                                                                                              0.100     2.314
new_n1431.out[0] (.names)                                                                                                             0.261     2.575
new_n1430.in[0] (.names)                                                                                                              0.337     2.911
new_n1430.out[0] (.names)                                                                                                             0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.894
new_n1427.in[1] (.names)                                                                                                              0.100     3.994
new_n1427.out[0] (.names)                                                                                                             0.261     4.255
n1070.in[0] (.names)                                                                                                                  0.488     4.743
n1070.out[0] (.names)                                                                                                                 0.235     4.978
n892.in[5] (.names)                                                                                                                   1.199     6.177
n892.out[0] (.names)                                                                                                                  0.261     6.438
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.438
data arrival time                                                                                                                               6.438

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.438
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.462


#Path 82
Startpoint: $sdffe~3^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~26.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[26] (multiply)                                      0.957     1.123
$mul~14[0].out[0] (multiply)                                     1.523     2.646
new_n1792.in[5] (.names)                                         2.386     5.032
new_n1792.out[0] (.names)                                        0.261     5.293
new_n1797.in[0] (.names)                                         0.100     5.393
new_n1797.out[0] (.names)                                        0.235     5.628
new_n1799.in[0] (.names)                                         0.100     5.728
new_n1799.out[0] (.names)                                        0.235     5.963
n1393.in[1] (.names)                                             0.100     6.063
n1393.out[0] (.names)                                            0.261     6.324
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.324
data arrival time                                                          6.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.348


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
n1070.in[0] (.names)                                                                                                                 0.488     4.743
n1070.out[0] (.names)                                                                                                                0.235     4.978
$sdff~2^Q~0.D[0] (.latch)                                                                                                            1.283     6.261
data arrival time                                                                                                                              6.261

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.261
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.285


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1235.in[2] (.names)                                                                                                                 1.049     5.879
n1235.out[0] (.names)                                                                                                                0.235     6.114
Uoutport~0.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1239.in[2] (.names)                                                                                                                 1.049     5.879
n1239.out[0] (.names)                                                                                                                0.235     6.114
Uoutport~1.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1243.in[2] (.names)                                                                                                                 1.049     5.879
n1243.out[0] (.names)                                                                                                                0.235     6.114
Uoutport~2.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1247.in[2] (.names)                                                                                                                 1.049     5.879
n1247.out[0] (.names)                                                                                                                0.235     6.114
Uoutport~3.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1263.in[2] (.names)                                                                                                                 1.049     5.879
n1263.out[0] (.names)                                                                                                                0.235     6.114
Uoutport~7.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n974.in[2] (.names)                                                                                                                  1.049     5.879
n974.out[0] (.names)                                                                                                                 0.235     6.114
Xoutport~8.D[0] (.latch)                                                                                                             0.000     6.114
data arrival time                                                                                                                              6.114

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.114
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.138


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1018.in[2] (.names)                                                                                                                 1.048     5.878
n1018.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~19.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~19.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n970.in[2] (.names)                                                                                                                  1.048     5.878
n970.out[0] (.names)                                                                                                                 0.235     6.113
Xoutport~7.D[0] (.latch)                                                                                                             0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1010.in[2] (.names)                                                                                                                 1.048     5.878
n1010.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~17.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~17.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1014.in[2] (.names)                                                                                                                 1.048     5.878
n1014.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~18.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~18.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1030.in[2] (.names)                                                                                                                 1.048     5.878
n1030.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~22.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~22.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1034.in[2] (.names)                                                                                                                 1.048     5.878
n1034.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~23.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~23.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1038.in[2] (.names)                                                                                                                 1.048     5.878
n1038.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~24.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~24.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1042.in[2] (.names)                                                                                                                 1.048     5.878
n1042.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~25.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~25.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1046.in[2] (.names)                                                                                                                 1.048     5.878
n1046.out[0] (.names)                                                                                                                0.235     6.113
Xoutport~26.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~26.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1635.in[2] (.names)                                                                                                                 1.048     5.878
n1635.out[0] (.names)                                                                                                                0.235     6.113
Youtport~28.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~28.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[1] (.names)                                                                                                             0.781     0.948
new_n1436.out[0] (.names)                                                                                                            0.235     1.183
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.283
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.544
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.644
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.879
new_n1432.in[2] (.names)                                                                                                             0.100     1.979
new_n1432.out[0] (.names)                                                                                                            0.235     2.214
new_n1431.in[2] (.names)                                                                                                             0.100     2.314
new_n1431.out[0] (.names)                                                                                                            0.261     2.575
new_n1430.in[0] (.names)                                                                                                             0.337     2.911
new_n1430.out[0] (.names)                                                                                                            0.261     3.172
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.272
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.533
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.633
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.894
new_n1427.in[1] (.names)                                                                                                             0.100     3.994
new_n1427.out[0] (.names)                                                                                                            0.261     4.255
new_n1465.in[1] (.names)                                                                                                             0.340     4.596
new_n1465.out[0] (.names)                                                                                                            0.235     4.831
n1639.in[2] (.names)                                                                                                                 1.048     5.878
n1639.out[0] (.names)                                                                                                                0.235     6.113
Youtport~29.D[0] (.latch)                                                                                                            0.000     6.113
data arrival time                                                                                                                              6.113

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~29.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.113
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.137


#End of timing report
