{
  "Top": "sigmoid_top",
  "RtlTop": "sigmoid_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "sigmoid_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k325t",
    "Package": "-ffg676",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_ufixed<16, 4, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "in_r",
          "name": "in_r",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "ap_ufixed<8, 1, AP_TRN, AP_WRAP, 0>",
    "srcSize": "8",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -vivado_phys_opt=all"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sigmoid_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "10"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sigmoid_top",
    "Version": "1.0",
    "DisplayName": "Sigmoid_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sigmoid_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Sigmoid.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/sigmoid_top_mul_17s_32ns_43_1_1.vhd",
      "impl\/vhdl\/sigmoid_top_mul_mul_8ns_12ns_20_4_1.vhd",
      "impl\/vhdl\/sigmoid_top_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/sigmoid_top_mul_mul_16ns_13ns_29_4_1.vhd",
      "impl\/vhdl\/sigmoid_top_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/sigmoid_top_ROM_EXP_V.vhd",
      "impl\/vhdl\/sigmoid_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/sigmoid_top_mul_17s_32ns_43_1_1.v",
      "impl\/verilog\/sigmoid_top_mul_mul_8ns_12ns_20_4_1.v",
      "impl\/verilog\/sigmoid_top_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/sigmoid_top_mul_mul_16ns_13ns_29_4_1.v",
      "impl\/verilog\/sigmoid_top_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/sigmoid_top_ROM_EXP_V.dat",
      "impl\/verilog\/sigmoid_top_ROM_EXP_V.v",
      "impl\/verilog\/sigmoid_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sigmoid_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "in_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"in_r": "DATA"},
      "ports": ["in_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "8"
    },
    "in_r": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sigmoid_top"},
    "Info": {"sigmoid_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sigmoid_top": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "6",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "~0",
          "FF": "556",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "1527",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-06 17:06:41 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
