VCD info: dumpfile SoC.vcd opened for output.

000c: read 1st byte 31
000d: read 2nd byte 20
  31 20
    srp 20
    reg[fd] = 20

000e: read 1st byte 0c
000f: read 2nd byte 00
  0c 00
    ld r0, #00
    reg[20] = 00

0010: read 1st byte 1c
0011: read 2nd byte 02
  1c 02
    ld r1, #02
    reg[21] = 02

0012: read 1st byte 2c
0013: read 2nd byte 24
  2c 24
    ld r2, #24
    reg[22] = 24

0014: read 1st byte c3
0015: read 2nd byte 20
  c3 20
    ldci Ir2, Irr0
    20 = mem[0002]
    08 = mem[0002]
    reg[24] = 08
    reg[22] = 25
    reg[21] = 03
    reg[20] = 00

0016: read 1st byte c3
0017: read 2nd byte 20
  c3 20
    ldci Ir2, Irr0
    20 = mem[0003]
    03 = mem[0003]
    reg[25] = 03
    reg[22] = 26
    reg[21] = 04
    reg[20] = 00

0018: read 1st byte 0c
0019: read 2nd byte ff
  0c ff
    ld r0, #ff
    reg[20] = ff

001a: read 1st byte 1c
001b: read 2nd byte fe
  1c fe
    ld r1, #fe
    reg[21] = fe

001c: read 1st byte 2c
001d: read 2nd byte 24
  2c 24
    ld r2, #24
    reg[22] = 24

001e: read 1st byte d3
001f: read 2nd byte 20
  d3 20
    ldci Irr0, Ir2
    mem[fffe] = 08
    reg[22] = 25
    reg[21] = ff
    reg[20] = ff

0020: read 1st byte d3
0021: read 2nd byte 20
  d3 20
    ldci Irr0, Ir2
    mem[ffff] = 03
    reg[22] = 26
    reg[21] = 00
    reg[20] = 00

0022: read 1st byte 8d
0023: read 2nd byte 00
0024: read 3rd byte 0c
  8d 00 0c
    jp    , 000c

000c: read 1st byte 31
000d: read 2nd byte 20
testSoC: SUCCESS
