<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_native_a10_151/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/twentynm_pcs.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/twentynm_pma.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/twentynm_pcs.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/twentynm_pma.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="gx_std_x2_altera_xcvr_native_a10_151"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_151/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_native_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_native_prbs_accum.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_native_odi_accel.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_native_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/plain_files.txt"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/mentor_files.txt"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/cadence_files.txt"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/synopsys_files.txt"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/aldec_files.txt"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/docs/gx_std_x2_altera_xcvr_native_a10_151_im6thwi_parameters.csv"
   type="OTHER"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/gx_std_x2_altera_xcvr_native_a10_151_im6thwi.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file
   path="altera_xcvr_native_a10_151/sim/alt_xcvr_native_rcfg_opt_logic_im6thwi.sv"
   type="SYSTEM_VERILOG"
   library="gx_std_x2_altera_xcvr_native_a10_151" />
 <file path="sim/gx_std_x2.vhd" type="VHDL" hasInlineConfiguration="true" />
 <topLevel name="gx_std_x2" />
 <deviceFamily name="arria10" />
</simPackage>
