// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ecartType (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mat_AWVALID,
        m_axi_mat_AWREADY,
        m_axi_mat_AWADDR,
        m_axi_mat_AWID,
        m_axi_mat_AWLEN,
        m_axi_mat_AWSIZE,
        m_axi_mat_AWBURST,
        m_axi_mat_AWLOCK,
        m_axi_mat_AWCACHE,
        m_axi_mat_AWPROT,
        m_axi_mat_AWQOS,
        m_axi_mat_AWREGION,
        m_axi_mat_AWUSER,
        m_axi_mat_WVALID,
        m_axi_mat_WREADY,
        m_axi_mat_WDATA,
        m_axi_mat_WSTRB,
        m_axi_mat_WLAST,
        m_axi_mat_WID,
        m_axi_mat_WUSER,
        m_axi_mat_ARVALID,
        m_axi_mat_ARREADY,
        m_axi_mat_ARADDR,
        m_axi_mat_ARID,
        m_axi_mat_ARLEN,
        m_axi_mat_ARSIZE,
        m_axi_mat_ARBURST,
        m_axi_mat_ARLOCK,
        m_axi_mat_ARCACHE,
        m_axi_mat_ARPROT,
        m_axi_mat_ARQOS,
        m_axi_mat_ARREGION,
        m_axi_mat_ARUSER,
        m_axi_mat_RVALID,
        m_axi_mat_RREADY,
        m_axi_mat_RDATA,
        m_axi_mat_RLAST,
        m_axi_mat_RID,
        m_axi_mat_RUSER,
        m_axi_mat_RRESP,
        m_axi_mat_BVALID,
        m_axi_mat_BREADY,
        m_axi_mat_BRESP,
        m_axi_mat_BID,
        m_axi_mat_BUSER,
        ap_ce,
        mat_offset,
        col,
        moy,
        ap_return,
        mat_blk_n_AR,
        mat_blk_n_R
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mat_AWVALID;
input   m_axi_mat_AWREADY;
output  [31:0] m_axi_mat_AWADDR;
output  [0:0] m_axi_mat_AWID;
output  [31:0] m_axi_mat_AWLEN;
output  [2:0] m_axi_mat_AWSIZE;
output  [1:0] m_axi_mat_AWBURST;
output  [1:0] m_axi_mat_AWLOCK;
output  [3:0] m_axi_mat_AWCACHE;
output  [2:0] m_axi_mat_AWPROT;
output  [3:0] m_axi_mat_AWQOS;
output  [3:0] m_axi_mat_AWREGION;
output  [0:0] m_axi_mat_AWUSER;
output   m_axi_mat_WVALID;
input   m_axi_mat_WREADY;
output  [31:0] m_axi_mat_WDATA;
output  [3:0] m_axi_mat_WSTRB;
output   m_axi_mat_WLAST;
output  [0:0] m_axi_mat_WID;
output  [0:0] m_axi_mat_WUSER;
output   m_axi_mat_ARVALID;
input   m_axi_mat_ARREADY;
output  [31:0] m_axi_mat_ARADDR;
output  [0:0] m_axi_mat_ARID;
output  [31:0] m_axi_mat_ARLEN;
output  [2:0] m_axi_mat_ARSIZE;
output  [1:0] m_axi_mat_ARBURST;
output  [1:0] m_axi_mat_ARLOCK;
output  [3:0] m_axi_mat_ARCACHE;
output  [2:0] m_axi_mat_ARPROT;
output  [3:0] m_axi_mat_ARQOS;
output  [3:0] m_axi_mat_ARREGION;
output  [0:0] m_axi_mat_ARUSER;
input   m_axi_mat_RVALID;
output   m_axi_mat_RREADY;
input  [31:0] m_axi_mat_RDATA;
input   m_axi_mat_RLAST;
input  [0:0] m_axi_mat_RID;
input  [0:0] m_axi_mat_RUSER;
input  [1:0] m_axi_mat_RRESP;
input   m_axi_mat_BVALID;
output   m_axi_mat_BREADY;
input  [1:0] m_axi_mat_BRESP;
input  [0:0] m_axi_mat_BID;
input  [0:0] m_axi_mat_BUSER;
input   ap_ce;
input  [29:0] mat_offset;
input  [0:0] col;
input  [31:0] moy;
output  [31:0] ap_return;
output   mat_blk_n_AR;
output   mat_blk_n_R;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_mat_ARVALID;
reg[31:0] m_axi_mat_ARADDR;
reg m_axi_mat_RREADY;
reg mat_blk_n_AR;
reg mat_blk_n_R;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage19;
reg    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state40_pp0_stage19_iter1;
wire    ap_block_state60_pp0_stage19_iter2;
wire    ap_block_state80_pp0_stage19_iter3;
wire    ap_block_state100_pp0_stage19_iter4;
wire    ap_block_state120_pp0_stage19_iter5;
wire    ap_block_state140_pp0_stage19_iter6;
reg    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire   [31:0] grp_fu_344_p2;
reg   [31:0] reg_368;
reg    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state34_pp0_stage13_iter1;
wire    ap_block_state54_pp0_stage13_iter2;
wire    ap_block_state74_pp0_stage13_iter3;
wire    ap_block_state94_pp0_stage13_iter4;
wire    ap_block_state114_pp0_stage13_iter5;
wire    ap_block_state134_pp0_stage13_iter6;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state38_pp0_stage17_iter1;
wire    ap_block_state58_pp0_stage17_iter2;
wire    ap_block_state78_pp0_stage17_iter3;
wire    ap_block_state98_pp0_stage17_iter4;
wire    ap_block_state118_pp0_stage17_iter5;
wire    ap_block_state138_pp0_stage17_iter6;
reg    ap_block_pp0_stage17_11001;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_state42_pp0_stage1_iter2;
wire    ap_block_state62_pp0_stage1_iter3;
wire    ap_block_state82_pp0_stage1_iter4;
wire    ap_block_state102_pp0_stage1_iter5;
wire    ap_block_state122_pp0_stage1_iter6;
wire    ap_block_state142_pp0_stage1_iter7;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_state46_pp0_stage5_iter2;
wire    ap_block_state66_pp0_stage5_iter3;
wire    ap_block_state86_pp0_stage5_iter4;
wire    ap_block_state106_pp0_stage5_iter5;
wire    ap_block_state126_pp0_stage5_iter6;
wire    ap_block_state146_pp0_stage5_iter7;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] reg_374;
reg    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state35_pp0_stage14_iter1;
wire    ap_block_state55_pp0_stage14_iter2;
wire    ap_block_state75_pp0_stage14_iter3;
wire    ap_block_state95_pp0_stage14_iter4;
wire    ap_block_state115_pp0_stage14_iter5;
wire    ap_block_state135_pp0_stage14_iter6;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state39_pp0_stage18_iter1;
wire    ap_block_state59_pp0_stage18_iter2;
wire    ap_block_state79_pp0_stage18_iter3;
wire    ap_block_state99_pp0_stage18_iter4;
wire    ap_block_state119_pp0_stage18_iter5;
wire    ap_block_state139_pp0_stage18_iter6;
reg    ap_block_pp0_stage18_11001;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_state43_pp0_stage2_iter2;
wire    ap_block_state63_pp0_stage2_iter3;
wire    ap_block_state83_pp0_stage2_iter4;
wire    ap_block_state103_pp0_stage2_iter5;
wire    ap_block_state123_pp0_stage2_iter6;
wire    ap_block_state143_pp0_stage2_iter7;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_state48_pp0_stage7_iter2;
wire    ap_block_state68_pp0_stage7_iter3;
wire    ap_block_state88_pp0_stage7_iter4;
wire    ap_block_state108_pp0_stage7_iter5;
wire    ap_block_state128_pp0_stage7_iter6;
wire    ap_block_state148_pp0_stage7_iter7;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_381;
reg    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state36_pp0_stage15_iter1;
wire    ap_block_state56_pp0_stage15_iter2;
wire    ap_block_state76_pp0_stage15_iter3;
wire    ap_block_state96_pp0_stage15_iter4;
wire    ap_block_state116_pp0_stage15_iter5;
wire    ap_block_state136_pp0_stage15_iter6;
reg    ap_block_pp0_stage15_11001;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_state44_pp0_stage3_iter2;
wire    ap_block_state64_pp0_stage3_iter3;
wire    ap_block_state84_pp0_stage3_iter4;
wire    ap_block_state104_pp0_stage3_iter5;
wire    ap_block_state124_pp0_stage3_iter6;
wire    ap_block_state144_pp0_stage3_iter7;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_state49_pp0_stage8_iter2;
wire    ap_block_state69_pp0_stage8_iter3;
wire    ap_block_state89_pp0_stage8_iter4;
wire    ap_block_state109_pp0_stage8_iter5;
wire    ap_block_state129_pp0_stage8_iter6;
wire    ap_block_state149_pp0_stage8_iter7;
reg    ap_block_pp0_stage8_11001;
reg   [31:0] reg_387;
reg    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state37_pp0_stage16_iter1;
wire    ap_block_state57_pp0_stage16_iter2;
wire    ap_block_state77_pp0_stage16_iter3;
wire    ap_block_state97_pp0_stage16_iter4;
wire    ap_block_state117_pp0_stage16_iter5;
wire    ap_block_state137_pp0_stage16_iter6;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_state41_pp0_stage0_iter2;
wire    ap_block_state61_pp0_stage0_iter3;
wire    ap_block_state81_pp0_stage0_iter4;
wire    ap_block_state101_pp0_stage0_iter5;
wire    ap_block_state121_pp0_stage0_iter6;
wire    ap_block_state141_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_state45_pp0_stage4_iter2;
wire    ap_block_state65_pp0_stage4_iter3;
wire    ap_block_state85_pp0_stage4_iter4;
wire    ap_block_state105_pp0_stage4_iter5;
wire    ap_block_state125_pp0_stage4_iter6;
wire    ap_block_state145_pp0_stage4_iter7;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_state50_pp0_stage9_iter2;
wire    ap_block_state70_pp0_stage9_iter3;
wire    ap_block_state90_pp0_stage9_iter4;
wire    ap_block_state110_pp0_stage9_iter5;
wire    ap_block_state130_pp0_stage9_iter6;
wire    ap_block_state150_pp0_stage9_iter7;
reg    ap_block_pp0_stage9_11001;
wire   [31:0] grp_fu_350_p2;
reg   [31:0] reg_393;
reg   [31:0] reg_400;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_state47_pp0_stage6_iter2;
wire    ap_block_state67_pp0_stage6_iter3;
wire    ap_block_state87_pp0_stage6_iter4;
wire    ap_block_state107_pp0_stage6_iter5;
wire    ap_block_state127_pp0_stage6_iter6;
wire    ap_block_state147_pp0_stage6_iter7;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state32_pp0_stage11_iter1;
wire    ap_block_state52_pp0_stage11_iter2;
wire    ap_block_state72_pp0_stage11_iter3;
wire    ap_block_state92_pp0_stage11_iter4;
wire    ap_block_state112_pp0_stage11_iter5;
wire    ap_block_state132_pp0_stage11_iter6;
reg    ap_block_pp0_stage11_11001;
reg   [31:0] reg_406;
reg   [31:0] reg_413;
reg    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state33_pp0_stage12_iter1;
wire    ap_block_state53_pp0_stage12_iter2;
wire    ap_block_state73_pp0_stage12_iter3;
wire    ap_block_state93_pp0_stage12_iter4;
wire    ap_block_state113_pp0_stage12_iter5;
wire    ap_block_state133_pp0_stage12_iter6;
reg    ap_block_pp0_stage12_11001;
reg   [31:0] reg_418;
reg   [31:0] reg_423;
reg   [31:0] reg_428;
reg    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state31_pp0_stage10_iter1;
wire    ap_block_state51_pp0_stage10_iter2;
wire    ap_block_state71_pp0_stage10_iter3;
wire    ap_block_state91_pp0_stage10_iter4;
wire    ap_block_state111_pp0_stage10_iter5;
wire    ap_block_state131_pp0_stage10_iter6;
reg    ap_block_pp0_stage10_11001;
reg   [31:0] reg_433;
reg   [0:0] col_read_reg_808;
reg   [29:0] mat_offset_read_reg_831;
wire   [30:0] add_ln71_fu_446_p2;
reg   [30:0] add_ln71_reg_836;
wire   [63:0] zext_ln71_1_fu_452_p1;
reg   [63:0] zext_ln71_1_reg_841;
reg   [31:0] mat_addr_20_reg_869;
reg   [31:0] mat_addr_21_reg_875;
reg   [31:0] mat_addr_22_reg_881;
reg   [31:0] mat_addr_23_reg_887;
reg   [31:0] mat_addr_24_reg_893;
reg   [31:0] mat_addr_25_reg_899;
reg   [31:0] mat_addr_26_reg_905;
reg   [31:0] mat_addr_27_reg_911;
reg   [31:0] mat_addr_read_reg_917;
reg   [31:0] moy_read_reg_922;
reg   [31:0] moy_read_reg_922_pp0_iter1_reg;
reg   [31:0] mat_addr_28_reg_928;
reg   [31:0] mat_addr_20_read_reg_934;
reg   [31:0] mat_addr_29_reg_939;
reg   [31:0] mat_addr_21_read_reg_945;
reg   [31:0] mat_addr_30_reg_950;
reg   [31:0] mat_addr_22_read_reg_956;
reg   [31:0] mat_addr_31_reg_961;
reg   [31:0] mat_addr_23_read_reg_967;
reg   [31:0] mat_addr_32_reg_972;
reg   [31:0] mat_addr_24_read_reg_978;
reg   [31:0] mat_addr_33_reg_983;
reg   [31:0] mat_addr_25_read_reg_989;
reg   [31:0] mat_addr_34_reg_994;
reg   [31:0] mat_addr_26_read_reg_1000;
reg   [31:0] mat_addr_35_reg_1005;
reg   [31:0] mat_addr_27_read_reg_1011;
reg   [31:0] mat_addr_36_reg_1016;
reg   [31:0] mat_addr_37_reg_1022;
reg   [31:0] mat_addr_38_reg_1028;
wire   [31:0] grp_fu_354_p2;
reg   [31:0] tmp_5_reg_1034;
reg   [31:0] mat_addr_28_read_reg_1039;
reg   [31:0] tmp_5_1_reg_1044;
reg   [31:0] mat_addr_29_read_reg_1049;
reg   [31:0] tmp_5_2_reg_1054;
reg   [31:0] mat_addr_30_read_reg_1059;
reg   [31:0] tmp_5_3_reg_1064;
reg   [31:0] mat_addr_31_read_reg_1069;
reg   [31:0] tmp_5_4_reg_1074;
reg   [31:0] mat_addr_32_read_reg_1079;
reg   [31:0] tmp_5_5_reg_1084;
reg   [31:0] tmp_5_5_reg_1084_pp0_iter2_reg;
reg   [31:0] mat_addr_33_read_reg_1089;
reg   [31:0] tmp_5_6_reg_1094;
reg   [31:0] tmp_5_6_reg_1094_pp0_iter2_reg;
reg   [31:0] mat_addr_34_read_reg_1099;
reg   [31:0] tmp_5_7_reg_1104;
reg   [31:0] tmp_5_7_reg_1104_pp0_iter2_reg;
reg   [31:0] mat_addr_35_read_reg_1109;
reg   [31:0] tmp_5_8_reg_1114;
reg   [31:0] tmp_5_8_reg_1114_pp0_iter2_reg;
reg   [31:0] mat_addr_36_read_reg_1119;
reg   [31:0] mat_addr_37_read_reg_1124;
reg   [31:0] tmp_5_9_reg_1129;
reg   [31:0] tmp_5_9_reg_1129_pp0_iter2_reg;
reg   [31:0] mat_addr_38_read_reg_1134;
reg   [31:0] tmp_5_s_reg_1139;
reg   [31:0] tmp_5_s_reg_1139_pp0_iter2_reg;
reg   [31:0] tmp_5_s_reg_1139_pp0_iter3_reg;
reg   [31:0] tmp_5_10_reg_1144;
reg   [31:0] tmp_5_10_reg_1144_pp0_iter2_reg;
reg   [31:0] tmp_5_10_reg_1144_pp0_iter3_reg;
reg   [31:0] tmp_5_11_reg_1149;
reg   [31:0] tmp_5_11_reg_1149_pp0_iter2_reg;
reg   [31:0] tmp_5_11_reg_1149_pp0_iter3_reg;
reg   [31:0] tmp_4_16_reg_1154;
reg   [31:0] tmp_5_12_reg_1160;
reg   [31:0] tmp_5_12_reg_1160_pp0_iter2_reg;
reg   [31:0] tmp_5_12_reg_1160_pp0_iter3_reg;
reg   [31:0] somme_2_reg_1165;
reg   [31:0] tmp_5_13_reg_1170;
reg   [31:0] tmp_5_13_reg_1170_pp0_iter2_reg;
reg   [31:0] tmp_5_13_reg_1170_pp0_iter3_reg;
reg   [31:0] tmp_5_14_reg_1175;
reg   [31:0] tmp_5_14_reg_1175_pp0_iter2_reg;
reg   [31:0] tmp_5_14_reg_1175_pp0_iter3_reg;
reg   [31:0] tmp_5_14_reg_1175_pp0_iter4_reg;
reg   [31:0] tmp_5_15_reg_1180;
reg   [31:0] tmp_5_15_reg_1180_pp0_iter2_reg;
reg   [31:0] tmp_5_15_reg_1180_pp0_iter3_reg;
reg   [31:0] tmp_5_15_reg_1180_pp0_iter4_reg;
reg   [31:0] tmp_5_16_reg_1185;
reg   [31:0] tmp_5_16_reg_1185_pp0_iter2_reg;
reg   [31:0] tmp_5_16_reg_1185_pp0_iter3_reg;
reg   [31:0] tmp_5_16_reg_1185_pp0_iter4_reg;
reg   [31:0] tmp_5_17_reg_1190;
reg   [31:0] tmp_5_17_reg_1190_pp0_iter2_reg;
reg   [31:0] tmp_5_17_reg_1190_pp0_iter3_reg;
reg   [31:0] tmp_5_17_reg_1190_pp0_iter4_reg;
reg   [31:0] tmp_5_18_reg_1195;
reg   [31:0] tmp_5_18_reg_1195_pp0_iter3_reg;
reg   [31:0] tmp_5_18_reg_1195_pp0_iter4_reg;
reg   [31:0] tmp_5_18_reg_1195_pp0_iter5_reg;
reg   [31:0] somme_19_reg_1200;
wire   [31:0] grp_fu_358_p2;
reg   [31:0] tmp_reg_1205;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage9_subdone;
reg   [31:0] ap_port_reg_moy;
wire   [63:0] zext_ln71_3_fu_455_p1;
wire   [63:0] add_ln71_1_fu_472_p2;
wire   [63:0] add_ln71_2_fu_491_p2;
wire   [63:0] add_ln71_3_fu_509_p2;
wire   [63:0] add_ln71_4_fu_527_p2;
wire   [63:0] add_ln71_5_fu_545_p2;
wire   [63:0] add_ln71_6_fu_563_p2;
wire   [63:0] add_ln71_7_fu_581_p2;
wire   [63:0] add_ln71_8_fu_599_p2;
wire   [63:0] add_ln71_9_fu_617_p2;
wire   [63:0] add_ln71_10_fu_635_p2;
wire   [63:0] add_ln71_11_fu_653_p2;
wire   [63:0] add_ln71_12_fu_671_p2;
wire   [63:0] add_ln71_13_fu_689_p2;
wire   [63:0] add_ln71_14_fu_707_p2;
wire   [63:0] add_ln71_15_fu_725_p2;
wire   [63:0] add_ln71_16_fu_743_p2;
wire   [63:0] add_ln71_17_fu_761_p2;
wire   [63:0] add_ln71_18_fu_779_p2;
wire   [63:0] add_ln71_19_fu_797_p2;
reg   [31:0] grp_fu_344_p0;
reg   [31:0] grp_fu_344_p1;
reg   [31:0] grp_fu_350_p0;
reg   [31:0] grp_fu_350_p1;
reg   [31:0] grp_fu_354_p0;
reg   [31:0] grp_fu_354_p1;
wire   [30:0] zext_ln71_2_fu_442_p1;
wire   [30:0] zext_ln71_fu_438_p1;
wire   [63:0] tmp_s_fu_465_p3;
wire   [63:0] tmp_25_fu_484_p3;
wire   [63:0] tmp_26_fu_502_p3;
wire   [63:0] tmp_27_fu_520_p3;
wire   [63:0] tmp_28_fu_538_p3;
wire   [63:0] tmp_29_fu_556_p3;
wire   [63:0] tmp_30_fu_574_p3;
wire   [63:0] tmp_31_fu_592_p3;
wire   [63:0] tmp_32_fu_610_p3;
wire   [63:0] tmp_33_fu_628_p3;
wire   [63:0] tmp_34_fu_646_p3;
wire   [63:0] tmp_35_fu_664_p3;
wire   [63:0] tmp_36_fu_682_p3;
wire   [63:0] tmp_37_fu_700_p3;
wire   [63:0] tmp_38_fu_718_p3;
wire   [63:0] tmp_39_fu_736_p3;
wire   [63:0] tmp_40_fu_754_p3;
wire   [63:0] tmp_41_fu_772_p3;
wire   [63:0] tmp_42_fu_790_p3;
reg   [1:0] grp_fu_344_opcode;
reg    ap_block_pp0_stage18_00001;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage8_00001;
reg    ap_block_pp0_stage9_00001;
reg    ap_block_pp0_stage10_00001;
reg    ap_block_pp0_stage11_00001;
reg    ap_block_pp0_stage12_00001;
reg    ap_block_pp0_stage13_00001;
reg    ap_block_pp0_stage14_00001;
reg    ap_block_pp0_stage15_00001;
reg    ap_block_pp0_stage16_00001;
reg    ap_block_pp0_stage17_00001;
reg    ap_block_pp0_stage19_00001;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage5_00001;
reg    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage7_00001;
reg    grp_fu_344_ce;
reg   [1:0] grp_fu_350_opcode;
reg    grp_fu_350_ce;
reg    grp_fu_354_ce;
reg    grp_fu_358_ce;
wire   [31:0] grp_fu_363_p2;
reg    grp_fu_363_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
reg    ap_condition_1001;
reg    ap_condition_1003;
reg    ap_condition_1006;
reg    ap_condition_1009;
reg    ap_condition_1012;
reg    ap_condition_1015;
reg    ap_condition_1018;
reg    ap_condition_1021;
reg    ap_condition_1024;
reg    ap_condition_1028;
reg    ap_condition_1032;
reg    ap_condition_1036;
reg    ap_condition_412;
reg    ap_condition_469;
reg    ap_condition_523;
reg    ap_condition_566;
reg    ap_condition_424;
reg    ap_condition_481;
reg    ap_condition_145;
reg    ap_condition_582;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

pearson_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_344_p0),
    .din1(grp_fu_344_p1),
    .opcode(grp_fu_344_opcode),
    .ce(grp_fu_344_ce),
    .dout(grp_fu_344_p2)
);

pearson_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_350_p0),
    .din1(grp_fu_350_p1),
    .opcode(grp_fu_350_opcode),
    .ce(grp_fu_350_ce),
    .dout(grp_fu_350_p2)
);

pearson_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_354_p0),
    .din1(grp_fu_354_p1),
    .ce(grp_fu_354_ce),
    .dout(grp_fu_354_p2)
);

pearson_fdiv_32ns_32ns_32_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pearson_fdiv_32ns_32ns_32_16_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(somme_19_reg_1200),
    .din1(32'd1101004800),
    .ce(grp_fu_358_ce),
    .dout(grp_fu_358_p2)
);

pearson_fsqrt_32ns_32ns_32_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pearson_fsqrt_32ns_32ns_32_12_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(tmp_reg_1205),
    .ce(grp_fu_363_ce),
    .dout(grp_fu_363_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        add_ln71_reg_836 <= add_ln71_fu_446_p2;
        col_read_reg_808 <= col;
        mat_addr_31_read_reg_1069 <= m_axi_mat_RDATA;
        mat_offset_read_reg_831 <= mat_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        ap_port_reg_moy <= moy;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce))) begin
        mat_addr_20_read_reg_934 <= m_axi_mat_RDATA;
        mat_addr_28_reg_928 <= add_ln71_9_fu_617_p2;
        moy_read_reg_922 <= ap_port_reg_moy;
        moy_read_reg_922_pp0_iter1_reg <= moy_read_reg_922;
        tmp_5_10_reg_1144_pp0_iter2_reg <= tmp_5_10_reg_1144;
        tmp_5_10_reg_1144_pp0_iter3_reg <= tmp_5_10_reg_1144_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        mat_addr_20_reg_869 <= add_ln71_1_fu_472_p2;
        mat_addr_32_read_reg_1079 <= m_axi_mat_RDATA;
        zext_ln71_1_reg_841[29 : 0] <= zext_ln71_1_fu_452_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce))) begin
        mat_addr_21_read_reg_945 <= m_axi_mat_RDATA;
        mat_addr_29_reg_939 <= add_ln71_10_fu_635_p2;
        tmp_5_11_reg_1149_pp0_iter2_reg <= tmp_5_11_reg_1149;
        tmp_5_11_reg_1149_pp0_iter3_reg <= tmp_5_11_reg_1149_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        mat_addr_21_reg_875 <= add_ln71_2_fu_491_p2;
        mat_addr_33_read_reg_1089 <= m_axi_mat_RDATA;
        tmp_5_5_reg_1084_pp0_iter2_reg <= tmp_5_5_reg_1084;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce))) begin
        mat_addr_22_read_reg_956 <= m_axi_mat_RDATA;
        mat_addr_30_reg_950 <= add_ln71_11_fu_653_p2;
        tmp_5_12_reg_1160_pp0_iter2_reg <= tmp_5_12_reg_1160;
        tmp_5_12_reg_1160_pp0_iter3_reg <= tmp_5_12_reg_1160_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        mat_addr_22_reg_881 <= add_ln71_3_fu_509_p2;
        mat_addr_34_read_reg_1099 <= m_axi_mat_RDATA;
        tmp_5_6_reg_1094_pp0_iter2_reg <= tmp_5_6_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce))) begin
        mat_addr_23_read_reg_967 <= m_axi_mat_RDATA;
        mat_addr_31_reg_961 <= add_ln71_12_fu_671_p2;
        tmp_5_13_reg_1170_pp0_iter2_reg <= tmp_5_13_reg_1170;
        tmp_5_13_reg_1170_pp0_iter3_reg <= tmp_5_13_reg_1170_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        mat_addr_23_reg_887 <= add_ln71_4_fu_527_p2;
        mat_addr_35_read_reg_1109 <= m_axi_mat_RDATA;
        tmp_5_7_reg_1104_pp0_iter2_reg <= tmp_5_7_reg_1104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce))) begin
        mat_addr_24_read_reg_978 <= m_axi_mat_RDATA;
        mat_addr_32_reg_972 <= add_ln71_13_fu_689_p2;
        tmp_5_14_reg_1175_pp0_iter2_reg <= tmp_5_14_reg_1175;
        tmp_5_14_reg_1175_pp0_iter3_reg <= tmp_5_14_reg_1175_pp0_iter2_reg;
        tmp_5_14_reg_1175_pp0_iter4_reg <= tmp_5_14_reg_1175_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        mat_addr_24_reg_893 <= add_ln71_5_fu_545_p2;
        mat_addr_36_read_reg_1119 <= m_axi_mat_RDATA;
        tmp_5_8_reg_1114_pp0_iter2_reg <= tmp_5_8_reg_1114;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce))) begin
        mat_addr_25_read_reg_989 <= m_axi_mat_RDATA;
        mat_addr_33_reg_983 <= add_ln71_14_fu_707_p2;
        tmp_5_15_reg_1180_pp0_iter2_reg <= tmp_5_15_reg_1180;
        tmp_5_15_reg_1180_pp0_iter3_reg <= tmp_5_15_reg_1180_pp0_iter2_reg;
        tmp_5_15_reg_1180_pp0_iter4_reg <= tmp_5_15_reg_1180_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        mat_addr_25_reg_899 <= add_ln71_6_fu_563_p2;
        mat_addr_37_read_reg_1124 <= m_axi_mat_RDATA;
        tmp_5_18_reg_1195_pp0_iter3_reg <= tmp_5_18_reg_1195;
        tmp_5_18_reg_1195_pp0_iter4_reg <= tmp_5_18_reg_1195_pp0_iter3_reg;
        tmp_5_18_reg_1195_pp0_iter5_reg <= tmp_5_18_reg_1195_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce))) begin
        mat_addr_26_read_reg_1000 <= m_axi_mat_RDATA;
        mat_addr_34_reg_994 <= add_ln71_15_fu_725_p2;
        tmp_5_16_reg_1185_pp0_iter2_reg <= tmp_5_16_reg_1185;
        tmp_5_16_reg_1185_pp0_iter3_reg <= tmp_5_16_reg_1185_pp0_iter2_reg;
        tmp_5_16_reg_1185_pp0_iter4_reg <= tmp_5_16_reg_1185_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce))) begin
        mat_addr_26_reg_905 <= add_ln71_7_fu_581_p2;
        mat_addr_38_read_reg_1134 <= m_axi_mat_RDATA;
        tmp_5_9_reg_1129_pp0_iter2_reg <= tmp_5_9_reg_1129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce))) begin
        mat_addr_27_read_reg_1011 <= m_axi_mat_RDATA;
        mat_addr_35_reg_1005 <= add_ln71_16_fu_743_p2;
        tmp_5_17_reg_1190_pp0_iter2_reg <= tmp_5_17_reg_1190;
        tmp_5_17_reg_1190_pp0_iter3_reg <= tmp_5_17_reg_1190_pp0_iter2_reg;
        tmp_5_17_reg_1190_pp0_iter4_reg <= tmp_5_17_reg_1190_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        mat_addr_27_reg_911 <= add_ln71_8_fu_599_p2;
        mat_addr_read_reg_917 <= m_axi_mat_RDATA;
        tmp_5_s_reg_1139_pp0_iter2_reg <= tmp_5_s_reg_1139;
        tmp_5_s_reg_1139_pp0_iter3_reg <= tmp_5_s_reg_1139_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce))) begin
        mat_addr_28_read_reg_1039 <= m_axi_mat_RDATA;
        mat_addr_36_reg_1016 <= add_ln71_17_fu_761_p2;
        mat_addr_37_reg_1022 <= add_ln71_18_fu_779_p2;
        mat_addr_38_reg_1028 <= add_ln71_19_fu_797_p2;
        tmp_reg_1205 <= grp_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce))) begin
        mat_addr_29_read_reg_1049 <= m_axi_mat_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mat_addr_30_read_reg_1059 <= m_axi_mat_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        reg_368 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)))) begin
        reg_374 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)))) begin
        reg_381 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce)))) begin
        reg_387 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce)))) begin
        reg_393 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce)))) begin
        reg_400 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce)))) begin
        reg_406 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)))) begin
        reg_413 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)))) begin
        reg_418 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)))) begin
        reg_423 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce)))) begin
        reg_428 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce)))) begin
        reg_433 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        somme_19_reg_1200 <= grp_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce))) begin
        somme_2_reg_1165 <= grp_fu_344_p2;
        tmp_5_13_reg_1170 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce))) begin
        tmp_4_16_reg_1154 <= grp_fu_344_p2;
        tmp_5_11_reg_1149 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce))) begin
        tmp_5_10_reg_1144 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce))) begin
        tmp_5_12_reg_1160 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce))) begin
        tmp_5_14_reg_1175 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce))) begin
        tmp_5_15_reg_1180 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce))) begin
        tmp_5_16_reg_1185 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce))) begin
        tmp_5_17_reg_1190 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce))) begin
        tmp_5_18_reg_1195 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce))) begin
        tmp_5_1_reg_1044 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        tmp_5_2_reg_1054 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        tmp_5_3_reg_1064 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        tmp_5_4_reg_1074 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        tmp_5_5_reg_1084 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        tmp_5_6_reg_1094 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        tmp_5_7_reg_1104 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        tmp_5_8_reg_1114 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce))) begin
        tmp_5_9_reg_1129 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce))) begin
        tmp_5_reg_1034 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce))) begin
        tmp_5_s_reg_1139 <= grp_fu_354_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
        grp_fu_344_ce = 1'b1;
    end else begin
        grp_fu_344_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_00001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_00001)))) begin
        grp_fu_344_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_00001)))) begin
        grp_fu_344_opcode = 2'd0;
    end else begin
        grp_fu_344_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_344_p0 = mat_addr_37_read_reg_1124;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_344_p0 = mat_addr_36_read_reg_1119;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_344_p0 = mat_addr_34_read_reg_1099;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_344_p0 = mat_addr_33_read_reg_1089;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_344_p0 = reg_374;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_344_p0 = mat_addr_32_read_reg_1079;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_344_p0 = mat_addr_31_read_reg_1069;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_344_p0 = mat_addr_29_read_reg_1049;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_344_p0 = mat_addr_28_read_reg_1039;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_344_p0 = tmp_5_reg_1034;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_344_p0 = mat_addr_27_read_reg_1011;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_344_p0 = mat_addr_26_read_reg_1000;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_344_p0 = mat_addr_25_read_reg_989;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_344_p0 = mat_addr_24_read_reg_978;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_344_p0 = mat_addr_23_read_reg_967;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_344_p0 = mat_addr_22_read_reg_956;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_344_p0 = mat_addr_21_read_reg_945;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_344_p0 = mat_addr_20_read_reg_934;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_344_p0 = mat_addr_read_reg_917;
    end else begin
        grp_fu_344_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_344_p1 = tmp_5_2_reg_1054;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_344_p1 = tmp_5_1_reg_1044;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_344_p1 = 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_344_p1 = moy_read_reg_922;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_344_p1 = ap_port_reg_moy;
    end else begin
        grp_fu_344_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
        grp_fu_350_ce = 1'b1;
    end else begin
        grp_fu_350_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_00001)))) begin
        grp_fu_350_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage19_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_00001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_00001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_00001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_00001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_00001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_00001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_00001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_00001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_00001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_00001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_00001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_00001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_00001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_00001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_00001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_00001)))) begin
        grp_fu_350_opcode = 2'd0;
    end else begin
        grp_fu_350_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_350_p0 = reg_433;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_350_p0 = reg_428;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_350_p0 = reg_423;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_350_p0 = reg_418;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_350_p0 = reg_406;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_350_p0 = reg_413;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_350_p0 = reg_393;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_350_p0 = somme_2_reg_1165;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_350_p0 = mat_addr_38_read_reg_1134;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_350_p0 = mat_addr_35_read_reg_1109;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_350_p0 = mat_addr_30_read_reg_1059;
    end else begin
        grp_fu_350_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_350_p1 = tmp_5_18_reg_1195_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_350_p1 = tmp_5_17_reg_1190_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_350_p1 = tmp_5_16_reg_1185_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_350_p1 = tmp_5_15_reg_1180_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_350_p1 = tmp_5_14_reg_1175_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_350_p1 = tmp_5_13_reg_1170_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_350_p1 = tmp_5_12_reg_1160_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_350_p1 = tmp_5_11_reg_1149_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_350_p1 = tmp_5_10_reg_1144_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_350_p1 = tmp_5_s_reg_1139_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_350_p1 = tmp_5_9_reg_1129_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_350_p1 = tmp_5_8_reg_1114_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_350_p1 = tmp_5_7_reg_1104_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_350_p1 = tmp_5_6_reg_1094_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_350_p1 = tmp_5_5_reg_1084_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_350_p1 = tmp_5_4_reg_1074;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_350_p1 = tmp_5_3_reg_1064;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_350_p1 = moy_read_reg_922_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_350_p1 = moy_read_reg_922;
    end else begin
        grp_fu_350_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
        grp_fu_354_ce = 1'b1;
    end else begin
        grp_fu_354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_354_p0 = reg_406;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_354_p0 = tmp_4_16_reg_1154;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_354_p0 = reg_400;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_354_p0 = reg_393;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_354_p0 = reg_387;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_354_p0 = reg_381;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_354_p0 = reg_374;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_354_p0 = reg_368;
    end else begin
        grp_fu_354_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_354_p1 = reg_406;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_354_p1 = tmp_4_16_reg_1154;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_354_p1 = reg_400;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_354_p1 = reg_393;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_354_p1 = reg_387;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_354_p1 = reg_381;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_354_p1 = reg_374;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_354_p1 = reg_368;
    end else begin
        grp_fu_354_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))))) begin
        grp_fu_358_ce = 1'b1;
    end else begin
        grp_fu_358_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))))) begin
        grp_fu_363_ce = 1'b1;
    end else begin
        grp_fu_363_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_582)) begin
            m_axi_mat_ARADDR = mat_addr_38_reg_1028;
        end else if ((1'b1 == ap_condition_145)) begin
            m_axi_mat_ARADDR = mat_addr_37_reg_1022;
        end else if ((1'b1 == ap_condition_481)) begin
            m_axi_mat_ARADDR = mat_addr_36_reg_1016;
        end else if ((1'b1 == ap_condition_424)) begin
            m_axi_mat_ARADDR = mat_addr_35_reg_1005;
        end else if ((1'b1 == ap_condition_566)) begin
            m_axi_mat_ARADDR = mat_addr_34_reg_994;
        end else if ((1'b1 == ap_condition_523)) begin
            m_axi_mat_ARADDR = mat_addr_33_reg_983;
        end else if ((1'b1 == ap_condition_469)) begin
            m_axi_mat_ARADDR = mat_addr_32_reg_972;
        end else if ((1'b1 == ap_condition_412)) begin
            m_axi_mat_ARADDR = mat_addr_31_reg_961;
        end else if ((1'b1 == ap_condition_1036)) begin
            m_axi_mat_ARADDR = mat_addr_30_reg_950;
        end else if ((1'b1 == ap_condition_1032)) begin
            m_axi_mat_ARADDR = mat_addr_29_reg_939;
        end else if ((1'b1 == ap_condition_1028)) begin
            m_axi_mat_ARADDR = mat_addr_28_reg_928;
        end else if ((1'b1 == ap_condition_1024)) begin
            m_axi_mat_ARADDR = mat_addr_27_reg_911;
        end else if ((1'b1 == ap_condition_1021)) begin
            m_axi_mat_ARADDR = mat_addr_26_reg_905;
        end else if ((1'b1 == ap_condition_1018)) begin
            m_axi_mat_ARADDR = mat_addr_25_reg_899;
        end else if ((1'b1 == ap_condition_1015)) begin
            m_axi_mat_ARADDR = mat_addr_24_reg_893;
        end else if ((1'b1 == ap_condition_1012)) begin
            m_axi_mat_ARADDR = mat_addr_23_reg_887;
        end else if ((1'b1 == ap_condition_1009)) begin
            m_axi_mat_ARADDR = mat_addr_22_reg_881;
        end else if ((1'b1 == ap_condition_1006)) begin
            m_axi_mat_ARADDR = mat_addr_21_reg_875;
        end else if ((1'b1 == ap_condition_1003)) begin
            m_axi_mat_ARADDR = mat_addr_20_reg_869;
        end else if ((1'b1 == ap_condition_1001)) begin
            m_axi_mat_ARADDR = zext_ln71_3_fu_455_p1;
        end else begin
            m_axi_mat_ARADDR = 'bx;
        end
    end else begin
        m_axi_mat_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        m_axi_mat_ARVALID = 1'b1;
    end else begin
        m_axi_mat_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        m_axi_mat_RREADY = 1'b1;
    end else begin
        m_axi_mat_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mat_blk_n_AR = m_axi_mat_ARREADY;
    end else begin
        mat_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        mat_blk_n_R = m_axi_mat_RVALID;
    end else begin
        mat_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln71_10_fu_635_p2 = (zext_ln71_1_reg_841 + tmp_33_fu_628_p3);

assign add_ln71_11_fu_653_p2 = (zext_ln71_1_reg_841 + tmp_34_fu_646_p3);

assign add_ln71_12_fu_671_p2 = (zext_ln71_1_reg_841 + tmp_35_fu_664_p3);

assign add_ln71_13_fu_689_p2 = (zext_ln71_1_reg_841 + tmp_36_fu_682_p3);

assign add_ln71_14_fu_707_p2 = (zext_ln71_1_reg_841 + tmp_37_fu_700_p3);

assign add_ln71_15_fu_725_p2 = (zext_ln71_1_reg_841 + tmp_38_fu_718_p3);

assign add_ln71_16_fu_743_p2 = (zext_ln71_1_reg_841 + tmp_39_fu_736_p3);

assign add_ln71_17_fu_761_p2 = (zext_ln71_1_reg_841 + tmp_40_fu_754_p3);

assign add_ln71_18_fu_779_p2 = (zext_ln71_1_reg_841 + tmp_41_fu_772_p3);

assign add_ln71_19_fu_797_p2 = (zext_ln71_1_reg_841 + tmp_42_fu_790_p3);

assign add_ln71_1_fu_472_p2 = (zext_ln71_1_fu_452_p1 + tmp_s_fu_465_p3);

assign add_ln71_2_fu_491_p2 = (zext_ln71_1_reg_841 + tmp_25_fu_484_p3);

assign add_ln71_3_fu_509_p2 = (zext_ln71_1_reg_841 + tmp_26_fu_502_p3);

assign add_ln71_4_fu_527_p2 = (zext_ln71_1_reg_841 + tmp_27_fu_520_p3);

assign add_ln71_5_fu_545_p2 = (zext_ln71_1_reg_841 + tmp_28_fu_538_p3);

assign add_ln71_6_fu_563_p2 = (zext_ln71_1_reg_841 + tmp_29_fu_556_p3);

assign add_ln71_7_fu_581_p2 = (zext_ln71_1_reg_841 + tmp_30_fu_574_p3);

assign add_ln71_8_fu_599_p2 = (zext_ln71_1_reg_841 + tmp_31_fu_592_p3);

assign add_ln71_9_fu_617_p2 = (zext_ln71_1_reg_841 + tmp_32_fu_610_p3);

assign add_ln71_fu_446_p2 = (zext_ln71_2_fu_442_p1 + zext_ln71_fu_438_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == ap_ce) | ((m_axi_mat_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_00001 = ((m_axi_mat_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((m_axi_mat_RVALID == 1'b0) | (m_axi_mat_ARREADY == 1'b0))));
end

assign ap_block_state100_pp0_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state110_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage18_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state120_pp0_stage19_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state130_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage16_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage17_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage18_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state140_pp0_stage19_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state150_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage0_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage1_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage2_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage3_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage4_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage5_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage6_iter1 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage7_iter1 = (m_axi_mat_RVALID == 1'b0);
end

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage18_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = (m_axi_mat_RVALID == 1'b0);
end

always @ (*) begin
    ap_condition_1001 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1003 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1006 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1009 = ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1012 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1015 = ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1018 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1021 = ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_1024 = ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_1028 = ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_1032 = ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_1036 = ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_condition_145 = ((1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001));
end

always @ (*) begin
    ap_condition_412 = ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_condition_424 = ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

always @ (*) begin
    ap_condition_469 = ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_481 = ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_condition_523 = ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_566 = ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16));
end

always @ (*) begin
    ap_condition_582 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = grp_fu_363_p2;

assign m_axi_mat_ARBURST = 2'd0;

assign m_axi_mat_ARCACHE = 4'd0;

assign m_axi_mat_ARID = 1'd0;

assign m_axi_mat_ARLEN = 32'd1;

assign m_axi_mat_ARLOCK = 2'd0;

assign m_axi_mat_ARPROT = 3'd0;

assign m_axi_mat_ARQOS = 4'd0;

assign m_axi_mat_ARREGION = 4'd0;

assign m_axi_mat_ARSIZE = 3'd0;

assign m_axi_mat_ARUSER = 1'd0;

assign m_axi_mat_AWADDR = 32'd0;

assign m_axi_mat_AWBURST = 2'd0;

assign m_axi_mat_AWCACHE = 4'd0;

assign m_axi_mat_AWID = 1'd0;

assign m_axi_mat_AWLEN = 32'd0;

assign m_axi_mat_AWLOCK = 2'd0;

assign m_axi_mat_AWPROT = 3'd0;

assign m_axi_mat_AWQOS = 4'd0;

assign m_axi_mat_AWREGION = 4'd0;

assign m_axi_mat_AWSIZE = 3'd0;

assign m_axi_mat_AWUSER = 1'd0;

assign m_axi_mat_AWVALID = 1'b0;

assign m_axi_mat_BREADY = 1'b0;

assign m_axi_mat_WDATA = 32'd0;

assign m_axi_mat_WID = 1'd0;

assign m_axi_mat_WLAST = 1'b0;

assign m_axi_mat_WSTRB = 4'd0;

assign m_axi_mat_WUSER = 1'd0;

assign m_axi_mat_WVALID = 1'b0;

assign tmp_25_fu_484_p3 = {{63'd2}, {col_read_reg_808}};

assign tmp_26_fu_502_p3 = {{63'd3}, {col_read_reg_808}};

assign tmp_27_fu_520_p3 = {{63'd4}, {col_read_reg_808}};

assign tmp_28_fu_538_p3 = {{63'd5}, {col_read_reg_808}};

assign tmp_29_fu_556_p3 = {{63'd6}, {col_read_reg_808}};

assign tmp_30_fu_574_p3 = {{63'd7}, {col_read_reg_808}};

assign tmp_31_fu_592_p3 = {{63'd8}, {col_read_reg_808}};

assign tmp_32_fu_610_p3 = {{63'd9}, {col_read_reg_808}};

assign tmp_33_fu_628_p3 = {{63'd10}, {col_read_reg_808}};

assign tmp_34_fu_646_p3 = {{63'd11}, {col_read_reg_808}};

assign tmp_35_fu_664_p3 = {{63'd12}, {col_read_reg_808}};

assign tmp_36_fu_682_p3 = {{63'd13}, {col_read_reg_808}};

assign tmp_37_fu_700_p3 = {{63'd14}, {col_read_reg_808}};

assign tmp_38_fu_718_p3 = {{63'd15}, {col_read_reg_808}};

assign tmp_39_fu_736_p3 = {{63'd16}, {col_read_reg_808}};

assign tmp_40_fu_754_p3 = {{63'd17}, {col_read_reg_808}};

assign tmp_41_fu_772_p3 = {{63'd18}, {col_read_reg_808}};

assign tmp_42_fu_790_p3 = {{63'd19}, {col_read_reg_808}};

assign tmp_s_fu_465_p3 = {{63'd1}, {col_read_reg_808}};

assign zext_ln71_1_fu_452_p1 = mat_offset_read_reg_831;

assign zext_ln71_2_fu_442_p1 = mat_offset;

assign zext_ln71_3_fu_455_p1 = add_ln71_reg_836;

assign zext_ln71_fu_438_p1 = col;

always @ (posedge ap_clk) begin
    zext_ln71_1_reg_841[63:30] <= 34'b0000000000000000000000000000000000;
end

endmodule //ecartType
