Analysis & Synthesis Status : Successful - Sun Apr 07 15:38:27 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : SystemVerilogUART
Top-level Entity Name : uart_tx
Family : Arria II GX
Logic utilization : N/A
    Combinational ALUTs : 66
    Memory ALUTs : 0
    Dedicated logic registers : 17
Total registers : 17
Total pins : 53
Total virtual pins : 0
Total block memory bits : 0
DSP block 18-bit elements : 0
Total GXB Receiver Channel PCS : 0
Total GXB Receiver Channel PMA : 0
Total GXB Transmitter Channel PCS : 0
Total GXB Transmitter Channel PMA : 0
Total PLLs : 0
Total DLLs : 0
