// Seed: 1592258935
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  output id_11;
  output id_10;
  inout id_9;
  input id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge id_4 - 1 or posedge 1) begin
    id_9 <= 1;
    id_10 = id_4;
    id_1  <= id_1;
    id_11 <= 1;
    id_10 <= id_5;
    id_9  <= 1;
    id_11 <= 1;
    id_7  <= id_2;
  end
endmodule
