{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560938532752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560938532753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 18:02:12 2019 " "Processing started: Wed Jun 19 18:02:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560938532753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938532753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AC501_SoC_GHRD -c AC501_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off AC501_SoC_GHRD -c AC501_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938532753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560938535154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560938535154 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560938544421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:28 Progress: Loading RUDAS_Daughter_Board/soc_system.qsys " "2019.06.19.18:02:28 Progress: Loading RUDAS_Daughter_Board/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938548294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:28 Progress: Reading input file " "2019.06.19.18:02:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938548599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:28 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.06.19.18:02:28 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938548719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:29 Progress: Parameterizing module clk_0 " "2019.06.19.18:02:29 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938549444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:29 Progress: Adding hps_0 \[altera_hps 18.1\] " "2019.06.19.18:02:29 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938549446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Parameterizing module hps_0 " "2019.06.19.18:02:30 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Adding i2c_0 \[oc_iic 1.0\] " "2019.06.19.18:02:30 Progress: Adding i2c_0 \[oc_iic 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Parameterizing module i2c_0 " "2019.06.19.18:02:30 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2019.06.19.18:02:30 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Parameterizing module spi_0 " "2019.06.19.18:02:30 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.06.19.18:02:30 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Parameterizing module sysid_qsys " "2019.06.19.18:02:30 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2019.06.19.18:02:30 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Parameterizing module uart_0 " "2019.06.19.18:02:30 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:30 Progress: Building connections " "2019.06.19.18:02:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938550989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:31 Progress: Parameterizing connections " "2019.06.19.18:02:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938551011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:31 Progress: Validating " "2019.06.19.18:02:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938551012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.19.18:02:39 Progress: Done reading input file " "2019.06.19.18:02:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938559365 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'I2C0' and 'GPIO56' are conflicting. " "Soc_system.hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'I2C0' and 'GPIO56' are conflicting." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569871 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'SPIM0' and 'GPIO57' are conflicting. " "Soc_system.hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'SPIM0' and 'GPIO57' are conflicting." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938569874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938582752 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938586044 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938586044 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938586045 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938586045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938588501 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'I2C0' and 'GPIO56' are conflicting. " "Hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'I2C0' and 'GPIO56' are conflicting." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938588600 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'SPIM0' and 'GPIO57' are conflicting. " "Hps_0: Refer to the Peripherals Mux Table for more details. The selected peripheral 'SPIM0' and 'GPIO57' are conflicting." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938588600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938589011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938589352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938590154 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 11 or more modules remaining " "Generation stopped, 11 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938590155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 12 modules, 2 files " "Soc_system: Done \"soc_system\" with 12 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938590155 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560938591736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AC501_SoC_GHRD.v 1 1 " "Found 1 design units, including 1 entities, in source file AC501_SoC_GHRD.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC501_SoC_GHRD " "Found entity 1: AC501_SoC_GHRD" {  } { { "AC501_SoC_GHRD.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/AC501_SoC_GHRD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/key_filter.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/rtl/key_filter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560938593770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system " "Elaborating entity \"soc_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560938593821 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560938593827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "985 " "Peak virtual memory: 985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560938593889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 19 18:03:13 2019 " "Processing ended: Wed Jun 19 18:03:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560938593889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560938593889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560938593889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938593889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560938594013 ""}
