#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 18:30:01 2025
# Process ID: 11208
# Current directory: C:/Users/parkj/Desktop/Verilog_Class2/250402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21020 C:\Users\parkj\Desktop\Verilog_Class2\250402\project_1.xpr
# Log file: C:/Users/parkj/Desktop/Verilog_Class2/250402/vivado.log
# Journal file: C:/Users/parkj/Desktop/Verilog_Class2/250402\vivado.jou
#-----------------------------------------------------------
start_gopeopen_project C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.xupdupdate_compile_order -fileset sourcesupdate_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list rx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list tx]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {fndCom[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {fndCom[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {fndupdate_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
undo
undo
set_property IOSTANDARD c [get_ports [list {rx_data_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btn_start]]
place_ports btn_start A14
place_ports btn_start B15
place_ports rst G2
place_ports rx_done C15
place_ports tx_done G18
place_ports {rx_data_out[6]} E18
place_ports {rx_data_out[7]} J18
place_ports {rx_data_out[5]} K2
set_property package_pin "" [get_ports [list  {rx_data_out[4]}]]
place_ports {rx_data_out[4]} M19
place_ports {rx_data_out[3]} M3
place_ports {rx_data_out[1]} M1
place_ports {rx_data_out[2]} L18
place_ports {rx_data_out[0]} L3
place_ports {sw[2]} L1
place_ports {sw[1]} K18
place_ports {sw[0]} K17
place_ports {tx_data_in[6]} J19
place_ports {tx_data_in[5]} J17
place_ports {tx_data_in[7]} J2
place_ports {tx_data_in[4]} K3
set_property package_pin "" [get_ports [list  {tx_data_in[3]}]]
place_ports {tx_data_in[4]} J1
place_ports {tx_data_in[3]} J3
place_ports {tx_data_in[2]} H19
place_ports {tx_data_in[1]} G19
place_ports {tx_data_in[0]} D19
set_property target_constrs_file C:/verilog/Basys-3-Master.xdc [current_fileset -constrset]
save_constraints -force
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_counter_up_down [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
refresh_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_counter_up_down [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
