C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  Z:\es4\Final-20241122T182447Z-001\Final\impl_1  -sap  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.sap  -otap  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.tap  -omap  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.map   -part iCE40UP5K  -package SG48I  -grade -6    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synlog\report\Final_impl_1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl_1  -flow mapping  -multisrs  -ovm  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.vm   -freq 200.000   -tcl  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1_cpe.ldc  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synwork\Final_impl_1_prem.srd  -devicelib  C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v  -ologparam  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\syntmp\Final_impl_1.plg  -osyn  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\Final_impl_1.srm  -prjdir  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\  -prjname  proj_1  -log  Z:\es4\Final-20241122T182447Z-001\Final\impl_1\synlog\Final_impl_1_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1 -sap ..\Final_impl_1.sap -otap ..\Final_impl_1.tap -omap ..\Final_impl_1.map -part iCE40UP5K -package SG48I -grade -6 -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Final_impl_1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation impl_1 -flow mapping -multisrs -ovm ..\Final_impl_1.vm -freq 200.000 -tcl ..\Final_impl_1_cpe.ldc ..\synwork\Final_impl_1_prem.srd -devicelib C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v -ologparam Final_impl_1.plg -osyn ..\Final_impl_1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Final_impl_1_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:12
file:..\final_impl_1.sap|io:o|time:1733855779|size:3026|exec:0|csum:
file:..\final_impl_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\final_impl_1.map|io:o|time:1733855792|size:28|exec:0|csum:
file:..\final_impl_1.vm|io:o|time:1733855789|size:445077|exec:0|csum:
file:..\final_impl_1_cpe.ldc|io:i|time:1733855759|size:78|exec:0|csum:BDC62205760FB84EDE30E3486D5C83D8
file:..\synwork\final_impl_1_prem.srd|io:i|time:1733855778|size:119404|exec:0|csum:0DE75AB93189E56A9E33E50448B423D6
file:c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v|io:i|time:1685564443|size:26462|exec:0|csum:72B2E46EE2EB03A1019CFFB44E4E2628
file:final_impl_1.plg|io:o|time:1733855792|size:2437|exec:0|csum:
file:..\final_impl_1.srm|io:o|time:1733855789|size:13352|exec:0|csum:
file:..\synlog\final_impl_1_fpga_mapper.srr|io:o|time:1733855792|size:109467|exec:0|csum:
file:c:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe|io:i|time:1685564425|size:51322880|exec:1|csum:3332426F3458A7B038F8CE29C0540DB5
