


ARM Macro Assembler    Page 1 


    1 00000000         ; utils.s
    2 00000000         ; Desenvolvido para a placa EK-TM4C1294XL
    3 00000000         ; Código que apresenta algumas funcionalidades:
    4 00000000         ; - Altera a frequência do barramento usando o PLL
    5 00000000         ; - Configura o Systick para utilizar delays precisos
    6 00000000         
    7 00000000         ; Editado por Guilherme Peron
    8 00000000         ; 15/03/2018
    9 00000000         ; 26/08/2020
   10 00000000         ; Copyright 2014 by Jonathan W. Valvano, valvano@mail.ut
                       exas.edu
   11 00000000         
   12 00000000         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
   13 00000000         ; PLL
   14 00000000         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
   15 00000000         ; A frequência do barramento será 80MHz
   16 00000000         ; Representa o divisor para inicializar o PLL para a fre
                       quência desejada
   17 00000000         ; Frequência do barramento é 480MHz/(PSYSDIV+1) = 480MHz
                       /(5+1) = 80 MHz
   18 00000000 00000005 
                       PSYSDIV EQU              5
   19 00000000         
   20 00000000 400FE050 
                       SYSCTL_RIS_R
                               EQU              0x400FE050
   21 00000000 00000100 
                       SYSCTL_RIS_MOSCPUPRIS
                               EQU              0x00000100  ; MOSC Power Up Raw
                                                             Interrupt Status
   22 00000000 400FE07C 
                       SYSCTL_MOSCCTL_R
                               EQU              0x400FE07C
   23 00000000 00000008 
                       SYSCTL_MOSCCTL_PWRDN
                               EQU              0x00000008  ; Power Down
   24 00000000 00000004 
                       SYSCTL_MOSCCTL_NOXTAL
                               EQU              0x00000004  ; No Crystal Connec
                                                            ted
   25 00000000 400FE0B0 
                       SYSCTL_RSCLKCFG_R
                               EQU              0x400FE0B0
   26 00000000 80000000 
                       SYSCTL_RSCLKCFG_MEMTIMU
                               EQU              0x80000000  ; Memory Timing Reg
                                                            ister Update
   27 00000000 40000000 
                       SYSCTL_RSCLKCFG_NEWFREQ
                               EQU              0x40000000  ; New PLLFREQ Accep
                                                            t
   28 00000000 10000000 
                       SYSCTL_RSCLKCFG_USEPLL
                               EQU              0x10000000  ; Use PLL
   29 00000000 0F000000 



ARM Macro Assembler    Page 2 


                       SYSCTL_RSCLKCFG_PLLSRC_M
                               EQU              0x0F000000  ; PLL Source
   30 00000000 03000000 
                       SYSCTL_RSCLKCFG_PLLSRC_MOSC
                               EQU              0x03000000  ; MOSC is the PLL i
                                                            nput clock source
   31 00000000 00F00000 
                       SYSCTL_RSCLKCFG_OSCSRC_M
                               EQU              0x00F00000  ; Oscillator Source
                                                            
   32 00000000 00300000 
                       SYSCTL_RSCLKCFG_OSCSRC_MOSC
                               EQU              0x00300000  ; MOSC is oscillato
                                                            r source
   33 00000000 000003FF 
                       SYSCTL_RSCLKCFG_PSYSDIV_M
                               EQU              0x000003FF  ; PLL System Clock 
                                                            Divisor
   34 00000000 400FE0C0 
                       SYSCTL_MEMTIM0_R
                               EQU              0x400FE0C0
   35 00000000 400FE144 
                       SYSCTL_DSCLKCFG_R
                               EQU              0x400FE144
   36 00000000 00F00000 
                       SYSCTL_DSCLKCFG_DSOSCSRC_M
                               EQU              0x00F00000  ; Deep Sleep Oscill
                                                            ator Source
   37 00000000 00300000 
                       SYSCTL_DSCLKCFG_DSOSCSRC_MOSC
                               EQU              0x00300000  ; MOSC
   38 00000000 400FE160 
                       SYSCTL_PLLFREQ0_R
                               EQU              0x400FE160
   39 00000000 00800000 
                       SYSCTL_PLLFREQ0_PLLPWR
                               EQU              0x00800000  ; PLL Power
   40 00000000 000FFC00 
                       SYSCTL_PLLFREQ0_MFRAC_M
                               EQU              0x000FFC00  ; PLL M Fractional 
                                                            Value
   41 00000000 000003FF 
                       SYSCTL_PLLFREQ0_MINT_M
                               EQU              0x000003FF  ; PLL M Integer Val
                                                            ue
   42 00000000 0000000A 
                       SYSCTL_PLLFREQ0_MFRAC_S
                               EQU              10
   43 00000000 00000000 
                       SYSCTL_PLLFREQ0_MINT_S
                               EQU              0
   44 00000000 400FE164 
                       SYSCTL_PLLFREQ1_R
                               EQU              0x400FE164
   45 00000000 00001F00 
                       SYSCTL_PLLFREQ1_Q_M
                               EQU              0x00001F00  ; PLL Q Value
   46 00000000 0000001F 
                       SYSCTL_PLLFREQ1_N_M



ARM Macro Assembler    Page 3 


                               EQU              0x0000001F  ; PLL N Value
   47 00000000 00000008 
                       SYSCTL_PLLFREQ1_Q_S
                               EQU              8
   48 00000000 00000000 
                       SYSCTL_PLLFREQ1_N_S
                               EQU              0
   49 00000000 400FE168 
                       SYSCTL_PLLSTAT_R
                               EQU              0x400FE168
   50 00000000 00000001 
                       SYSCTL_PLLSTAT_LOCK
                               EQU              0x00000001  ; PLL Lock
   51 00000000         
   52 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   53 00000000                 THUMB
   54 00000000                 EXPORT           PLL_Init
   55 00000000         
   56 00000000         ;------------PLL_Init------------
   57 00000000         ; Configura o sistema para utilizar o clock do PLL
   58 00000000         ; Entrada: Nenhum
   59 00000000         ; Saída: Nenhum
   60 00000000         ; Modifica: R0, R1, R2, R3
   61 00000000         PLL_Init
   62 00000000         ; Capítulo 5 do Datasheet
   63 00000000         ; 1) Depois que a configuração for pronta, o PIOSC provê
                        o clock do sistema. Este,
   64 00000000         ;    passo garante que se a função já tenha sido chamada
                        antes, o sistema desabilite
   65 00000000         ;    o clock do PLL antes de configurá-lo novamente.
   66 00000000 495C            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
   67 00000002 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   68 00000004 F020 5080       BIC              R0, R0, #SYSCTL_RSCLKCFG_USEPLL
 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_USEPLL (lim
                                                            par o bit USEPLL bi
                                                            t para não clockar 
                                                            pelo PLL)
   69 00000008 6008            STR              R0, [R1]    ; [R1] = R0
   70 0000000A         ; 2) Ligar o MOSC limpando o bit NOXTAL bit no registrad
                       or SYSCTL_MOSCCTL_R.
   71 0000000A         ; 3) Como o modo cristal é requerido, limpar o bit de PW
                       RDN. O datasheet pede 
   72 0000000A         ;     para fazer estas duas operações em um único acesso
                        de escrita ao SYSCTL_MOSCCTL_R.
   73 0000000A 495B            LDR              R1, =SYSCTL_MOSCCTL_R ; R1 = SY
                                                            SCTL_MOSCCTL_R (poi
                                                            nter)
   74 0000000C 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   75 0000000E F020 0004       BIC              R0, R0, #SYSCTL_MOSCCTL_NOXTAL 
                                                            ; R0 = R0&~SYSCTL_M
                                                            OSCCTL_NOXTAL (limp
                                                            a o bit NOXTAL para



ARM Macro Assembler    Page 4 


                                                             usar o cristal ext
                                                            erno de 25 MHz)
   76 00000012 F020 0008       BIC              R0, R0, #SYSCTL_MOSCCTL_PWRDN ;
                                                             R0 = R0&~SYSCTL_MO
                                                            SCCTL_PWRDN (limpa 
                                                            o bit PWRDN para li
                                                            gar o oscilador pri
                                                            ncipal)
   77 00000016 6008            STR              R0, [R1]    ; [R1] = R0 (ambas 
                                                            alterações em um ún
                                                            ico acesso)
   78 00000018         ;    Esperar pelo bit MOSCPUPRIS ser setado no registrad
                       or SYSCTL_RIS_R register, indicando
   79 00000018         ;    que o cristal modo MOSC está pronto
   80 00000018 4958            LDR              R1, =SYSCTL_RIS_R ; R1 = SYSCTL
                                                            _RIS_R (pointer)
   81 0000001A         PLL_Init_step3loop
   82 0000001A 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   83 0000001C F410 7080       ANDS             R0, R0, #SYSCTL_RIS_MOSCPUPRIS 
                                                            ; R0 = R0&SYSCTL_RI
                                                            S_MOSCPUPRIS
   84 00000020 D0FB            BEQ              PLL_Init_step3loop ; if(R0 == 0
                                                            ), keep polling
   85 00000022         
   86 00000022         ; 4) Setar os campos OSCSRC e PLLSRC para 0x3 no registr
                       ador SYSCTL_RSCLKCFG_R
   87 00000022         ;    no offset 0x0B0.
   88 00000022 4954            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            ointer)
   89 00000024 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   90 00000026 F420 0070       BIC              R0, R0, #SYSCTL_RSCLKCFG_OSCSRC
_M 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_OSCSRC_M (l
                                                            impar o campo syste
                                                            m run/sleep clock s
                                                            ource)
   91 0000002A F500 1040       ADD              R0, R0, #SYSCTL_RSCLKCFG_OSCSRC
_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            RSCLKCFG_OSCSRC_MOS
                                                            C (configurar para 
                                                            temporariamente obt
                                                            er o clock do oscil
                                                            ador de 25MHz princ
                                                            ipal)
   92 0000002E F020 6070       BIC              R0, R0, #SYSCTL_RSCLKCFG_PLLSRC
_M 
                                                            ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_PLLSRC_M (l
                                                            impar o campo PLL c
                                                            lock source)
   93 00000032 F100 7040       ADD              R0, R0, #SYSCTL_RSCLKCFG_PLLSRC
_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            RSCLKCFG_PLLSRC_MOS



ARM Macro Assembler    Page 5 


                                                            C (configurar para 
                                                            o clock do PLL do o
                                                            scilador principal)
                                                            
   94 00000036 6008            STR              R0, [R1]    ; [R1] = R0
   95 00000038         ; 5) Se a aplicação também necessita que o MOSC seja a f
                       onte de clock para deep-sleep
   96 00000038         ;    então programar o campo DSOSCSRC no registrador SYS
                       CTL_DSCLKCFG_R para 0x3.
   97 00000038 4951            LDR              R1, =SYSCTL_DSCLKCFG_R ; R1 = S
                                                            YSCTL_DSCLKCFG_R (p
                                                            ointer)
   98 0000003A 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   99 0000003C F420 0070       BIC              R0, R0, #SYSCTL_DSCLKCFG_DSOSCS
RC_M 
                                                            ; R0 = R0&~SYSCTL_D
                                                            SCLKCFG_DSOSCSRC_M 
                                                            (clear system deep-
                                                            sleep clock source 
                                                            field)
  100 00000040 F500 1040       ADD              R0, R0, #SYSCTL_DSCLKCFG_DSOSCS
RC_MOSC 
                                                            ; R0 = R0 + SYSCTL_
                                                            DSCLKCFG_DSOSCSRC_M
                                                            OSC (configure to g
                                                            et deep-sleep clock
                                                             from main oscillat
                                                            or)
  101 00000044 6008            STR              R0, [R1]    ; [R1] = R0
  102 00000046         ; 6) Escrever os registradores SYSCTL_PLLFREQ0_R e SYSCT
                       L_PLLFREQ1_R com os valores de
  103 00000046         ;    Q, N, MINT, e MFRAC para configurar as configuraçõe
                       s desejadas da frequência de VCO.
  104 00000046         ;    ************
  105 00000046         ;    fVC0 = (fXTAL/(Q + 1)/(N + 1))*(MINT + (MFRAC/1,024
                       ))
  106 00000046         ;    fVCO = 480,000,000 Hz (arbitrary, but presumably as
                        small as needed)
  107 00000046         ;    Para uma frequência que não seja um divisor inteiro
                        de 480 MHz, mudar esta seção
  108 00000046 017D7840 
                       FXTAL   EQU              25000000    ; fixa, o cristal e
                                                            stá soldado no Laun
                                                            chpad
  109 00000046 00000000 
                       Q       EQU              0
  110 00000046 00000004 
                       N       EQU              4           ; escolhido para se
                                                            r a frequência de r
                                                            eferência entre 4 e
                                                             30 MHz
  111 00000046 00000060 
                       MINT    EQU              96          ; 480,000,000 = (25
                                                            ,000,000/(0 + 1)/(4
                                                             + 1))*(96 + (0/1,0
                                                            24))
  112 00000046 00000000 
                       MFRAC   EQU              0           ; zero para reduzir



ARM Macro Assembler    Page 6 


                                                             o jitter
  113 00000046         ;    SysClk = fVCO / (PSYSDIV + 1)
  114 00000046 04C4B400 
                       SYSCLK  EQU              (FXTAL/(Q+1)/(N+1))*(MINT+MFRAC
/1024)/(PSYSDIV+1)
  115 00000046 494F            LDR              R1, =SYSCTL_PLLFREQ0_R ; R1 = S
                                                            YSCTL_PLLFREQ0_R (p
                                                            onteiro)
  116 00000048 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  117 0000004A 4B4F            LDR              R3, =SYSCTL_PLLFREQ0_MFRAC_M ; 
                                                            R3 = SYSCTL_PLLFREQ
                                                            0_MFRAC_M (máscar)
  118 0000004C EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_P
                                                            LLFREQ0_MFRAC_M (li
                                                            mpar o campo MFRAC)
                                                            
  119 00000050 F04F 0300       LDR              R3, =(MFRAC<<SYSCTL_PLLFREQ0_MF
RAC_S) 
                                                            ; R3 = (MFRAC<<SYSC
                                                            TL_PLLFREQ0_MFRAC_S
                                                            ) (valor deslocado)
                                                            
  120 00000054 4418            ADD              R0, R0, R3  ; R0 = R0 + (MFRAC<
                                                            <SYSCTL_PLLFREQ0_MF
                                                            RAC_S) (configurar 
                                                            MFRAC como definido
                                                             acima)
  121 00000056 F240 33FF       LDR              R3, =SYSCTL_PLLFREQ0_MINT_M ; R
                                                            3 = SYSCTL_PLLFREQ0
                                                            _MINT_M (máscara)
  122 0000005A EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_P
                                                            LLFREQ0_MINT_M (lim
                                                            par o campo MINT)
  123 0000005E F100 0060       ADD              R0, R0, #(MINT<<SYSCTL_PLLFREQ0
_MINT_S) 
                                                            ; R0 = R0 + (MINT<<
                                                            SYSCTL_PLLFREQ0_MIN
                                                            T_S) (configurar MI
                                                            NT como definido ac
                                                            ima)
  124 00000062 6008            STR              R0, [R1]    ; [R1] = R0 (MFRAC 
                                                            e MINT alteraram ma
                                                            s não estão fixados
                                                             ainda)
  125 00000064 4949            LDR              R1, =SYSCTL_PLLFREQ1_R ; R1 = S
                                                            YSCTL_PLLFREQ1_R (p
                                                            onteiro)
  126 00000066 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
  127 00000068 F420 50F8       BIC              R0, R0, #SYSCTL_PLLFREQ1_Q_M ; 
                                                            R0 = R0&~SYSCTL_PLL
                                                            FREQ1_Q_M (limpar o
                                                             campo Q)
  128 0000006C F100 0000       ADD              R0, R0, #(Q<<SYSCTL_PLLFREQ1_Q_
S) 
                                                            ; R0 = R0 + (Q<<SYS
                                                            CTL_PLLFREQ1_Q_S) (
                                                            configurar Q como d



ARM Macro Assembler    Page 7 


                                                            efinido acima)
  129 00000070 F020 001F       BIC              R0, R0, #SYSCTL_PLLFREQ1_N_M ; 
                                                            R0 = R0&~SYSCTL_PLL
                                                            FREQ1_N_M (limpar o
                                                             campo N)
  130 00000074 F100 0004       ADD              R0, R0, #(N<<SYSCTL_PLLFREQ1_N_
S) 
                                                            ; R0 = R0 + (N<<SYS
                                                            CTL_PLLFREQ1_N_S) (
                                                            configurar N como d
                                                            efinido acima)
  131 00000078 6008            STR              R0, [R1]    ; [R1] = R0 (Q e N 
                                                            alteraram mas não e
                                                            stão fixados ainda)
                                                            
  132 0000007A 4942            LDR              R1, =SYSCTL_PLLFREQ0_R ; R1 = S
                                                            YSCTL_PLLFREQ0_R (p
                                                            onteiro)
  133 0000007C 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  134 0000007E F440 0000       ORR              R0, R0, #SYSCTL_PLLFREQ0_PLLPWR
 
                                                            ; R0 = R0|SYSCTL_PL
                                                            LFREQ0_PLLPWR (liga
                                                            r a energia para o 
                                                            PLL)
  135 00000082 6008            STR              R0, [R1]    ; [R1] = R0
  136 00000084 493B            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
  137 00000086 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  138 00000088 F040 4080       ORR              R0, R0, #SYSCTL_RSCLKCFG_NEWFRE
Q 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_NEWFREQ (fix
                                                            ar as mudanças no r
                                                            egistrador)
  139 0000008C 6008            STR              R0, [R1]    ; [R1] = R0
  140 0000008E         ; 7) Escrever o registrador SYSCTL_MEMTIM0_R para a nova
                        configuração de clock.
  141 0000008E         ;    ************
  142 0000008E         ;    Configurar os parâmetros de tempo para as memórias 
                       Flash e EEPROM que 
  143 0000008E         ;    dependem da frequência do clock do sistema. Ver a T
                       abela 5-12 do datasheet.
  144 0000008E 4940            LDR              R1, =SYSCTL_MEMTIM0_R ; R1 = SY
                                                            SCTL_MEMTIM0_R (pon
                                                            teiro)
  145 00000090 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  146 00000092 4B40            LDR              R3, =0x03EF03EF ; R3 = 0x03EF03
                                                            EF (máscara)
  147 00000094 EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~0x03EF03
                                                            EF (limpar os campo
                                                            s EBCHT, EBCE, EWS,
                                                             FBCHT, FBCE, e FWS
                                                             fields)
  148 00000098 4A3F            LDR              R2, =SYSCLK ; R2 = (FXTAL/(Q+1)



ARM Macro Assembler    Page 8 


                                                            /(N+1))*(MINT+MFRAC
                                                            /1024)/(PSYSDIV+1)
  149 0000009A 4B40            LDR              R3, =120000000 ; R3 = 80,000,00
                                                            0 (value)
  150 0000009C 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (120,000,000 Hz)
                                                            ?
  151 0000009E D900            BLS              PLL_Init_step7fullspeed ; se si
                                                            m, pular o próximo 
                                                            teste
  152 000000A0         PLL_Init_step7toofast                ; 120 MHz < SysClk:
                                                             "too fast"
  153 000000A0         ; Um configuração é inválida e o PLL não pode operar mai
                       s rápido que 120MHz.
  154 000000A0         ; Pula o resto da inicialização, levando o sistema a ope
                       rar pelo MOSC
  155 000000A0         ; que é o cristal de 25MHz.
  156 000000A0 4770            BX               LR          ; retorna
  157 000000A2         PLL_Init_step7fullspeed              ; 100 MHz < SysClk 
                                                            <= 120 MHz: "full s
                                                            peed"
  158 000000A2 4B3F            LDR              R3, =100000000 ; R3 = 100,000,0
                                                            00 (valor)
  159 000000A4 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (100,000,000 Hz)
                                                            ?
  160 000000A6 D902            BLS              PLL_Init_step7veryfast ; se sim
                                                            , pula o próximo te
                                                            ste
  161 000000A8 4B3E            LDR              R3, =0x01850185 ; R3 = 0x018501
                                                            85 (valores desloca
                                                            dos)
  162 000000AA 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01850
                                                            185 (FBCHT/EBCHT = 
                                                            6, FBCE/EBCE = 0, F
                                                            WS/EWS = 5)
  163 000000AC E01F            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  164 000000AE         PLL_Init_step7veryfast               ; 80 MHz < SysClk <
                                                            = 100 MHz: "very fa
                                                            st"
  165 000000AE 4B3A            LDR              R3, =80000000 ; R3 = 80,000,000
                                                             (valor)
  166 000000B0 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (80,000,000 Hz)?
                                                            
  167 000000B2 D902            BLS              PLL_Init_step7fast ; se sim, pu
                                                            la o próximo teste
  168 000000B4 4B3C            LDR              R3, =0x01440144 ; R3 = 0x014401
                                                            44 (valores desloca
                                                            dos)
  169 000000B6 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01440
                                                            144 (FBCHT/EBCHT = 
                                                            5, FBCE/EBCE = 0, F
                                                            WS/EWS = 4)
  170 000000B8 E019            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im



ARM Macro Assembler    Page 9 


  171 000000BA         PLL_Init_step7fast                   ; 60 MHz < SysClk <
                                                            = 80 MHz: "fast"
  172 000000BA 4B3C            LDR              R3, =60000000 ; R3 = 60,000,000
                                                             (valor)
  173 000000BC 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (60,000,000 Hz)?
                                                            
  174 000000BE D902            BLS              PLL_Init_step7medium ; se sim, 
                                                            pula o próximo test
                                                            e
  175 000000C0 4B3B            LDR              R3, =0x01030103 ; R3 = 0x010301
                                                            03 (valores desloca
                                                            dos)
  176 000000C2 4418            ADD              R0, R0, R3  ; R0 = R0 + 0x01030
                                                            103 (FBCHT/EBCHT = 
                                                            4, FBCE/EBCE = 0, F
                                                            WS/EWS = 3)
  177 000000C4 E013            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  178 000000C6         PLL_Init_step7medium                 ; 40 MHz < SysClk <
                                                            = 60 MHz: "medium"
  179 000000C6 4B3B            LDR              R3, =40000000 ; R3 = 40,000,000
                                                             (valor)
  180 000000C8 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (40,000,000 Hz)?
                                                            
  181 000000CA D902            BLS              PLL_Init_step7slow ; se sim, pu
                                                            la o próximo teste
  182 000000CC F100 10C2       ADD              R0, R0, #0x00C200C2 ; R0 = R0 +
                                                             0x00C200C2 (FBCHT/
                                                            EBCHT = 3, FBCE/EBC
                                                            E = 0, FWS/EWS = 2)
                                                            
  183 000000D0 E00D            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  184 000000D2         PLL_Init_step7slow                   ; 16 MHz < SysClk <
                                                            = 40 MHz: "slow"
  185 000000D2 4B39            LDR              R3, =16000000 ; R3 = 16,000,000
                                                             (value)
  186 000000D4 429A            CMP              R2, R3      ; é R2 (SysClk) <= 
                                                            R3 (16,000,000 Hz)?
                                                            
  187 000000D6 D902            BLS              PLL_Init_step7veryslow ; se sim
                                                            , pula o próximo te
                                                            ste
  188 000000D8 F100 1081       ADD              R0, R0, #0x00810081 ; R0 = R0 +
                                                             0x00810081 (FBCHT/
                                                            EBCHT = 2, FBCE/EBC
                                                            E = 1, FWS/EWS = 1)
                                                            
  189 000000DC E007            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  190 000000DE         PLL_Init_step7veryslow               ; SysClk == 16 MHz:
                                                             "very slow"
  191 000000DE 4B36            LDR              R3, =16000000 ; R3 = 16,000,000
                                                             (value)



ARM Macro Assembler    Page 10 


  192 000000E0 429A            CMP              R2, R3      ; é R2 (SysClk) < R
                                                            3 (16,000,000 Hz)?
  193 000000E2 D302            BLO              PLL_Init_step7extremelyslow ; s
                                                            e sim, pula o próxi
                                                            mo teste
  194 000000E4 F100 1020       ADD              R0, R0, #0x00200020 ; R0 = R0 +
                                                             0x00200020 (FBCHT/
                                                            EBCHT = 0, FBCE/EBC
                                                            E = 1, FWS/EWS = 0)
                                                            
  195 000000E8 E001            B                PLL_Init_step7done ; branch inc
                                                            ondicional para o f
                                                            im
  196 000000EA         PLL_Init_step7extremelyslow          ; SysClk < 16 MHz: 
                                                            "extremely slow"
  197 000000EA F100 0000       ADD              R0, R0, #0x00000000 ; R0 = R0 +
                                                             0x00000000 (FBCHT/
                                                            EBCHT = 0, FBCE/EBC
                                                            E = 0, FWS/EWS = 0)
                                                            
  198 000000EE         PLL_Init_step7done
  199 000000EE 6008            STR              R0, [R1]    ; [R1] = R0 (SYSCTL
                                                            _MEMTIM0_R alterado
                                                             mas não fixado ain
                                                            da)
  200 000000F0         ; 8) Espera pelo registrador SYSCTL_PLLSTAT_R indicar qu
                       e o PLL atingiu travamento
  201 000000F0         ;    no novo ponto de operação (ou que um período de tim
                       eout passou e o travamento
  202 000000F0         ;    falhou, que no caso uma condição de erro existe e e
                       sta sequência é abandonada
  203 000000F0 4932            LDR              R1, =SYSCTL_PLLSTAT_R ; R1 = SY
                                                            SCTL_PLLSTAT_R (poi
                                                            nter)
  204 000000F2 F04F 0200       MOV              R2, #0      ; R2 = 0 (timeout c
                                                            ounter)
  205 000000F6 F64F 73FF       MOV              R3, #0xFFFF ; R3 = 0xFFFF (valu
                                                            e)
  206 000000FA         PLL_Init_step8loop
  207 000000FA 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
  208 000000FC F010 0001       ANDS             R0, R0, #SYSCTL_PLLSTAT_LOCK ; 
                                                            R0 = R0&SYSCTL_PLLS
                                                            TAT_LOCK
  209 00000100 D104            BNE              PLL_Init_step8done ; se (R0 != 
                                                            0), terminar pollin
                                                            g
  210 00000102 F102 0201       ADD              R2, R2, #1  ; R2 = R2 + 1 (incr
                                                            ementar o contador 
                                                            de timeout)
  211 00000106 429A            CMP              R2, R3      ; se (R2 < 0xFFFF),
                                                             continuar o pollin
                                                            g
  212 00000108 D3F7            BLO              PLL_Init_step8loop
  213 0000010A         ; O PLL nunca travou ou não está ligado.
  214 0000010A         ; Pular o resto da inicialização, levando o sistema ser 
                       clockado pelo MOSC,
  215 0000010A         ; que é um cristal de 25MHz.
  216 0000010A 4770            BX               LR          ; return



ARM Macro Assembler    Page 11 


  217 0000010C         PLL_Init_step8done
  218 0000010C         ; 9)Escrever o valor do PSYSDIV no registrador SYSCTL_RS
                       CLKCFG_R, setar o bit USEPLL para
  219 0000010C         ;   ser habilitado e setar o bit MEMTIMU.
  220 0000010C 4919            LDR              R1, =SYSCTL_RSCLKCFG_R ; R1 = S
                                                            YSCTL_RSCLKCFG_R (p
                                                            onteiro)
  221 0000010E 6808            LDR              R0, [R1]    ; R0 = [R1] (valor)
                                                            
  222 00000110 F240 33FF       LDR              R3, =SYSCTL_RSCLKCFG_PSYSDIV_M 
                                                            ; R3 = SYSCTL_RSCLK
                                                            CFG_PSYSDIV_M (masc
                                                            ara)
  223 00000114 EA20 0003       BIC              R0, R0, R3  ; R0 = R0&~SYSCTL_R
                                                            SCLKCFG_PSYSDIV_M (
                                                            limpar o campo PSYS
                                                            DIV)
  224 00000118 F100 0005       ADD              R0, R0, #(PSYSDIV&SYSCTL_RSCLKC
FG_PSYSDIV_M) 
                                                            ; R0 = R0 + (PSYSDI
                                                            V&SYSCTL_RSCLKCFG_P
                                                            SYSDIV_M) (configur
                                                            ar PSYSDIV como def
                                                            inido acima)
  225 0000011C F040 4000       ORR              R0, R0, #SYSCTL_RSCLKCFG_MEMTIM
U 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_MEMTIMU (set
                                                            ar o bit MEMTIMU pa
                                                            ra atualizar os par
                                                            âmetros de temporiz
                                                            ação de memória)
  226 00000120 F040 5080       ORR              R0, R0, #SYSCTL_RSCLKCFG_USEPLL
 
                                                            ; R0 = R0|SYSCTL_RS
                                                            CLKCFG_USEPLL (seta
                                                            r o bit USEPLL para
                                                             pegar o clock do P
                                                            LL)
  227 00000124 6008            STR              R0, [R1]    ; [R1] = R0 (execuç
                                                            ão e acesso são sus
                                                            pensas enquanto as 
                                                            atualizações na tem
                                                            porização da memóri
                                                            a são atualizadas)
  228 00000126 4770            BX               LR          ; return
  229 00000128         
  230 00000128         
  231 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  232 00000128         ; SYSTICK
  233 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  234 00000128 E000E010 
                       NVIC_ST_CTRL_R
                               EQU              0xE000E010
  235 00000128 E000E014 



ARM Macro Assembler    Page 12 


                       NVIC_ST_RELOAD_R
                               EQU              0xE000E014
  236 00000128 E000E018 
                       NVIC_ST_CURRENT_R
                               EQU              0xE000E018
  237 00000128         ; ------------------------------------------------------
                       --------------------------------------------------------
                       ----------- 
  238 00000128                 EXPORT           SysTick_Init
  239 00000128                 EXPORT           SysTick_Wait1ms
  240 00000128         ;------------SysTick_Init------------
  241 00000128         ; Configura o sistema para utilizar o SysTick para delay
                       s
  242 00000128         ; Entrada: Nenhum
  243 00000128         ; Saída: Nenhum
  244 00000128         ; Modifica: R0, R1
  245 00000128         SysTick_Init
  246 00000128 4925            LDR              R1, =NVIC_ST_CTRL_R ; R1 = &NVI
                                                            C_ST_CTRL_R (pontei
                                                            ro)
  247 0000012A F04F 0000       MOV              R0, #0      ; desabilita Systic
                                                            k durante a configu
                                                            ração
  248 0000012E 6008            STR              R0, [R1]    ; escreve no endere
                                                            ço de memória do pe
                                                            riférico
  249 00000130 4924            LDR              R1, =NVIC_ST_RELOAD_R ; R1 = &N
                                                            VIC_ST_RELOAD_R (po
                                                            inteiro)
  250 00000132 F06F 407F       LDR              R0, =0x00FFFFFF ;    ; valor má
                                                            ximo de recarga 2^2
                                                            4 ticks
  251 00000136 6008            STR              R0, [R1]    ; escreve no endere
                                                            ço de memória do pe
                                                            riférico o NVIC_ST_
                                                            RELOAD_M
  252 00000138 4923            LDR              R1, =NVIC_ST_CURRENT_R ; R1 = &
                                                            NVIC_ST_CURRENT_R (
                                                            ponteiro)
  253 0000013A F04F 0000       MOV              R0, #0      ; qualquer escrita 
                                                            no endereço NVIC_ST
                                                            _CURRENT_R o limpa
  254 0000013E 6008            STR              R0, [R1]    ; limpa o contador
  255 00000140 491F            LDR              R1, =NVIC_ST_CTRL_R ; habilita 
                                                            o SysTick com o clo
                                                            ck do core
  256 00000142 F04F 0005       MOV              R0, #0x05   ; ENABLE | CLK_SRC
  257 00000146 6008            STR              R0, [R1]    ; Seta os bits de E
                                                            NABLE e CLK_SRC na 
                                                            memória
  258 00000148 4770            BX               LR
  259 0000014A         
  260 0000014A         ;------------SysTick_Wait------------
  261 0000014A         ; Atraso de tempo utilizando processador ocupado
  262 0000014A         ; Entrada: R0 -> parâmetro de delay em unidades do clock
                        do core (12.5ns)
  263 0000014A         ; Saída: Nenhum
  264 0000014A         ; Modifica: R0
  265 0000014A         SysTick_Wait



ARM Macro Assembler    Page 13 


  266 0000014A B40A            PUSH             {R1, R3}    ; Salva os valores 
                                                            de R1 e R3 externos
                                                            
  267 0000014C 491D            LDR              R1, =NVIC_ST_RELOAD_R ; R1 = &N
                                                            VIC_ST_RELOAD_RSUB 
                                                            R0 (ponteiro)
  268 0000014E F1A0 0001       SUB              R0, #1
  269 00000152 6008            STR              R0, [R1]    ; delay-1, número d
                                                            e contagens para es
                                                            perar
  270 00000154 491A            LDR              R1, =NVIC_ST_CTRL_R ; R1 = &NVI
                                                            C_ST_CTRL_R
  271 00000156         SysTick_Wait_loop
  272 00000156 680B            LDR              R3, [R1]    ; R3 = &NVIC_ST_CTR
                                                            L_R (ponteiro)
  273 00000158 F413 3380       ANDS             R3, R3, #0x00010000 ; O bit COU
                                                            NT está setado? (Bi
                                                            t 16)
  274 0000015C D0FB            BEQ              SysTick_Wait_loop ; Se sim perm
                                                            anece no loop
  275 0000015E BC0A            POP              {R1, R3}    ; Restaura
  276 00000160 4770            BX               LR          ; Se não, retorna
  277 00000162         
  278 00000162         ;------------SysTick_Wait1ms------------
  279 00000162         ; tempo de atraso usando processador ocupado. Assume um 
                       clock de 80 MHz
  280 00000162         ; Entrada: R0 --> Número de vezes para contar 1ms.
  281 00000162         ; Saída: Não tem
  282 00000162         ; Modifica: R0
  283 00000162 00013880 
                       DELAY1MS
                               EQU              80000       ; número de ciclos 
                                                            de clock para conta
                                                            r 1ms (assumindo 80
                                                             MHz)
  284 00000162         ; 80000 x 12,5 ns = 1 ms
  285 00000162         
  286 00000162         SysTick_Wait1ms
  287 00000162 B510            PUSH             {R4, LR}    ; salva o valor atu
                                                            al de R4 e Link Reg
                                                            ister
  288 00000164 0004            MOVS             R4, R0      ; R4 = R0  numEsper
                                                            asRestantes com atu
                                                            alização dos flags
  289 00000166 D004            BEQ              SysTick_Wait1ms_done ; Se o num
                                                            EsperasRestantes ==
                                                             0, vai para o fim
  290 00000168         SysTick_Wait1ms_loop
  291 00000168 4818            LDR              R0, =DELAY1MS ; R0 = DELAY1MS (
                                                            número de ticks par
                                                            a contar 1ms)
  292 0000016A F7FF FFEE       BL               SysTick_Wait ; chama a rotina p
                                                            ara esperar por 1ms
                                                            
  293 0000016E 1E64            SUBS             R4, R4, #1  ; R4 = R4 - 1; numE
                                                            sperasRestantes--
  294 00000170 D8FA            BHI              SysTick_Wait1ms_loop ; se (numE
                                                            sperasRestantes > 0
                                                            ), espera mais 1ms



ARM Macro Assembler    Page 14 


  295 00000172         SysTick_Wait1ms_done
  296 00000172 BD10            POP              {R4, PC}    ;return
  297 00000174         
  298 00000174         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  299 00000174         ; Fim do Arquivo
  300 00000174         ; ------------------------------------------------------
                       --------------------------------------------------------
                       -----------
  301 00000174                 ALIGN                        ;Garante que o fim 
                                                            da seção está alinh
                                                            ada 
  302 00000174                 END                          ;Fim do arquivo
              400FE0B0 
              400FE07C 
              400FE050 
              400FE144 
              400FE160 
              000FFC00 
              400FE164 
              400FE0C0 
              03EF03EF 
              04C4B400 
              07270E00 
              05F5E100 
              01850185 
              01440144 
              03938700 
              01030103 
              02625A00 
              00F42400 
              400FE168 
              E000E010 
              E000E014 
              E000E018 
              00013880 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\utils.d -o.\objects\utils.o -IC:\Users\moise\AppDa
ta\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 -ID:\KEIL\ARM\CMS
IS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 531"
 --predefine="TM4C1294NCPDT SETA 1" --list=.\listings\utils.lst utils.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 52 in file utils.s
   Uses
      None
Comment: .text unused
PLL_Init 00000000

Symbol: PLL_Init
   Definitions
      At line 61 in file utils.s
   Uses
      At line 54 in file utils.s
Comment: PLL_Init used once
PLL_Init_step3loop 0000001A

Symbol: PLL_Init_step3loop
   Definitions
      At line 81 in file utils.s
   Uses
      At line 84 in file utils.s
Comment: PLL_Init_step3loop used once
PLL_Init_step7done 000000EE

Symbol: PLL_Init_step7done
   Definitions
      At line 198 in file utils.s
   Uses
      At line 163 in file utils.s
      At line 170 in file utils.s
      At line 177 in file utils.s
      At line 183 in file utils.s
      At line 189 in file utils.s
      At line 195 in file utils.s

PLL_Init_step7extremelyslow 000000EA

Symbol: PLL_Init_step7extremelyslow
   Definitions
      At line 196 in file utils.s
   Uses
      At line 193 in file utils.s
Comment: PLL_Init_step7extremelyslow used once
PLL_Init_step7fast 000000BA

Symbol: PLL_Init_step7fast
   Definitions
      At line 171 in file utils.s
   Uses
      At line 167 in file utils.s
Comment: PLL_Init_step7fast used once
PLL_Init_step7fullspeed 000000A2

Symbol: PLL_Init_step7fullspeed
   Definitions
      At line 157 in file utils.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 151 in file utils.s
Comment: PLL_Init_step7fullspeed used once
PLL_Init_step7medium 000000C6

Symbol: PLL_Init_step7medium
   Definitions
      At line 178 in file utils.s
   Uses
      At line 174 in file utils.s
Comment: PLL_Init_step7medium used once
PLL_Init_step7slow 000000D2

Symbol: PLL_Init_step7slow
   Definitions
      At line 184 in file utils.s
   Uses
      At line 181 in file utils.s
Comment: PLL_Init_step7slow used once
PLL_Init_step7toofast 000000A0

Symbol: PLL_Init_step7toofast
   Definitions
      At line 152 in file utils.s
   Uses
      None
Comment: PLL_Init_step7toofast unused
PLL_Init_step7veryfast 000000AE

Symbol: PLL_Init_step7veryfast
   Definitions
      At line 164 in file utils.s
   Uses
      At line 160 in file utils.s
Comment: PLL_Init_step7veryfast used once
PLL_Init_step7veryslow 000000DE

Symbol: PLL_Init_step7veryslow
   Definitions
      At line 190 in file utils.s
   Uses
      At line 187 in file utils.s
Comment: PLL_Init_step7veryslow used once
PLL_Init_step8done 0000010C

Symbol: PLL_Init_step8done
   Definitions
      At line 217 in file utils.s
   Uses
      At line 209 in file utils.s
Comment: PLL_Init_step8done used once
PLL_Init_step8loop 000000FA

Symbol: PLL_Init_step8loop
   Definitions
      At line 206 in file utils.s
   Uses
      At line 212 in file utils.s
Comment: PLL_Init_step8loop used once
SysTick_Init 00000128



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: SysTick_Init
   Definitions
      At line 245 in file utils.s
   Uses
      At line 238 in file utils.s
Comment: SysTick_Init used once
SysTick_Wait 0000014A

Symbol: SysTick_Wait
   Definitions
      At line 265 in file utils.s
   Uses
      At line 292 in file utils.s
Comment: SysTick_Wait used once
SysTick_Wait1ms 00000162

Symbol: SysTick_Wait1ms
   Definitions
      At line 286 in file utils.s
   Uses
      At line 239 in file utils.s
Comment: SysTick_Wait1ms used once
SysTick_Wait1ms_done 00000172

Symbol: SysTick_Wait1ms_done
   Definitions
      At line 295 in file utils.s
   Uses
      At line 289 in file utils.s
Comment: SysTick_Wait1ms_done used once
SysTick_Wait1ms_loop 00000168

Symbol: SysTick_Wait1ms_loop
   Definitions
      At line 290 in file utils.s
   Uses
      At line 294 in file utils.s
Comment: SysTick_Wait1ms_loop used once
SysTick_Wait_loop 00000156

Symbol: SysTick_Wait_loop
   Definitions
      At line 271 in file utils.s
   Uses
      At line 274 in file utils.s
Comment: SysTick_Wait_loop used once
20 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

DELAY1MS 00013880

Symbol: DELAY1MS
   Definitions
      At line 283 in file utils.s
   Uses
      At line 291 in file utils.s
Comment: DELAY1MS used once
FXTAL 017D7840

Symbol: FXTAL
   Definitions
      At line 108 in file utils.s
   Uses
      At line 114 in file utils.s
Comment: FXTAL used once
MFRAC 00000000

Symbol: MFRAC
   Definitions
      At line 112 in file utils.s
   Uses
      At line 114 in file utils.s
      At line 119 in file utils.s

MINT 00000060

Symbol: MINT
   Definitions
      At line 111 in file utils.s
   Uses
      At line 114 in file utils.s
      At line 123 in file utils.s

N 00000004

Symbol: N
   Definitions
      At line 110 in file utils.s
   Uses
      At line 114 in file utils.s
      At line 130 in file utils.s

NVIC_ST_CTRL_R E000E010

Symbol: NVIC_ST_CTRL_R
   Definitions
      At line 234 in file utils.s
   Uses
      At line 246 in file utils.s
      At line 255 in file utils.s
      At line 270 in file utils.s

NVIC_ST_CURRENT_R E000E018

Symbol: NVIC_ST_CURRENT_R
   Definitions
      At line 236 in file utils.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 252 in file utils.s
Comment: NVIC_ST_CURRENT_R used once
NVIC_ST_RELOAD_R E000E014

Symbol: NVIC_ST_RELOAD_R
   Definitions
      At line 235 in file utils.s
   Uses
      At line 249 in file utils.s
      At line 267 in file utils.s

PSYSDIV 00000005

Symbol: PSYSDIV
   Definitions
      At line 18 in file utils.s
   Uses
      At line 114 in file utils.s
      At line 224 in file utils.s

Q 00000000

Symbol: Q
   Definitions
      At line 109 in file utils.s
   Uses
      At line 114 in file utils.s
      At line 128 in file utils.s

SYSCLK 04C4B400

Symbol: SYSCLK
   Definitions
      At line 114 in file utils.s
   Uses
      At line 148 in file utils.s
Comment: SYSCLK used once
SYSCTL_DSCLKCFG_DSOSCSRC_M 00F00000

Symbol: SYSCTL_DSCLKCFG_DSOSCSRC_M
   Definitions
      At line 36 in file utils.s
   Uses
      At line 99 in file utils.s
Comment: SYSCTL_DSCLKCFG_DSOSCSRC_M used once
SYSCTL_DSCLKCFG_DSOSCSRC_MOSC 00300000

Symbol: SYSCTL_DSCLKCFG_DSOSCSRC_MOSC
   Definitions
      At line 37 in file utils.s
   Uses
      At line 100 in file utils.s
Comment: SYSCTL_DSCLKCFG_DSOSCSRC_MOSC used once
SYSCTL_DSCLKCFG_R 400FE144

Symbol: SYSCTL_DSCLKCFG_R
   Definitions
      At line 35 in file utils.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 97 in file utils.s
Comment: SYSCTL_DSCLKCFG_R used once
SYSCTL_MEMTIM0_R 400FE0C0

Symbol: SYSCTL_MEMTIM0_R
   Definitions
      At line 34 in file utils.s
   Uses
      At line 144 in file utils.s
Comment: SYSCTL_MEMTIM0_R used once
SYSCTL_MOSCCTL_NOXTAL 00000004

Symbol: SYSCTL_MOSCCTL_NOXTAL
   Definitions
      At line 24 in file utils.s
   Uses
      At line 75 in file utils.s
Comment: SYSCTL_MOSCCTL_NOXTAL used once
SYSCTL_MOSCCTL_PWRDN 00000008

Symbol: SYSCTL_MOSCCTL_PWRDN
   Definitions
      At line 23 in file utils.s
   Uses
      At line 76 in file utils.s
Comment: SYSCTL_MOSCCTL_PWRDN used once
SYSCTL_MOSCCTL_R 400FE07C

Symbol: SYSCTL_MOSCCTL_R
   Definitions
      At line 22 in file utils.s
   Uses
      At line 73 in file utils.s
Comment: SYSCTL_MOSCCTL_R used once
SYSCTL_PLLFREQ0_MFRAC_M 000FFC00

Symbol: SYSCTL_PLLFREQ0_MFRAC_M
   Definitions
      At line 40 in file utils.s
   Uses
      At line 117 in file utils.s
Comment: SYSCTL_PLLFREQ0_MFRAC_M used once
SYSCTL_PLLFREQ0_MFRAC_S 0000000A

Symbol: SYSCTL_PLLFREQ0_MFRAC_S
   Definitions
      At line 42 in file utils.s
   Uses
      At line 119 in file utils.s
Comment: SYSCTL_PLLFREQ0_MFRAC_S used once
SYSCTL_PLLFREQ0_MINT_M 000003FF

Symbol: SYSCTL_PLLFREQ0_MINT_M
   Definitions
      At line 41 in file utils.s
   Uses
      At line 121 in file utils.s
Comment: SYSCTL_PLLFREQ0_MINT_M used once
SYSCTL_PLLFREQ0_MINT_S 00000000



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: SYSCTL_PLLFREQ0_MINT_S
   Definitions
      At line 43 in file utils.s
   Uses
      At line 123 in file utils.s
Comment: SYSCTL_PLLFREQ0_MINT_S used once
SYSCTL_PLLFREQ0_PLLPWR 00800000

Symbol: SYSCTL_PLLFREQ0_PLLPWR
   Definitions
      At line 39 in file utils.s
   Uses
      At line 134 in file utils.s
Comment: SYSCTL_PLLFREQ0_PLLPWR used once
SYSCTL_PLLFREQ0_R 400FE160

Symbol: SYSCTL_PLLFREQ0_R
   Definitions
      At line 38 in file utils.s
   Uses
      At line 115 in file utils.s
      At line 132 in file utils.s

SYSCTL_PLLFREQ1_N_M 0000001F

Symbol: SYSCTL_PLLFREQ1_N_M
   Definitions
      At line 46 in file utils.s
   Uses
      At line 129 in file utils.s
Comment: SYSCTL_PLLFREQ1_N_M used once
SYSCTL_PLLFREQ1_N_S 00000000

Symbol: SYSCTL_PLLFREQ1_N_S
   Definitions
      At line 48 in file utils.s
   Uses
      At line 130 in file utils.s
Comment: SYSCTL_PLLFREQ1_N_S used once
SYSCTL_PLLFREQ1_Q_M 00001F00

Symbol: SYSCTL_PLLFREQ1_Q_M
   Definitions
      At line 45 in file utils.s
   Uses
      At line 127 in file utils.s
Comment: SYSCTL_PLLFREQ1_Q_M used once
SYSCTL_PLLFREQ1_Q_S 00000008

Symbol: SYSCTL_PLLFREQ1_Q_S
   Definitions
      At line 47 in file utils.s
   Uses
      At line 128 in file utils.s
Comment: SYSCTL_PLLFREQ1_Q_S used once
SYSCTL_PLLFREQ1_R 400FE164

Symbol: SYSCTL_PLLFREQ1_R



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 44 in file utils.s
   Uses
      At line 125 in file utils.s
Comment: SYSCTL_PLLFREQ1_R used once
SYSCTL_PLLSTAT_LOCK 00000001

Symbol: SYSCTL_PLLSTAT_LOCK
   Definitions
      At line 50 in file utils.s
   Uses
      At line 208 in file utils.s
Comment: SYSCTL_PLLSTAT_LOCK used once
SYSCTL_PLLSTAT_R 400FE168

Symbol: SYSCTL_PLLSTAT_R
   Definitions
      At line 49 in file utils.s
   Uses
      At line 203 in file utils.s
Comment: SYSCTL_PLLSTAT_R used once
SYSCTL_RIS_MOSCPUPRIS 00000100

Symbol: SYSCTL_RIS_MOSCPUPRIS
   Definitions
      At line 21 in file utils.s
   Uses
      At line 83 in file utils.s
Comment: SYSCTL_RIS_MOSCPUPRIS used once
SYSCTL_RIS_R 400FE050

Symbol: SYSCTL_RIS_R
   Definitions
      At line 20 in file utils.s
   Uses
      At line 80 in file utils.s
Comment: SYSCTL_RIS_R used once
SYSCTL_RSCLKCFG_MEMTIMU 80000000

Symbol: SYSCTL_RSCLKCFG_MEMTIMU
   Definitions
      At line 26 in file utils.s
   Uses
      At line 225 in file utils.s
Comment: SYSCTL_RSCLKCFG_MEMTIMU used once
SYSCTL_RSCLKCFG_NEWFREQ 40000000

Symbol: SYSCTL_RSCLKCFG_NEWFREQ
   Definitions
      At line 27 in file utils.s
   Uses
      At line 138 in file utils.s
Comment: SYSCTL_RSCLKCFG_NEWFREQ used once
SYSCTL_RSCLKCFG_OSCSRC_M 00F00000

Symbol: SYSCTL_RSCLKCFG_OSCSRC_M
   Definitions
      At line 31 in file utils.s
   Uses



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      At line 90 in file utils.s
Comment: SYSCTL_RSCLKCFG_OSCSRC_M used once
SYSCTL_RSCLKCFG_OSCSRC_MOSC 00300000

Symbol: SYSCTL_RSCLKCFG_OSCSRC_MOSC
   Definitions
      At line 32 in file utils.s
   Uses
      At line 91 in file utils.s
Comment: SYSCTL_RSCLKCFG_OSCSRC_MOSC used once
SYSCTL_RSCLKCFG_PLLSRC_M 0F000000

Symbol: SYSCTL_RSCLKCFG_PLLSRC_M
   Definitions
      At line 29 in file utils.s
   Uses
      At line 92 in file utils.s
Comment: SYSCTL_RSCLKCFG_PLLSRC_M used once
SYSCTL_RSCLKCFG_PLLSRC_MOSC 03000000

Symbol: SYSCTL_RSCLKCFG_PLLSRC_MOSC
   Definitions
      At line 30 in file utils.s
   Uses
      At line 93 in file utils.s
Comment: SYSCTL_RSCLKCFG_PLLSRC_MOSC used once
SYSCTL_RSCLKCFG_PSYSDIV_M 000003FF

Symbol: SYSCTL_RSCLKCFG_PSYSDIV_M
   Definitions
      At line 33 in file utils.s
   Uses
      At line 222 in file utils.s
      At line 224 in file utils.s

SYSCTL_RSCLKCFG_R 400FE0B0

Symbol: SYSCTL_RSCLKCFG_R
   Definitions
      At line 25 in file utils.s
   Uses
      At line 66 in file utils.s
      At line 88 in file utils.s
      At line 136 in file utils.s
      At line 220 in file utils.s

SYSCTL_RSCLKCFG_USEPLL 10000000

Symbol: SYSCTL_RSCLKCFG_USEPLL
   Definitions
      At line 28 in file utils.s
   Uses
      At line 68 in file utils.s
      At line 226 in file utils.s

42 symbols
398 symbols in table
