/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [5:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [43:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~celloutsig_1_0z[2];
  assign celloutsig_0_0z = in_data[55:45] + in_data[36:26];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 9'h000;
    else _00_ <= in_data[34:26];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= _00_[6:1];
  assign celloutsig_0_11z = { celloutsig_0_1z[18:16], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, _00_, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, _01_ } & { celloutsig_0_1z[14:11], celloutsig_0_3z, _01_, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_18z = { in_data[135:124], celloutsig_1_0z } > in_data[153:139];
  assign celloutsig_0_3z = in_data[83:78] <= { celloutsig_0_1z[14:10], celloutsig_0_2z };
  assign celloutsig_0_8z = _01_[3:0] <= _00_[8:5];
  assign celloutsig_0_2z = celloutsig_0_0z[7:5] <= celloutsig_0_1z[12:10];
  assign celloutsig_1_19z = { celloutsig_1_4z[6:1], celloutsig_1_13z, celloutsig_1_7z } <= { celloutsig_1_0z[1:0], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_10z = ! { celloutsig_0_1z[17], _00_, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_13z = ! celloutsig_0_11z[36:26];
  assign celloutsig_0_1z = { in_data[39:31], celloutsig_0_0z } * { in_data[66:58], celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[159:157] * in_data[159:157];
  assign celloutsig_1_17z = celloutsig_1_4z[5:2] != { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = ~ in_data[180:172];
  assign celloutsig_1_6z = ~ in_data[134:124];
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_0z[10:3] };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = | { celloutsig_0_13z, celloutsig_0_10z, _00_[2:1], celloutsig_0_3z };
  assign celloutsig_1_13z = ~^ celloutsig_1_6z[2:0];
  assign celloutsig_1_0z = in_data[155:153] ~^ in_data[122:120];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
