{"vcs1":{"timestamp_begin":1739188084.651322339, "rt":0.25, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1739188084.971752857, "rt":0.18, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1739188085.206740591, "rt":0.20, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188084.400772955}
{"VCS_COMP_START_TIME": 1739188084.400772955}
{"VCS_COMP_END_TIME": 1739188085.473273518}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps alu_test.sv -sverilog ../design/alu.sv -o simv"}
{"vcs1": {"peak_mem": 307764}}
{"vcselab": {"peak_mem": 158220}}
