/*
 * Copyright (c) PyPTO Contributors.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 * -----------------------------------------------------------------------------------------------------------
 */
#include "scheduler_context.h"

#include <cinttypes>
#include <cstdio>

#include "common/unified_log.h"
#include "aicpu/device_time.h"
#include "aicpu/chip_swimlane_collector_aicpu.h"
#include "aicpu/platform_regs.h"
#include "aicpu/pmu_collector_aicpu.h"
#include "aicpu/args_dump_aicpu.h"
#include "common/memory_barrier.h"
#include "common/chip_swimlane_profiling.h"
#include "common/platform_config.h"
#include "pto_runtime2.h"
#include "pto_shared_memory.h"
#include "runtime.h"
#include "spin_hint.h"

// =============================================================================
// Cold-path helpers for the main dispatch loop (noinline to reduce hot-loop icache)
// =============================================================================

static void latch_scheduler_error(PTO2SharedMemoryHeader *header, int32_t thread_idx, int32_t error_code) {
    if (header == nullptr || error_code == PTO2_ERROR_NONE) {
        return;
    }
    // The first error code/thread pair wins; the bitmap cumulatively records all reporting threads.
    int32_t expected = PTO2_ERROR_NONE;
    if (header->sched_error_code.compare_exchange_strong(expected, error_code, std::memory_order_acq_rel)) {
        header->sched_error_thread.store(thread_idx, std::memory_order_release);
    }
    if (thread_idx >= 0 && thread_idx < 32) {
        header->sched_error_bitmap.fetch_or(1U << static_cast<uint32_t>(thread_idx), std::memory_order_acq_rel);
    }
}

LoopAction SchedulerContext::handle_orchestrator_exit(
    int32_t thread_idx, PTO2SharedMemoryHeader *header, Runtime *runtime, int32_t &task_count
) {
    if (completed_.load(std::memory_order_acquire)) {
        return LoopAction::BREAK_LOOP;
    }
    int32_t orch_err = header->orch_error_code.load(std::memory_order_acquire);
    if (orch_err != PTO2_ERROR_NONE) {
        LOG_ERROR(
            "Thread %d: Fatal error (code=%d), sending EXIT_SIGNAL to all cores. "
            "completed_tasks=%d, total_tasks=%d",
            thread_idx, orch_err, completed_tasks_.load(std::memory_order_relaxed), total_tasks_
        );
        if (!completed_.exchange(true, std::memory_order_acq_rel)) {
            emergency_shutdown(runtime);
        }
        return LoopAction::BREAK_LOOP;
    }
    int32_t sched_err = header->sched_error_code.load(std::memory_order_acquire);
    if (sched_err != PTO2_ERROR_NONE) {
        LOG_ERROR("Thread %d: Scheduler fatal error detected (code=%d)", thread_idx, sched_err);
        if (!completed_.exchange(true, std::memory_order_acq_rel)) {
            emergency_shutdown(runtime);
        }
        return LoopAction::BREAK_LOOP;
    }

    task_count = total_tasks_;
    if (task_count > 0 && completed_tasks_.load(std::memory_order_relaxed) >= task_count) {
        completed_.store(true, std::memory_order_release);
        LOG_INFO(
            "Thread %d: PTO2 completed tasks %d/%d", thread_idx, completed_tasks_.load(std::memory_order_relaxed),
            task_count
        );
        return LoopAction::BREAK_LOOP;
    }
    return LoopAction::NONE;
}

LoopAction
SchedulerContext::check_idle_fatal_error(int32_t thread_idx, PTO2SharedMemoryHeader *header, Runtime *runtime) {
    if (completed_.load(std::memory_order_acquire)) {
        return LoopAction::BREAK_LOOP;
    }
    int32_t orch_err = header->orch_error_code.load(std::memory_order_acquire);
    if (orch_err != PTO2_ERROR_NONE) {
        LOG_ERROR("Thread %d: Fatal error detected (code=%d), sending EXIT_SIGNAL to all cores", thread_idx, orch_err);
        if (!completed_.exchange(true, std::memory_order_acq_rel)) {
            emergency_shutdown(runtime);
        }
        return LoopAction::BREAK_LOOP;
    }
    int32_t sched_err = header->sched_error_code.load(std::memory_order_acquire);
    if (sched_err != PTO2_ERROR_NONE) {
        LOG_ERROR("Thread %d: Scheduler fatal error detected (code=%d)", thread_idx, sched_err);
        if (!completed_.exchange(true, std::memory_order_acq_rel)) {
            emergency_shutdown(runtime);
        }
        return LoopAction::BREAK_LOOP;
    }
    return LoopAction::NONE;
}

// =============================================================================
// Stall diagnostic log format.
//
// Every line is self-contained — when scheduler threads emit concurrently and
// device_log interleaves their output, each line still carries enough context
// to identify which thread / iteration / object it belongs to.
//
// Prefix on every line:
//   [STALL thread=N idle_iterations=K] CATEGORY ...
//
// All scheduler threads spinning at the same idle rate hit STALL_LOG_INTERVAL
// together, so lines with the same idle_iterations belong to one diagnostic
// round; grep "idle_iterations=N" groups one round's output.
//
// Categories (and which thread emits them):
//   SUMMARY  — completed / total counts and scan totals               (thread 0 only)
//   TASK     — one per non-completed task scanned from shared rings   (thread 0 only)
//              - state=RUNNING: includes running_on=[...] cross-ref
//              - state=READY:   fanin satisfied but no idle core yet
//              - state=WAIT:    includes missing_deps=N
//   CLUSTER  — one per cluster owned by this thread                   (every thread)
//              - busy slot shows kernel + task_id + cond_reg_state;
//                ANOMALY suffix when COND register is fin while software
//                still has the slot marked busy.
//
// Reader workflow:
//   1. grep SUMMARY                          -> overall completion status
//   2. grep "idle_iterations=N TASK"         -> stuck RUNNING task and which
//                                               core/thread it is on
//   3. grep "idle_iterations=N CLUSTER.*task=<id>" -> cross-check via the
//                                                     cluster line (or just
//                                                     read running_on in step 2)
// =============================================================================

namespace {

// Format a core's idle/busy state into a fixed buffer. Used inside CLUSTER lines.
// Layout (idle):    coreN(idle)
// Layout (busy):    coreN(busy kernel=K task=T cond_reg_state=ack)
// Layout (anomaly): coreN(busy kernel=K task=T cond_reg_state=fin ANOMALY)
//
// Healthy busy: COND register reports ack (AICore still executing). fin means
// AICore wrote completion but AICPU hasn't recycled the running slot yet —
// either a completion-poll bug or the diagnostic raced the recycle.
void format_core_status(
    char *buf, size_t buf_size, int32_t core_id, bool idle, const CoreExecState *core_state, uint64_t reg_addr_for_cond
) {
    if (idle) {
        snprintf(buf, buf_size, "core%d(idle)", core_id);
        return;
    }
    int32_t kernel = -1;
    int64_t task_id_raw = -1;
    if (core_state && core_state->running_slot_state) {
        int32_t subslot = static_cast<int32_t>(core_state->running_subslot);
        kernel = core_state->running_slot_state->task->kernel_id[subslot];
        task_id_raw = static_cast<int64_t>(core_state->running_slot_state->task->task_id.raw);
    }
    uint64_t cond_reg = read_reg(reg_addr_for_cond, RegId::COND);
    int32_t hw_state = EXTRACT_TASK_STATE(cond_reg);
    const char *cond_reg_state_str = (hw_state == TASK_ACK_STATE) ? "ack" : "fin";
    if (hw_state == TASK_ACK_STATE) {
        snprintf(
            buf, buf_size, "core%d(busy kernel=%d task=%" PRId64 " cond_reg_state=%s)", core_id, kernel, task_id_raw,
            cond_reg_state_str
        );
    } else {
        snprintf(
            buf, buf_size,
            "core%d(busy kernel=%d task=%" PRId64
            " cond_reg_state=%s ANOMALY cond_tok=%d running_tok=%d pending_tok=%d)",
            core_id, kernel, task_id_raw, cond_reg_state_str, EXTRACT_TASK_ID(cond_reg),
            core_state->running_reg_task_id, core_state->pending_reg_task_id
        );
    }
}

}  // namespace

int32_t SchedulerContext::find_core_owner_thread(int32_t core_id) const {
    for (int32_t t = 0; t < aicpu_thread_num_; t++) {
        const int32_t *ids = core_trackers_[t].core_ids();
        int32_t n = core_trackers_[t].core_num();
        for (int32_t i = 0; i < n; i++) {
            if (ids[i] == core_id) return t;
        }
    }
    return -1;
}

bool SchedulerContext::self_owns_running_task(int32_t thread_idx) const {
    const int32_t *cores = core_trackers_[thread_idx].core_ids();
    int32_t core_num = core_trackers_[thread_idx].core_num();
    for (int32_t i = 0; i < core_num; i++) {
        if (core_exec_states_[cores[i]].running_slot_state != nullptr) {
            return true;
        }
    }
    return false;
}

bool SchedulerContext::no_thread_owns_running_task() const {
    for (int32_t t = 0; t < aicpu_thread_num_; t++) {
        if (self_owns_running_task(t)) return false;
    }
    return true;
}

void SchedulerContext::log_stall_diagnostics(
    int32_t thread_idx, int32_t task_count, int32_t idle_iterations, int32_t last_progress_count
) {
    CoreTracker &tracker = core_trackers_[thread_idx];

    // T0 owns the shared-ring scan; printing it from other threads would
    // produce identical TASK lines once per scheduler thread.
    if (thread_idx == 0) {
        int32_t cnt_ready = 0, cnt_waiting = 0, cnt_running = 0, submitted_in_ring = 0;
        for (int r = 0; r < PTO2_MAX_RING_DEPTH; r++) {
            PTO2SharedMemoryRingHeader &ring = *sched_->ring_sched_state.ring;
            int32_t ring_task_count = ring.fc.current_task_index.load(std::memory_order_relaxed);
            submitted_in_ring += ring_task_count;
            for (int32_t si = 0; si < ring_task_count; si++) {
                PTO2TaskSlotState &slot_state = ring.get_slot_state_by_task_id(si);
                PTO2TaskState st = slot_state.task_state.load(std::memory_order_relaxed);
                // Polling: no fanin_refcount. Recompute met/total from the inline
                // fanin ids vs the ring completion_flags (rc = satisfied producers,
                // fi = raw producer count) so the stall dump still shows readiness.
                int32_t fi = slot_state.payload != nullptr ? slot_state.payload->fanin_count : 0;
                int32_t rc = 0;
                if (slot_state.payload != nullptr) {
                    for (int32_t k = 0; k < fi; k++) {
                        int32_t pid = slot_state.payload->fanin_local_ids[k];
                        if (ring.is_completion_flag_set(pid, std::memory_order_relaxed)) rc++;
                    }
                }
                int32_t kid_aic = slot_state.task->kernel_id[0];
                int32_t kid_aiv0 = slot_state.task->kernel_id[1];
                int32_t kid_aiv1 = slot_state.task->kernel_id[2];
                int64_t task_id = static_cast<int64_t>(slot_state.task->task_id.raw);
                if (st >= PTO2_TASK_COMPLETED) continue;
                // task_state has no intermediate ready/running value — it
                // stays PENDING until the worker stores COMPLETED. Classify
                // by the ground truth instead: a slot is RUNNING iff some
                // core has it as running_slot_state. A task occupies at most
                // 3 cores (one cluster), all under the same owner thread by
                // construction of assign_cores_to_threads.
                char running_on[192] = {0};
                int32_t owner = -1;
                int32_t pos = 0;
                bool is_running = false;
                for (int32_t cid = 0; cid < cores_total_num_ && pos + 32 < (int32_t)sizeof(running_on); cid++) {
                    if (core_exec_states_[cid].running_slot_state != &slot_state) continue;
                    is_running = true;
                    if (owner < 0) owner = find_core_owner_thread(cid);
                    const char *sname = subslot_name(core_exec_states_[cid].running_subslot);
                    int32_t written = snprintf(
                        running_on + pos, sizeof(running_on) - pos, "%score=%d(%s)", pos == 0 ? "" : " ", cid, sname
                    );
                    if (written > 0) pos += written;
                }

                if (is_running) {
                    cnt_running++;
                    if (cnt_running > STALL_DUMP_READY_MAX) continue;
                    LOG_INFO(
                        "[STALL thread=%d idle_iterations=%d] TASK ring=%d task_id=%" PRId64
                        " state=RUNNING fanin_met=%d/%d kernels=[aic:%d aiv0:%d aiv1:%d] "
                        "running_on=[owner_thread=%d cores=[%s]]",
                        thread_idx, idle_iterations, r, task_id, rc, fi, kid_aic, kid_aiv0, kid_aiv1, owner, running_on
                    );
                    continue;
                }
                if (rc >= fi) {
                    cnt_ready++;
                    if (cnt_ready > STALL_DUMP_READY_MAX) continue;
                    LOG_INFO(
                        "[STALL thread=%d idle_iterations=%d] TASK ring=%d task_id=%" PRId64
                        " state=READY   fanin_met=%d/%d kernels=[aic:%d aiv0:%d aiv1:%d]",
                        thread_idx, idle_iterations, r, task_id, rc, fi, kid_aic, kid_aiv0, kid_aiv1
                    );
                    continue;
                }
                cnt_waiting++;
                if (cnt_waiting > STALL_DUMP_WAIT_MAX) continue;
                LOG_INFO(
                    "[STALL thread=%d idle_iterations=%d] TASK ring=%d task_id=%" PRId64
                    " state=WAIT    fanin_met=%d/%d kernels=[aic:%d aiv0:%d aiv1:%d] missing_deps=%d",
                    thread_idx, idle_iterations, r, task_id, rc, fi, kid_aic, kid_aiv0, kid_aiv1, fi - rc
                );
            }
        }
        int32_t effective_total = task_count > 0 ? task_count : submitted_in_ring;
        int32_t c = completed_tasks_.load(std::memory_order_relaxed);
        LOG_INFO(
            "[STALL thread=%d idle_iterations=%d] SUMMARY completed=%d/%d last_progress_iteration=%d "
            "scan_ready=%d scan_waiting=%d scan_running=%d",
            thread_idx, idle_iterations, c, effective_total, last_progress_count, cnt_ready, cnt_waiting, cnt_running
        );
    }

    // CLUSTER lines: one per cluster this thread owns.
    // cluster_id = local_cluster_idx * active_sched_threads_ + thread_idx, matching the
    // round-robin assignment in assign_cores_to_threads.
    int32_t ast = active_sched_threads_ > 0 ? active_sched_threads_ : aicpu_thread_num_;
    for (int32_t cli = 0; cli < tracker.get_cluster_count() && cli < STALL_DUMP_CORE_MAX; cli++) {
        int32_t offset = cli * 3;
        int32_t aic_id = tracker.get_aic_core_id(offset);
        int32_t aiv0_id = tracker.get_aiv0_core_id(offset);
        int32_t aiv1_id = tracker.get_aiv1_core_id(offset);
        bool aic_idle = tracker.is_aic_core_idle(offset);
        bool aiv0_idle = tracker.is_aiv0_core_idle(offset);
        bool aiv1_idle = tracker.is_aiv1_core_idle(offset);
        int32_t cluster_id = cli * ast + thread_idx;
        char aic_buf[192], aiv0_buf[192], aiv1_buf[192];
        format_core_status(
            aic_buf, sizeof(aic_buf), aic_id, aic_idle, &core_exec_states_[aic_id], core_exec_states_[aic_id].reg_addr
        );
        format_core_status(
            aiv0_buf, sizeof(aiv0_buf), aiv0_id, aiv0_idle, &core_exec_states_[aiv0_id],
            core_exec_states_[aiv0_id].reg_addr
        );
        format_core_status(
            aiv1_buf, sizeof(aiv1_buf), aiv1_id, aiv1_idle, &core_exec_states_[aiv1_id],
            core_exec_states_[aiv1_id].reg_addr
        );
        LOG_INFO(
            "[STALL thread=%d idle_iterations=%d] CLUSTER cluster_id=%d aic=%s aiv0=%s aiv1=%s", thread_idx,
            idle_iterations, cluster_id, aic_buf, aiv0_buf, aiv1_buf
        );
    }
}

void SchedulerContext::log_shutdown_stall_snapshot(
    int32_t trigger_thread_idx, int32_t trigger_idle_iterations, int32_t trigger_last_progress_count
) {
    LOG_WARN(
        "[SHUTDOWN_SNAPSHOT trigger_thread=%d reason=scheduler_timeout idle_iterations=%d] "
        "dumping all scheduler threads before emergency shutdown",
        trigger_thread_idx, trigger_idle_iterations
    );
    int32_t thread_count = active_sched_threads_ > 0 ? active_sched_threads_ : aicpu_thread_num_;
    if (thread_count < 0 || thread_count > MAX_AICPU_THREADS) {
        LOG_ERROR(
            "[SHUTDOWN_SNAPSHOT trigger_thread=%d] invalid thread_count=%d, clamping to [0,%d]", trigger_thread_idx,
            thread_count, MAX_AICPU_THREADS
        );
        thread_count = thread_count < 0 ? 0 : MAX_AICPU_THREADS;
    }
    for (int32_t t = 0; t < thread_count; t++) {
        log_stall_diagnostics(t, total_tasks_, trigger_idle_iterations, trigger_last_progress_count);
    }
}

int32_t SchedulerContext::handle_timeout_exit(
    int32_t thread_idx, PTO2SharedMemoryHeader *header, Runtime *runtime, int32_t idle_iterations,
    int32_t last_progress_count
#if SIMPLER_DFX
    ,
    uint64_t sched_start_ts
#endif
) {
    LOG_ERROR(
        "[STALL thread=%d idle_iterations=%d] TIMEOUT_EXIT after_idle_iterations=%d", thread_idx, idle_iterations,
        idle_iterations
    );
    latch_scheduler_error(header, thread_idx, PTO2_ERROR_SCHEDULER_TIMEOUT);
    if (!completed_.exchange(true, std::memory_order_acq_rel)) {
        log_shutdown_stall_snapshot(thread_idx, idle_iterations, last_progress_count);
#if SIMPLER_DFX
        // Capture the in-flight kernels' partial output before signalling the
        // cores to exit, so the dump reflects the live stuck state.
        if (is_dump_args_enabled()) {
            dump_running_task_outputs<PTO2_SUBTASK_SLOT_COUNT>(
                thread_idx, cores_total_num_,
                [this](int32_t cid) {
                    return core_exec_states_[cid].running_slot_state;
                },
                [](ActiveMask active_mask, int raw_subtask_id) {
                    return active_mask.subtask_active(static_cast<PTO2SubtaskSlot>(raw_subtask_id));
                },
                [this](int32_t func_id) {
                    return get_function_bin_addr(func_id);
                }
            );
        }
#endif
        emergency_shutdown(runtime);
    }
#if SIMPLER_DFX
    uint64_t sched_timeout_ts = get_sys_cnt_aicpu();
    LOG_INFO(
        "Thread %d: sched_start=%" PRIu64 " sched_end(timeout)=%" PRIu64 " sched_cost=%.3fus", thread_idx,
        static_cast<uint64_t>(sched_start_ts), static_cast<uint64_t>(sched_timeout_ts),
        cycles_to_us(sched_timeout_ts - sched_start_ts)
    );
#endif
    return -PTO2_ERROR_SCHEDULER_TIMEOUT;
}

#if SIMPLER_DFX
void SchedulerContext::log_chip_swimlane_summary(int32_t thread_idx, int32_t cur_thread_completed) {
    auto &chip_swimlane = sched_chip_swimlane_[thread_idx];
    uint64_t sched_end_ts = get_sys_cnt_aicpu();
    LOG_INFO(
        "Thread %d: sched_start=%" PRIu64 " sched_end=%" PRIu64 " sched_cost=%.3fus", thread_idx,
        static_cast<uint64_t>(chip_swimlane.sched_start_ts), static_cast<uint64_t>(sched_end_ts),
        cycles_to_us(sched_end_ts - chip_swimlane.sched_start_ts)
    );

    uint64_t sched_total =
        chip_swimlane.sched_complete_cycle + chip_swimlane.sched_dispatch_cycle + chip_swimlane.sched_idle_cycle;
    if (sched_total == 0) sched_total = 1;

#if SIMPLER_SCHED_PROFILING
    {
        PTO2SchedProfilingData sp = scheduler_get_profiling(thread_idx);
        uint64_t otc_total = sp.lock_cycle + sp.fanout_cycle + sp.fanin_cycle + sp.self_consumed_cycle;
        uint64_t complete_poll =
            (chip_swimlane.sched_complete_cycle > otc_total + chip_swimlane.sched_complete_perf_cycle) ?
                (chip_swimlane.sched_complete_cycle - otc_total - chip_swimlane.sched_complete_perf_cycle) :
                0;
        uint64_t dispatch_poll = (chip_swimlane.sched_dispatch_cycle >
                                  chip_swimlane.sched_dispatch_pop_cycle + chip_swimlane.sched_dispatch_setup_cycle) ?
                                     (chip_swimlane.sched_dispatch_cycle - chip_swimlane.sched_dispatch_pop_cycle -
                                      chip_swimlane.sched_dispatch_setup_cycle) :
                                     0;

        LOG_INFO(
            "Thread %d: === Scheduler Phase Breakdown: total=%.3fus, %d tasks ===", thread_idx,
            cycles_to_us(sched_total), cur_thread_completed
        );

        // fanout / fanin per-thread aggregates live in
        // sched_overhead_analysis.compute_dag_stats_from_deps (deps.json edges
        // × core_to_thread).
        LOG_INFO(
            "Thread %d:   complete       : %.3fus (%.1f%%)", thread_idx,
            cycles_to_us(chip_swimlane.sched_complete_cycle), chip_swimlane.sched_complete_cycle * 100.0 / sched_total
        );

        uint64_t c_parent = chip_swimlane.sched_complete_cycle > 0 ? chip_swimlane.sched_complete_cycle : 1;
        uint64_t complete_miss_count = (chip_swimlane.complete_probe_count > chip_swimlane.complete_hit_count) ?
                                           (chip_swimlane.complete_probe_count - chip_swimlane.complete_hit_count) :
                                           0;
        double complete_hit_rate = chip_swimlane.complete_probe_count > 0 ?
                                       chip_swimlane.complete_hit_count * 100.0 / chip_swimlane.complete_probe_count :
                                       0.0;
        LOG_INFO(
            "Thread %d:     poll         : %.3fus (%.1f%%)  hit=%" PRIu64 ", miss=%" PRIu64 ", hit_rate=%.1f%%",
            thread_idx, cycles_to_us(complete_poll), complete_poll * 100.0 / c_parent,
            static_cast<uint64_t>(chip_swimlane.complete_hit_count), static_cast<uint64_t>(complete_miss_count),
            complete_hit_rate
        );
        LOG_INFO(
            "Thread %d:     otc_lock     : %.3fus (%.1f%%)  work=%.3fus wait=%.3fus  atomics=%" PRIu64 "", thread_idx,
            cycles_to_us(sp.lock_cycle), sp.lock_cycle * 100.0 / c_parent,
            cycles_to_us(sp.lock_cycle - sp.lock_wait_cycle), cycles_to_us(sp.lock_wait_cycle),
            static_cast<uint64_t>(sp.lock_atomic_count)
        );
        LOG_INFO(
            "Thread %d:     otc_fanout   : %.3fus (%.1f%%)  work=%.3fus wait=%.3fus  atomics=%" PRIu64 "", thread_idx,
            cycles_to_us(sp.fanout_cycle), sp.fanout_cycle * 100.0 / c_parent,
            cycles_to_us(sp.fanout_cycle - sp.push_wait_cycle), cycles_to_us(sp.push_wait_cycle),
            static_cast<uint64_t>(sp.fanout_atomic_count)
        );
        LOG_INFO(
            "Thread %d:     otc_fanin    : %.3fus (%.1f%%)  atomics=%" PRIu64 "", thread_idx,
            cycles_to_us(sp.fanin_cycle), sp.fanin_cycle * 100.0 / c_parent,
            static_cast<uint64_t>(sp.fanin_atomic_count)
        );
        LOG_INFO(
            "Thread %d:     otc_self     : %.3fus (%.1f%%)  atomics=%" PRIu64 "", thread_idx,
            cycles_to_us(sp.self_consumed_cycle), sp.self_consumed_cycle * 100.0 / c_parent,
            static_cast<uint64_t>(sp.self_atomic_count)
        );
        LOG_INFO(
            "Thread %d:     perf         : %.3fus (%.1f%%)", thread_idx,
            cycles_to_us(chip_swimlane.sched_complete_perf_cycle),
            chip_swimlane.sched_complete_perf_cycle * 100.0 / c_parent
        );

        LOG_INFO(
            "Thread %d:   dispatch       : %.3fus (%.1f%%)", thread_idx,
            cycles_to_us(chip_swimlane.sched_dispatch_cycle), chip_swimlane.sched_dispatch_cycle * 100.0 / sched_total
        );

        uint64_t d_parent = chip_swimlane.sched_dispatch_cycle > 0 ? chip_swimlane.sched_dispatch_cycle : 1;
        LOG_INFO(
            "Thread %d:     poll         : %.3fus (%.1f%%)", thread_idx, cycles_to_us(dispatch_poll),
            dispatch_poll * 100.0 / d_parent
        );
        LOG_INFO(
            "Thread %d:     pop          : %.3fus (%.1f%%)  work=%.3fus wait=%.3fus  atomics=%" PRIu64 "", thread_idx,
            cycles_to_us(chip_swimlane.sched_dispatch_pop_cycle),
            chip_swimlane.sched_dispatch_pop_cycle * 100.0 / d_parent,
            cycles_to_us(chip_swimlane.sched_dispatch_pop_cycle - sp.pop_wait_cycle), cycles_to_us(sp.pop_wait_cycle),
            static_cast<uint64_t>(sp.pop_atomic_count)
        );
        LOG_INFO(
            "Thread %d:     setup        : %.3fus (%.1f%%)", thread_idx,
            cycles_to_us(chip_swimlane.sched_dispatch_setup_cycle),
            chip_swimlane.sched_dispatch_setup_cycle * 100.0 / d_parent
        );

        LOG_INFO(
            "Thread %d:   idle           : %.3fus (%.1f%%)", thread_idx, cycles_to_us(chip_swimlane.sched_idle_cycle),
            chip_swimlane.sched_idle_cycle * 100.0 / sched_total
        );

        if (cur_thread_completed > 0) {
            LOG_INFO(
                "Thread %d:   avg/complete   : %.3fus", thread_idx,
                cycles_to_us(chip_swimlane.sched_complete_cycle) / cur_thread_completed
            );
        }
    }
#endif
    LOG_INFO(
        "Thread %d: Scheduler summary: total_time=%.3fus, loops=%" PRIu64 ", tasks_scheduled=%d", thread_idx,
        cycles_to_us(sched_total), static_cast<uint64_t>(chip_swimlane.sched_loop_count), cur_thread_completed
    );
}
#endif

// =============================================================================
// Shutdown: deinit AICore regs for this thread's cores (and PMU finalize if enabled).
// Orchestrator threads have core_trackers_[thread_idx].core_num() == 0 -> no-op.
// platform_deinit_aicore_regs is idempotent; safe to call after early completion.
// =============================================================================
int32_t SchedulerContext::shutdown(int32_t thread_idx) {
    const int32_t *cores = core_trackers_[thread_idx].core_ids();
    int32_t core_num = core_trackers_[thread_idx].core_num();
    if (core_num == 0) return 0;

#if SIMPLER_DFX
    if (is_pmu_enabled()) {
        pmu_aicpu_finalize(cores, core_num);
    }
#endif

    LOG_INFO("Thread %d: Shutting down %d cores", thread_idx, core_num);
    int32_t rc = 0;
    for (int32_t i = 0; i < core_num; i++) {
        int32_t core_id = cores[i];
        uint64_t reg_addr = core_exec_states_[core_id].reg_addr;
        if (reg_addr != 0) {
            // Timeout means AICore is unresponsive. Log and continue deiniting remaining cores.
            if (platform_deinit_aicore_regs(reg_addr) != 0) {
                LOG_ERROR("Thread %d: Core %d deinit timed out", thread_idx, core_id);
                rc = -1;
            }
        } else {
            LOG_ERROR("Thread %d: Core %d has invalid register address", thread_idx, core_id);
        }
    }
    return rc;
}

// =============================================================================
// Handshake a contiguous slice of AICore workers. Runs on every AICPU thread in
// parallel (partitioned by tidx/nthreads); the leader's pre_handshake_init has
// already zeroed state, set cores_total_num_, and reset the counts/flag. The
// per-core work here — releasing the core, then opening its register window over
// serial MMIO — is what dominates preamble, so splitting the slice across
// threads is the whole point. Within a slice we still sweep (poll every
// outstanding core per pass, service whichever reported) so one slow core's
// wakeup overlaps its neighbours' instead of blocking them. Worker-id lists are
// built serially in post_handshake_init (core-index order) once every slice has
// landed, so the shared aic_count_/aiv_count_ are written by one thread only.
// =============================================================================
void SchedulerContext::handshake_partition(Runtime *runtime, int32_t tidx, int32_t nthreads) {
    Handshake *all_handshakes = reinterpret_cast<Handshake *>(runtime->workers);
    const int32_t total = cores_total_num_;
    const int32_t lo = static_cast<int32_t>((static_cast<int64_t>(tidx) * total) / nthreads);
    const int32_t hi = static_cast<int32_t>((static_cast<int64_t>(tidx + 1) * total) / nthreads);

    // The AICore publishes {physical_core_id, core_type, aicore_done} on launch,
    // gated by nothing. task is not published here: the AICore's aicore_done
    // report flushes its whole handshake cache line, so a task stored before the
    // report would be clobbered. task is written per core in the sweep below,
    // after that core's aicore_done is observed and before its window opens (the
    // point the AICore reads task).

    // Get platform physical cores count for validation
    uint32_t max_physical_cores_count = platform_get_physical_cores_count();

    // Step 2: collect responses from this slice. Each core reports
    // {physical_core_id, core_type, aicore_done} in one write, then waits — by
    // polling its own DATA_MAIN_BASE SPR — for us to open its register window.
    // We sweep the slice: poll every outstanding core per pass and service
    // whichever have reported, rather than blocking on core i before looking at
    // core i+1, so per-core wakeups overlap (≈ max, not Σ). aicore_done is a GM
    // read (not the nGnRE MMIO reg window), so sweeping is not forced serial the
    // way RegId::COND polling is.
    //
    // Servicing a core = validate its physical_core_id, then open its register
    // window (platform_init_aicore_regs: FAST_PATH + DATA_MAIN_BASE=IDLE). That
    // IDLE write is *also* the signal the core polls for to leave its
    // post-report wait — so opening the window IS the acknowledgement. There is
    // no separate aicpu_regs_ready ack and no second round-trip. AIC/AIV
    // classification is deferred to post_handshake_init (serial) so aic_count_/
    // aiv_count_ are never incremented from more than one thread.
    uint64_t *regs = reinterpret_cast<uint64_t *>(regs_);
    bool core_serviced[RUNTIME_MAX_WORKER] = {false};

    // Every core publishes aicore_done on launch, so the whole slice is already
    // reported when the AICPU sweeps it. The reported cores are collected first,
    // then serviced in batched phases (publish tasks, open windows, store
    // CoreExecStates); each phase issues its stores without interleaving another
    // phase's, so posted MMIO STRs and write-through GM stores do not serialize.
    struct ReadyCore {
        int32_t i;
        uint32_t pcid;
        uint64_t reg_addr;
        CoreType core_type;
    };
    ReadyCore ready[RUNTIME_MAX_WORKER];
    int32_t n_ready = 0;

    // Phase 1: collect every reported core in this slice and prefetch its
    // CoreExecState line for write, so the Phase 4 struct store hits a warm line.
    for (int32_t remaining = hi - lo; remaining > 0;) {
        for (int32_t i = lo; i < hi; i++) {
            if (core_serviced[i]) continue;
            Handshake *hank = &all_handshakes[i];
            if (hank->aicore_done == 0) {
                SPIN_WAIT_HINT();
                continue;
            }
            uint32_t physical_core_id = hank->physical_core_id;
            if (physical_core_id >= max_physical_cores_count) {
                LOG_ERROR(
                    "Core %d reported invalid physical_core_id=%u (platform max=%u)", i, physical_core_id,
                    max_physical_cores_count
                );
                handshake_failed_.store(true, std::memory_order_release);
                core_serviced[i] = true;
                remaining--;
                continue;
            }
            __builtin_prefetch(&core_exec_states_[i], 1, 3);
            ready[n_ready++] = {i, physical_core_id, regs[physical_core_id], hank->core_type};
            core_serviced[i] = true;
            remaining--;
        }
    }

    // Phase 2: publish every task pointer, then ONE barrier. The core reads task
    // only after its window opens (Phase 3); a single barrier orders all task
    // stores before any window STR. Writing task now (after the report) also
    // keeps the core's CACHELINE_OUT report flush from clobbering it.
    for (int32_t r = 0; r < n_ready; r++) {
        all_handshakes[ready[r].i].task = reinterpret_cast<uint64_t>(&payload_per_core_[ready[r].i][0]);
    }
    OUT_OF_ORDER_STORE_BARRIER();

    // Phase 3: open every window. platform_init_aicore_regs' STRs are posted
    // Device-nGnRE writes, issued back-to-back with no interleaved GM stores.
    for (int32_t r = 0; r < n_ready; r++) {
        platform_init_aicore_regs(ready[r].reg_addr);
    }

    // Phase 4: publish each CoreExecState with a single (prefetched) struct store.
    // core_exec_states_ is AICPU-private (the scheduler reads it, never the core),
    // so it may be written after the windows open.
    for (int32_t r = 0; r < n_ready; r++) {
        int32_t i = ready[r].i;
        CoreExecState st{};
        st.reg_addr = ready[r].reg_addr;
        st.cond_ptr = get_reg_ptr(ready[r].reg_addr, RegId::COND);
        st.running_reg_task_id = AICPU_TASK_INVALID;
        st.pending_reg_task_id = AICPU_TASK_INVALID;
#if !SIMPLER_DFX
        st.worker_id = i;
        st.physical_core_id = ready[r].pcid;
        st.core_type = ready[r].core_type;
#endif
        core_exec_states_[i] = st;
        core_type_compact_[i] = static_cast<uint8_t>(ready[r].core_type);
#if SIMPLER_DFX
        physical_core_ids_[i] = ready[r].pcid;
#endif
    }
    OUT_OF_ORDER_STORE_BARRIER();
}

// =============================================================================
// Assign discovered cores to scheduler threads (cluster-aligned round-robin).
// =============================================================================
bool SchedulerContext::assign_cores_to_threads() {
    // Cluster-aligned round-robin assignment: cluster ci -> sched thread ci % active_sched_threads_.
    // Each cluster = 1 AIC + 2 adjacent AIV; the triple is always kept together.
    //
    // 3S+1P: the last AICPU thread is the core-less resolution thread (P); cores
    // partition across the remaining (aicpu_thread_num_ - 1) scheduler threads
    // only, so P never owns a cluster and never polls a COND register. P is
    // mandatory — like tmr's scheduler + orchestrator split, host_build_graph
    // needs at least two AICPU threads (one S + one P); one thread cannot own
    // cores and resolve on a dedicated thread at once.
    if (aicpu_thread_num_ < 2) {
        LOG_ERROR(
            "host_build_graph requires aicpu_thread_num >= 2 (1 scheduler + 1 resolution); got %d", aicpu_thread_num_
        );
        return false;
    }
    p_thread_idx_ = aicpu_thread_num_ - 1;
    active_sched_threads_ = aicpu_thread_num_ - 1;
    int32_t cluster_count = aic_count_;

    // Max clusters any single sched thread can hold: ceil(cluster_count / active_sched_threads_).
    int32_t max_clusters_per_thread = (cluster_count + active_sched_threads_ - 1) / active_sched_threads_;
    int32_t thread_cores_num = max_clusters_per_thread * 3;

    if (thread_cores_num > CoreTracker::MAX_CORE_PER_THREAD) {
        LOG_ERROR("Can't assign more then 64 cores in per scheduler");
        return false;
    }

    LOG_INFO(
        "Assigning cores (round-robin): %d clusters across %d sched threads (%d AIC, %d AIV)", cluster_count,
        active_sched_threads_, aic_count_, aiv_count_
    );

    // running_reg_task_id / pending_reg_task_id for every serviced core are reset
    // in handshake_partition's sweep.

    // Count clusters per thread first (round-robin may distribute unevenly)
    int32_t clusters_per_thread[MAX_AICPU_THREADS] = {};
    for (int32_t ci = 0; ci < cluster_count; ci++) {
        clusters_per_thread[ci % active_sched_threads_]++;
    }
    for (int32_t i = 0; i < active_sched_threads_; i++) {
        core_trackers_[i].init(clusters_per_thread[i]);
    }

    int32_t cluster_idx_per_thread[MAX_AICPU_THREADS] = {};

    for (int32_t ci = 0; ci < cluster_count; ci++) {
        int32_t t = ci % active_sched_threads_;

        int32_t aic_wid = aic_worker_ids_[ci];
        int32_t aiv0_wid = aiv_worker_ids_[2 * ci];
        int32_t aiv1_wid = aiv_worker_ids_[2 * ci + 1];

        core_trackers_[t].set_cluster(cluster_idx_per_thread[t]++, aic_wid, aiv0_wid, aiv1_wid);

        LOG_DEBUG("Thread %d: cluster %d (AIC=%d, AIV0=%d, AIV1=%d)", t, ci, aic_wid, aiv0_wid, aiv1_wid);
    }

    for (int32_t t = 0; t < aicpu_thread_num_; t++) {
        LOG_DEBUG(
            "Thread %d: total %d cores (%d clusters)", t, core_trackers_[t].core_num(),
            core_trackers_[t].get_cluster_count()
        );
    }

    LOG_INFO(
        "Config: threads=%d, cores=%d, cores_per_thread=%d", aicpu_thread_num_, cores_total_num_, thread_cores_num
    );
    return true;
}

// =============================================================================
// Emergency shutdown: broadcast exit signal to every handshake'd core and
// deinit their AICore register blocks. Idempotent.
// =============================================================================
void SchedulerContext::emergency_shutdown(Runtime *runtime) {
    (void)runtime;  // exit is now delivered via each core's register block, not GM
    LOG_WARN("Emergency shutdown: sending exit signal to all initialized cores");
    int32_t timeout_count = 0;
    for (int32_t i = 0; i < cores_total_num_; i++) {
        // platform_deinit_aicore_regs writes DATA_MAIN_BASE=EXIT, which both
        // releases a core still polling for its window to open and signals it to
        // exit. Cores never opened (reg_addr==0) are reaped by the host device
        // reset that follows a handshake failure.
        if (core_exec_states_[i].reg_addr != 0) {
            if (platform_deinit_aicore_regs(core_exec_states_[i].reg_addr) != 0) {
                timeout_count++;
            }
        }
    }
    if (timeout_count > 0) {
        LOG_ERROR("Emergency shutdown: %d cores did not acknowledge exit", timeout_count);
    }
}

// =============================================================================
// Lifecycle: init / deinit
// =============================================================================
int32_t SchedulerContext::pre_handshake_init(Runtime *runtime, int32_t aicpu_thread_num, uint64_t regs_base) {
    always_assert(runtime != nullptr);

    // Zero all per-core execution state before handshake
    memset(core_exec_states_, 0, sizeof(core_exec_states_));

    // Wire thread configuration that handshake/assign need to read.
    aicpu_thread_num_ = aicpu_thread_num;
    regs_ = regs_base;

#if SIMPLER_DFX
    // chip_swimlane_aicpu_init promotes g_chip_swimlane_level from the shared-memory
    // header — must be called BEFORE caching the level, otherwise the cached
    // value would still be 0 (only the binary enable bit has been seeded by
    // kernel.cpp at this point). Reset the cached level on disabled runs so a
    // prior enabled launch's level can't leak into the phase-record gates in
    // scheduler_dispatch. This runs on the leader before it publishes
    // hs_setup_done_, so it happens-before every thread's handshake_partition
    // (and therefore before any aicpu_ready=1 write).
    if (is_chip_swimlane_enabled()) {
        chip_swimlane_aicpu_init(runtime->worker_count);
        chip_swimlane_level_ = get_chip_swimlane_level();
        if (chip_swimlane_level_ >= ChipSwimlaneLevel::SCHED_PHASES) {
            // Sched-phase pool count must match the dump_args_init thread count
            // below. This block runs before assign_cores_to_threads, so the
            // active_sched_threads_ member isn't set yet; every AICPU thread is a
            // scheduler, so the count is aicpu_thread_num_. Without it, init_phase
            // would prime zero sched pools and all sched_phase emits would silently
            // drop.
            const int sched_phase_threads = aicpu_thread_num_;
            // Orchestration is always single-threaded, so orch-phase is one pool
            // (ordinal 0) — see record_orch_phase.
            const int orch_phase_threads = 1;
            chip_swimlane_aicpu_init_phase(runtime->worker_count, sched_phase_threads, orch_phase_threads);
        }
    } else {
        chip_swimlane_level_ = ChipSwimlaneLevel::DISABLED;
    }
#endif

    // Core count is needed by every thread to compute its handshake slice.
    cores_total_num_ = runtime->worker_count;
    if (cores_total_num_ == 0 || cores_total_num_ > RUNTIME_MAX_WORKER) {
        LOG_ERROR("Invalid cores_total_num %d (expected 1-%d)", cores_total_num_, RUNTIME_MAX_WORKER);
        return -1;
    }
    aic_count_ = 0;
    aiv_count_ = 0;
    handshake_failed_.store(false, std::memory_order_release);

    LOG_INFO("Handshaking with %d cores", cores_total_num_);
    return 0;
}

int32_t SchedulerContext::post_handshake_init(Runtime *runtime) {
    if (handshake_failed_.load(std::memory_order_acquire)) {
        emergency_shutdown(runtime);
        return -1;
    }

    // Build the AIC/AIV worker-id lists in core-index order, which
    // assign_cores_to_threads pairs into clusters. core_type is read from the
    // contiguously packed core_type_compact_ the sweep filled, not the 64B-aligned
    // per-core Handshake struct. aic_worker_ids_/aiv_worker_ids_ store through to
    // HBM, so the lists are built in local (cached) buffers and published with two
    // wide memcpys rather than element by element.
    int32_t local_aic[RUNTIME_MAX_WORKER];
    int32_t local_aiv[RUNTIME_MAX_WORKER];
    int32_t la = 0, lv = 0;
    for (int32_t i = 0; i < cores_total_num_; i++) {
        if (static_cast<CoreType>(core_type_compact_[i]) == CoreType::AIC) {
            local_aic[la++] = i;
        } else {
            local_aiv[lv++] = i;
        }
    }
    memcpy(aic_worker_ids_, local_aic, static_cast<size_t>(la) * sizeof(int32_t));
    memcpy(aiv_worker_ids_, local_aiv, static_cast<size_t>(lv) * sizeof(int32_t));
    aic_count_ = la;
    aiv_count_ = lv;
    LOG_INFO("Core discovery complete: %d AIC, %d AIV", aic_count_, aiv_count_);

    if (!assign_cores_to_threads()) {
        return -1;
    }

    // Profiling-subsystem buffer/state init: single-threaded cold path (leader
    // only), so the "do it once" guarantee is structural (no CAS needed). Runs
    // after the handshake / assign_cores_to_threads because pmu_aicpu_init needs
    // physical_core_ids_ / cores_total_num_. Mirrors the chip_swimlane_aicpu_init
    // convention above.
#if SIMPLER_DFX
    if (is_dump_args_enabled()) {
        dump_args_init(active_sched_threads_);
    }
    if (is_pmu_enabled()) {
        pmu_aicpu_init(physical_core_ids_, cores_total_num_);
    }
#endif

    // Initialize task counters. Task count comes from PTO2 shared memory.
    if (runtime->get_gm_sm_ptr()) {
        auto *header = static_cast<PTO2SharedMemoryHeader *>(runtime->get_gm_sm_ptr());
        // Read at one-time boot init, before the SM is reset for the run, so a
        // ring not yet written holds uninitialized memory (0xbe... under ASAN's
        // malloc-fill). Sum in int64 and only count rings whose value is a
        // plausible task count — (0, PTO2_SCOPE_TASKS_CAP]; a ring cannot hold
        // more than the scope cap. This rejects any garbage pattern (negative
        // or positive), so uninitialized rings contribute 0 (the correct boot
        // count) while valid counts still add up, with no signed overflow.
        int64_t pto2_count = 0;
        for (int r = 0; r < PTO2_MAX_RING_DEPTH; r++) {
            int32_t ring_tasks = header->ring.fc.current_task_index.load(std::memory_order_acquire);
            if (ring_tasks > 0 && ring_tasks <= PTO2_SCOPE_TASKS_CAP) pto2_count += ring_tasks;
        }
        total_tasks_ = static_cast<int32_t>(pto2_count);
    } else {
        total_tasks_ = 0;
    }
    completed_tasks_.store(0, std::memory_order_release);

    // prepare_subtask_to_core fully writes a per-core payload / deferred-slab slot
    // before the AICore is told to read it: build_payload sets
    // function_bin_addr/args/local_context/not_ready, and deferred_slab->count/
    // error_code are reset inline on every dispatch. An AICore reads a slot only
    // after a dispatch targets it (DATA_MAIN_BASE), so a prior round's bytes in an
    // untouched slot are never observed.

    // Initialize per-core GlobalContext (sub_block_id) based on cluster position.
    // This is done once at startup and never modified afterwards.
    for (int32_t t = 0; t < active_sched_threads_; t++) {
        CoreTracker &tracker = core_trackers_[t];
        for (int32_t c = 0; c < tracker.get_cluster_count(); c++) {
            int32_t cluster_offset = c * 3;  // Each cluster = 1 AIC + 2 AIV
            auto aiv0_id = tracker.get_core_id_by_offset(tracker.get_aiv0_core_offset(cluster_offset));
            auto aiv1_id = tracker.get_core_id_by_offset(tracker.get_aiv1_core_offset(cluster_offset));
            payload_per_core_[aiv0_id][0].global_context.sub_block_id = 0;
            payload_per_core_[aiv0_id][1].global_context.sub_block_id = 0;
            payload_per_core_[aiv1_id][0].global_context.sub_block_id = 1;
            payload_per_core_[aiv1_id][1].global_context.sub_block_id = 1;
        }
    }

    // Prefill the per-dispatch AsyncCtx constant fields once. Of AsyncCtx's five
    // fields, four are constant for a given (core, buf_idx): the three pointers
    // target the fixed deferred_slab_per_core_[core][buf] members, and capacity is
    // MAX_COMPLETIONS_PER_TASK. Only task_token varies per dispatch, so build_payload
    // writes just that; these constants survive across dispatches because the
    // payload buffer is never zeroed between them.
    // The two context-pointer args are also per-(core, buf_idx) constants — they
    // target this buffer's own local_context / global_context — so prefill them
    // here too and drop them from the per-dispatch build_payload writes. This keeps
    // the per-dispatch write footprint on the CL0 control block only (args[48]/[49]
    // live on a later line).
    for (int32_t core_id = 0; core_id < RUNTIME_MAX_WORKER; core_id++) {
        for (int32_t buf = 0; buf < 2; buf++) {
            PTO2DispatchPayload &dp = payload_per_core_[core_id][buf];
            AsyncCtx &ac = dp.local_context.async_ctx;
            volatile DeferredCompletionSlab *slab = &deferred_slab_per_core_[core_id][buf];
            ac.completion_count = &slab->count;
            ac.completion_error_code = &slab->error_code;
            ac.completion_entries = &slab->entries[0];
            ac.completion_capacity = MAX_COMPLETIONS_PER_TASK;
            // Clear the slab once here; thereafter only the completion path re-clears
            // count (and only when a deferred task dirtied it), never per dispatch.
            slab->count = 0;
            slab->error_code = PTO2_ERROR_NONE;
            dp.args[PAYLOAD_LOCAL_CONTEXT_INDEX] = reinterpret_cast<uint64_t>(&dp.local_context);
            dp.args[PAYLOAD_GLOBAL_CONTEXT_INDEX] = reinterpret_cast<uint64_t>(&dp.global_context);
        }
    }

    func_id_to_addr_ = runtime->func_id_to_addr_;

    return 0;
}

void SchedulerContext::deinit() {
    // Reset all per-core execution state
    for (int32_t i = 0; i < RUNTIME_MAX_WORKER; i++) {
        core_exec_states_[i] = {};
        core_exec_states_[i].running_reg_task_id = AICPU_TASK_INVALID;
        core_exec_states_[i].pending_reg_task_id = AICPU_TASK_INVALID;
    }

    // No per-core memset of payload_per_core_ / deferred_slab_per_core_ here
    // (~300 KB across all cores). They are re-initialized before they can be read:
    // build_payload() overwrites the per-dispatch payload fields (function addr,
    // args[0..num_args) or src_payload, block_idx/block_num, async_ctx.task_token)
    // on the exact [core][buf_idx] about to run; the async_ctx slab pointers +
    // capacity, the two context-pointer args, and the deferred slab (count = 0 /
    // error_code = NONE) are all cleared once per run in init() — the slab is
    // thereafter re-cleared only by the completion path after a deferred task.
    // The consumer side cannot reach a stale slot either: the
    // drain only services a core's running_reg_task_id, and the loop above
    // already reset every core_exec_states_[].running/pending_reg_task_id to
    // AICPU_TASK_INVALID — so no FIN for an undispatched slot is processed, and
    // the count-gated consumer never reads entries[] past the fresh count.

    // Reset sync-start drain coordination — a previous run that aborted mid-drain
    // would otherwise leave dirty pending/ack state for the next reuse.
    drain_state_.sync_start_pending.store(0, std::memory_order_release);
    drain_state_.drain_attempt.store(0, std::memory_order_release);
    for (int32_t t = 0; t < MAX_AICPU_THREADS; t++) {
        drain_ack_tokens_[t].store(0, std::memory_order_release);
    }
    drain_state_.drain_stage_go.store(0, std::memory_order_release);
    drain_state_.drain_stage_done_mask.store(0, std::memory_order_release);
    drain_state_.drain_running_staged.store(0, std::memory_order_release);
    drain_state_.pending_task.store(nullptr, std::memory_order_release);

    // Reset task counters and orchestrator state
    completed_tasks_.store(0, std::memory_order_release);
    total_tasks_ = 0;
    completed_.store(false, std::memory_order_release);

    // Reset core discovery and assignment state
    aic_count_ = 0;
    aiv_count_ = 0;
    cores_total_num_ = 0;
    aicpu_thread_num_ = 0;
    active_sched_threads_ = 0;
    for (int32_t t = 0; t < MAX_AICPU_THREADS; t++) {
        core_trackers_[t] = CoreTracker{};
    }

    regs_ = 0;
    sched_ = nullptr;
    rt_ = nullptr;
    func_id_to_addr_ = nullptr;
}

void SchedulerContext::bind_runtime(PTO2Runtime *rt) {
    rt_ = rt;
    sched_ = &rt->scheduler;
}

// =============================================================================
// Post-orchestration bookkeeping. Runs once on the boot leader after the
// host-built image is attached; latches total_tasks_ and folds inline-completed
// tasks (or shuts down on a fatal orchestration error). The caller publishes
// runtime_init_ready_ (release) after this returns — that store is what makes
// total_tasks_ visible to the scheduler threads, which acquire it before
// dispatching.
// =============================================================================
void SchedulerContext::on_orchestration_done(
    Runtime *runtime, PTO2Runtime *rt, [[maybe_unused]] int32_t thread_idx, int32_t total_tasks
) {
#if SIMPLER_DFX
    if (chip_swimlane_level_ >= ChipSwimlaneLevel::ORCH_PHASES) {
        // Flush the orchestrator's orch-phase buffer (single instance, pool 0).
        // The orchestrator has no scheduler-phase pool of its own — those belong
        // to the scheduler threads and are flushed in scheduler_dispatch.
        chip_swimlane_aicpu_flush_orch_phase_buffer(thread_idx);
    }
#endif

    total_tasks_ = total_tasks;

    // Allocate the per-S CompletedTaskQueues here on the boot leader, before it
    // releases runtime_init_ready_ — no scheduler thread can push until then.
    // Completed-but-unresolved tasks in flight are bounded by BOTH the total task
    // count and the ring's task window (a task must occupy a ring slot to run and
    // complete), so size to the tighter of the two, rounded up to a power of two
    // and floored at 256. The window already caps this, so there is no artificial
    // ceiling and a producer never has to spin on a full queue.
    uint64_t sp_bound = static_cast<uint64_t>(total_tasks);
    if (sched_->ring_sched_state.ring != nullptr) {
        uint64_t window = static_cast<uint64_t>(sched_->ring_sched_state.ring->task_window_mask) + 1;
        if (window < sp_bound) {
            sp_bound = window;
        }
    }
    uint64_t sp_cap = 256;
    while (sp_cap < sp_bound) {
        sp_cap <<= 1;
    }
    for (int32_t t = 0; t < active_sched_threads_; t++) {
        sp_queues_[t].destroy();  // free a prior run's buffer before re-alloc
        sp_queues_[t].init(sp_cap);
    }

    // Fold tasks completed inline during orchestration
    int32_t inline_completed = static_cast<int32_t>(rt->orchestrator.inline_completed_tasks);
    if (inline_completed > 0) {
        completed_tasks_.fetch_add(inline_completed, std::memory_order_relaxed);
#if SIMPLER_SCHED_PROFILING
        rt->scheduler.tasks_completed.fetch_add(inline_completed, std::memory_order_relaxed);
#endif
    }

    // Check for fatal error from orchestration; if so, shut down immediately.
    int32_t orch_err = 0;
    if (sched_->sm_header) {
        orch_err = sched_->sm_header->orch_error_code.load(std::memory_order_relaxed);
    }
    if (orch_err != PTO2_ERROR_NONE) {
        if (!completed_.exchange(true, std::memory_order_acq_rel)) {
            emergency_shutdown(runtime);
        }
    }

    // The polling initial classify (seed the ready queues + wake lists for the
    // whole graph) runs AFTER this, partitioned across all AICPU threads in
    // classify_partition() — see AicpuExecutor::run. It is kept out of this
    // leader-only setup so the O(total_tasks) scan is not serial on one thread
    // while the others idle-wait for runtime_init_ready_.

#if SIMPLER_DFX
    // Write the core-to-thread mapping so the profiling data reflects the
    // scheduler threads' final core distribution.
    if (chip_swimlane_level_ >= ChipSwimlaneLevel::SCHED_PHASES) {
        chip_swimlane_aicpu_init_core_assignments(cores_total_num_);
        for (int32_t t = 0; t < active_sched_threads_; t++) {
            chip_swimlane_aicpu_write_core_assignments_for_thread(
                t, core_trackers_[t].core_ids(), core_trackers_[t].core_num()
            );
        }
    }
#endif
}

// Polling initial classify (device boot), partitioned across all AICPU threads.
// Each thread classifies its contiguous slice of the submitted-task range
// exactly once. Graph tasks additionally enter the bounded preparation queue;
// their external fanin follows the same ready/wake classification as any other
// outer task.
void SchedulerContext::classify_partition(int32_t thread_idx, int32_t nthreads) {
    if (completed_.load(std::memory_order_acquire) || sched_->ring_sched_state.ring == nullptr) {
        return;
    }
    PTO2SharedMemoryRingHeader &ring = *sched_->ring_sched_state.ring;
    const int32_t submitted = ring.fc.current_task_index.load(std::memory_order_acquire);
    // Disjoint contiguous slices covering [0, submitted): thread t owns
    // [submitted*t/nthreads, submitted*(t+1)/nthreads). int64 math avoids overflow.
    const int32_t lo = static_cast<int32_t>((static_cast<int64_t>(submitted) * thread_idx) / nthreads);
    const int32_t hi = static_cast<int32_t>((static_cast<int64_t>(submitted) * (thread_idx + 1)) / nthreads);
    for (int32_t id = lo; id < hi; id++) {
        if (ring.is_completion_flag_set(id)) {
            continue;  // completed on the host (hidden alloc); nothing to dispatch
        }
        PTO2TaskSlotState &slot = ring.get_slot_state_by_task_id(id);
        if (slot.task_kind == TaskKind::GRAPH) {
            while (!sched_->graph_prepare_queue.push_tagged(&slot, slot.task->task_id.raw)) {
                SPIN_WAIT_HINT();
            }
        }
        int32_t state = sched_->classify_fanin_state(&slot);
        if (state < 0) {
            sched_->push_ready_routed(&slot);
        } else {
            int32_t prod_local = slot.payload->fanin_local_ids[state];
            sched_->register_wake(&ring.get_slot_state_by_task_id(prod_local), &slot);
        }
    }
}
