// Seed: 108711570
module module_0;
  always begin
    case (id_1)
      id_1: id_1 = id_1;
    endcase
  end
  wire id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd18,
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd43,
    parameter id_8 = 32'd11
) (
    input  wire id_0,
    input  tri0 id_1,
    output tri  id_2
);
  wor id_4;
  always #0 $display(id_0, id_1 * 1);
  defparam id_5 = 1, id_6 = id_4, id_7 = 1, id_8 = 1; module_0();
  assign id_5 = id_6;
  wire id_9, id_10;
  wire id_11;
endmodule
