Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Fri Feb 21 16:03:52 2025
| Host             : XPS-Tommy running 64-bit major release  (build 9200)
| Command          : report_power -file CMOD_A7_35T_wrapper_power_routed.rpt -pb CMOD_A7_35T_wrapper_power_summary_routed.pb -rpx CMOD_A7_35T_wrapper_power_routed.rpx
| Design           : CMOD_A7_35T_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.706        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.633        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.018 |       14 |       --- |             --- |
| Slice Logic    |     0.046 |     6837 |       --- |             --- |
|   LUT as Logic |     0.041 |     3659 |     20800 |           17.59 |
|   CARRY4       |     0.004 |      891 |      8150 |           10.93 |
|   Register     |    <0.001 |     1238 |     41600 |            2.98 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      107 |       --- |             --- |
| Signals        |     0.058 |     5081 |       --- |             --- |
| MMCM           |     0.221 |        2 |         5 |           40.00 |
| PLL            |     0.137 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        2 |        90 |            2.22 |
| I/O            |     0.153 |       23 |       106 |           21.70 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.706 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.152 |       0.141 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.205 |       0.192 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.044 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                                     | Domain                                                                             | Constraint (ns) |
+-------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| CLKFBIN_1                                 | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN        |             6.7 |
| PixelClkIO_1                              | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk       |             6.7 |
| SerialClkIO_1                             | CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk      |             1.3 |
| clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 | CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0 |             6.7 |
| clk_out1_CMOD_A7_35T_clk_wiz_0            | CMOD_A7_35T_i/clk_wiz/inst/clk_out1                                                |            10.0 |
| clk_out1_CMOD_A7_35T_clk_wiz_0            | CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0                          |            10.0 |
| clk_out1_CMOD_A7_35T_clk_wiz_0_1          | CMOD_A7_35T_i/clk_wiz/inst/clk_out1                                                |            10.0 |
| clk_out1_CMOD_A7_35T_clk_wiz_0_1          | CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0                          |            10.0 |
| clkfbout_CMOD_A7_35T_clk_wiz_0            | CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0                          |            83.3 |
| clkfbout_CMOD_A7_35T_clk_wiz_0_1          | CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0                          |            83.3 |
| clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 | CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0 |            40.0 |
| sys_clk                                   | sys_clk                                                                            |            83.3 |
| sys_clk_pin                               | sys_clk                                                                            |            83.3 |
+-------------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| CMOD_A7_35T_wrapper         |     0.633 |
|   CMOD_A7_35T_i             |     0.629 |
|     blockdesign_0           |     0.525 |
|       clk_wiz_0             |     0.117 |
|       collision_detection_0 |     0.006 |
|       controllers           |     0.079 |
|       paint_ball            |     0.001 |
|       paint_scoreboard      |     0.006 |
|       position_ball_0       |     0.004 |
|       position_paddles_0    |     0.007 |
|       rgb2dvi_0             |     0.299 |
|       v_tc_0                |     0.002 |
|     clk_wiz                 |     0.104 |
|       inst                  |     0.104 |
+-----------------------------+-----------+


