T_1 F_1 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nstruct V_3 * V_4 = & V_2 -> V_4 ;\r\nT_4 V_5 = 0 , V_6 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\nV_6 = V_2 -> V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\nV_5 = V_2 -> V_10 -> V_11 ( V_2 ) ;\r\nif ( F_3 ( V_5 , V_12 , V_1 -> V_13 | V_14 ) ) {\r\nif ( ! V_6 ) {\r\nif ( ( V_4 -> V_15 & V_16 ) == 0 )\r\nF_4 ( V_1 , V_4 , V_5 ) ;\r\nelse\r\nF_5 ( V_1 , 0 ,\r\nF_6 ( V_4 -> V_17 ) << 9 ) ;\r\nreturn V_18 ;\r\n}\r\nF_7 ( V_19 L_1 ,\r\nV_1 -> V_20 , V_21 , V_6 ) ;\r\n}\r\nreturn F_8 ( V_1 , L_2 , V_5 ) ;\r\n}\r\nint F_9 ( T_2 * V_1 )\r\n{\r\nreturn F_10 ( V_1 -> V_22 , V_23 ) ;\r\n}\r\nstatic int F_11 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nstruct V_24 * V_25 = V_2 -> V_26 ;\r\nint V_27 ;\r\nif ( V_4 -> V_15 & V_28 )\r\nV_4 -> V_29 = V_30 ;\r\nelse\r\nV_4 -> V_29 = V_31 ;\r\nV_27 = F_12 ( V_2 -> V_32 , V_25 , V_4 -> V_33 , V_4 -> V_29 ) ;\r\nif ( V_27 ) {\r\nV_4 -> V_34 = V_4 -> V_33 ;\r\nV_4 -> V_33 = V_27 ;\r\n}\r\nreturn V_27 ;\r\n}\r\nvoid F_2 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nF_13 ( V_2 -> V_32 , V_2 -> V_26 , V_4 -> V_34 ,\r\nV_4 -> V_29 ) ;\r\n}\r\nvoid F_14 ( T_2 * V_1 )\r\n{\r\nV_1 -> V_35 &= ~ V_36 ;\r\nF_15 ( V_1 , 0 ) ;\r\nV_1 -> V_2 -> V_8 -> V_37 ( V_1 , 0 ) ;\r\n}\r\nvoid F_16 ( T_2 * V_1 )\r\n{\r\nF_7 ( V_38 L_3 , V_1 -> V_20 ) ;\r\nF_14 ( V_1 ) ;\r\n}\r\nvoid F_17 ( T_2 * V_1 )\r\n{\r\nV_1 -> V_35 |= V_36 ;\r\nF_15 ( V_1 , 1 ) ;\r\nV_1 -> V_2 -> V_8 -> V_37 ( V_1 , 1 ) ;\r\n}\r\nint F_18 ( T_2 * V_1 )\r\n{\r\nT_5 * V_22 = V_1 -> V_22 ;\r\nint V_39 = F_10 ( V_22 , V_40 ) ;\r\nif ( V_39 ) {\r\nF_7 ( V_41 L_4 ,\r\nV_1 -> V_20 , ( char * ) & V_22 [ V_42 ] ) ;\r\nreturn V_39 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_19 ( T_2 * V_1 , T_4 V_43 , T_4 V_44 )\r\n{\r\nT_5 * V_22 = V_1 -> V_22 ;\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nconst struct V_45 * V_46 = V_2 -> V_46 ;\r\nunsigned int V_47 = 0 ;\r\nswitch ( V_43 ) {\r\ncase V_48 :\r\nif ( ( V_22 [ V_49 ] & 4 ) == 0 )\r\nbreak;\r\nV_47 = V_22 [ V_50 ] ;\r\nif ( V_46 && V_46 -> V_51 )\r\nV_47 &= V_46 -> V_51 ( V_1 ) ;\r\nelse\r\nV_47 &= V_2 -> V_52 ;\r\nif ( V_44 > V_53 ) {\r\nif ( ( V_47 & 0x78 ) && ( F_20 ( V_1 ) == 0 ) )\r\nV_47 &= 0x07 ;\r\n}\r\nbreak;\r\ncase V_54 :\r\nV_47 = V_22 [ V_55 ] ;\r\nif ( F_21 ( V_22 ) && ( V_22 [ V_56 ] & 0x38 ) ) {\r\nT_4 V_57 = ( ( V_22 [ V_56 ] & 0x38 ) >> 3 ) - 1 ;\r\nV_47 |= ( ( 2 << V_57 ) - 1 ) << 3 ;\r\n}\r\nif ( V_46 && V_46 -> V_58 )\r\nV_47 &= V_46 -> V_58 ( V_1 ) ;\r\nelse\r\nV_47 &= V_2 -> V_59 ;\r\nbreak;\r\ncase V_60 :\r\nV_47 = V_22 [ V_61 ] ;\r\nif ( ! ( V_47 & V_62 ) && ( V_22 [ V_63 ] >> 8 ) ) {\r\nT_4 V_57 = V_22 [ V_63 ] >> 8 ;\r\nif ( V_57 <= 2 )\r\nV_47 = ( 2 << V_57 ) - 1 ;\r\n}\r\nV_47 &= V_2 -> V_64 ;\r\nbreak;\r\ndefault:\r\nF_22 () ;\r\nbreak;\r\n}\r\nreturn V_47 ;\r\n}\r\nT_4 F_23 ( T_2 * V_1 , T_4 V_44 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nunsigned int V_47 ;\r\nint V_65 , V_27 ;\r\nT_4 V_57 = 0 ;\r\nif ( V_1 -> V_66 != V_67 ) {\r\nif ( V_2 -> V_68 & V_69 )\r\nreturn 0 ;\r\n}\r\nfor ( V_27 = 0 ; V_27 < F_24 ( V_70 ) ; V_27 ++ ) {\r\nif ( V_44 < V_70 [ V_27 ] )\r\ncontinue;\r\nV_47 = F_19 ( V_1 , V_70 [ V_27 ] , V_44 ) ;\r\nV_65 = F_25 ( V_47 ) - 1 ;\r\nif ( V_65 >= 0 ) {\r\nV_57 = V_70 [ V_27 ] + V_65 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_2 -> V_71 == V_72 && V_57 == 0 ) {\r\nif ( F_9 ( V_1 ) &&\r\nV_1 -> V_22 [ V_73 ] < 150 )\r\nV_57 = V_74 ;\r\n}\r\nV_57 = F_26 ( V_57 , V_44 ) ;\r\nF_7 ( V_38 L_5 , V_1 -> V_20 ,\r\nV_57 ? F_27 ( V_57 ) : L_6 ) ;\r\nreturn V_57 ;\r\n}\r\nstatic int F_28 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nT_4 V_75 ;\r\nif ( F_29 ( V_1 -> V_22 ) == 0 ||\r\n( V_1 -> V_35 & V_76 ) )\r\nreturn 0 ;\r\nif ( F_18 ( V_1 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_68 & V_77 )\r\nreturn F_30 ( V_1 ) ;\r\nV_75 = F_31 ( V_1 ) ;\r\nif ( ! V_75 )\r\nreturn 0 ;\r\nif ( F_32 ( V_1 , V_75 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_33 ( T_2 * V_1 )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nif ( F_28 ( V_1 ) )\r\nreturn 0 ;\r\nif ( V_2 -> V_68 & V_77 )\r\nreturn - 1 ;\r\nF_34 ( V_1 ) ;\r\nreturn - 1 ;\r\n}\r\nint F_35 ( T_2 * V_1 )\r\n{\r\nint V_78 ;\r\nF_14 ( V_1 ) ;\r\nV_78 = F_33 ( V_1 ) ;\r\nif ( V_78 )\r\nreturn V_78 ;\r\nF_17 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_36 ( T_2 * V_1 )\r\n{\r\nT_4 V_57 ;\r\nF_14 ( V_1 ) ;\r\nV_1 -> V_79 = 0 ;\r\nV_57 = V_1 -> V_80 ;\r\nif ( V_57 > V_48 && V_57 <= V_81 )\r\nV_57 -- ;\r\nelse\r\nV_57 = V_82 ;\r\nF_37 ( V_1 , V_57 ) ;\r\nif ( V_1 -> V_80 >= V_60 )\r\nF_17 ( V_1 ) ;\r\n}\r\nvoid F_38 ( T_2 * V_1 )\r\n{\r\nF_7 ( V_19 L_7 , V_1 -> V_20 ) ;\r\n}\r\nT_1 F_39 ( T_2 * V_1 , int error )\r\n{\r\nT_3 * V_2 = V_1 -> V_2 ;\r\nconst struct V_83 * V_8 = V_2 -> V_8 ;\r\nstruct V_3 * V_4 = & V_2 -> V_4 ;\r\nT_1 V_84 = V_18 ;\r\nif ( error < 0 ) {\r\nF_7 ( V_41 L_8 , V_1 -> V_20 ) ;\r\nV_1 -> V_7 = 0 ;\r\n( void ) V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\nV_84 = F_8 ( V_1 , L_9 ,\r\nV_2 -> V_10 -> V_11 ( V_2 ) ) ;\r\n} else {\r\nF_7 ( V_41 L_10 , V_1 -> V_20 ) ;\r\nif ( V_8 -> V_85 )\r\nV_8 -> V_85 ( V_1 ) ;\r\nF_7 ( V_19 L_11 , V_1 -> V_20 ) ;\r\nif ( V_8 -> V_86 ( V_1 ) == 0 ) {\r\nF_40 ( V_1 , L_12 ,\r\nV_2 -> V_10 -> V_11 ( V_2 ) ) ;\r\nV_1 -> V_7 = 0 ;\r\n( void ) V_8 -> V_9 ( V_1 ) ;\r\nF_2 ( V_1 , V_4 ) ;\r\n}\r\n}\r\nV_1 -> V_35 |= V_87 ;\r\nV_1 -> V_88 ++ ;\r\nF_14 ( V_1 ) ;\r\nif ( V_2 -> V_17 )\r\nV_2 -> V_17 -> V_89 = 0 ;\r\nreturn V_84 ;\r\n}\r\nvoid F_41 ( T_3 * V_2 )\r\n{\r\nif ( V_2 -> V_90 ) {\r\nint V_91 = V_2 -> V_92 * V_2 -> V_93 ;\r\nF_42 ( V_2 -> V_32 , V_91 ,\r\nV_2 -> V_90 , V_2 -> V_94 ) ;\r\nV_2 -> V_90 = NULL ;\r\n}\r\n}\r\nint F_43 ( T_3 * V_2 )\r\n{\r\nint V_91 ;\r\nif ( V_2 -> V_92 == 0 )\r\nV_2 -> V_92 = V_95 ;\r\nif ( V_2 -> V_93 == 0 )\r\nV_2 -> V_93 = V_96 ;\r\nV_91 = V_2 -> V_92 * V_2 -> V_93 ;\r\nV_2 -> V_90 = F_44 ( V_2 -> V_32 , V_91 ,\r\n& V_2 -> V_94 ,\r\nV_97 ) ;\r\nif ( V_2 -> V_90 == NULL ) {\r\nF_7 ( V_19 L_13 ,\r\nV_2 -> V_20 ) ;\r\nreturn - V_98 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_45 ( T_2 * V_1 , struct V_3 * V_4 )\r\n{\r\nconst struct V_83 * V_8 = V_1 -> V_2 -> V_8 ;\r\nif ( ( V_1 -> V_35 & V_36 ) == 0 ||\r\n( V_8 -> V_99 && V_8 -> V_99 ( V_1 , V_4 ) ) )\r\ngoto V_100;\r\nF_46 ( V_1 , V_4 ) ;\r\nif ( F_11 ( V_1 , V_4 ) == 0 )\r\ngoto V_101;\r\nif ( V_8 -> V_102 ( V_1 , V_4 ) )\r\ngoto V_103;\r\nV_1 -> V_7 = 1 ;\r\nreturn 0 ;\r\nV_103:\r\nF_2 ( V_1 , V_4 ) ;\r\nV_101:\r\nF_46 ( V_1 , V_4 ) ;\r\nV_100:\r\nreturn 1 ;\r\n}
