test_post_sim.v
../../sim/sram_model/vid_sram_16x256b.v
../../sim/sram_model/dist_sram_NxNb.v     
../../sim/sram_model/next_sram_256x4b.v      
../../sim/sram_model/loc_sram_16x1280b.v  
../../sim/sram_model/proposal_sram_16x128b.v
../icc/post_layout/worker_layout.v

-v /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v

+access+r
