Input gate count = 30
Trying maximal layers = 1...
Trying maximal layers = 2...
Trying maximal layers = 3...
Compilation time = 92.16993236541748.
gate 0 is at cycle 0 on edge (16,17)
gate 1 is at cycle 0 on edge (15,16)
gate 2 is at cycle 1 on edge (16,17)
gate 3 is at cycle 0 on edge (11,17)
gate 4 is at cycle 1 on edge (20,21)
gate 5 is at cycle 0 on edge (10,11)
gate 6 is at cycle 0 on edge (5,11)
gate 7 is at cycle 0 on edge (9,10)
gate 8 is at cycle 0 on edge (4,10)
gate 9 is at cycle 0 on edge (2,6)
gate 10 is at cycle 0 on edge (2,3)
gate 11 is at cycle 0 on edge (1,2)
gate 12 is at cycle 0 on edge (6,12)
gate 13 is at cycle 0 on edge (6,7)
gate 14 is at cycle 0 on edge (4,5)
gate 15 is at cycle 1 on edge (1,2)
gate 16 is at cycle 1 on edge (4,5)
gate 17 is at cycle 0 on edge (9,15)
gate 18 is at cycle 1 on edge (9,15)
gate 19 is at cycle 0 on edge (15,19)
gate 20 is at cycle 1 on edge (19,20)
gate 21 is at cycle 1 on edge (15,19)
gate 22 is at cycle 2 on edge (15,19)
gate 23 is at cycle 1 on edge (2,6)
gate 24 is at cycle 2 on edge (6,12)
gate 25 is at cycle 1 on edge (2,3)
gate 26 is at cycle 1 on edge (3,7)
gate 27 is at cycle 2 on edge (12,13)
gate 28 is at cycle 2 on edge (5,11)
gate 29 is at cycle 2 on edge (11,12)
logical qubit 0 is mapped to node 5 in the beginning, node 2 at the end
logical qubit 1 is mapped to node 7 in the beginning, node 3 at the end
logical qubit 2 is mapped to node 4 in the beginning, node 4 at the end
logical qubit 3 is mapped to node 1 in the beginning, node 5 at the end
logical qubit 4 is mapped to node 11 in the beginning, node 16 at the end
logical qubit 5 is mapped to node 19 in the beginning, node 20 at the end
logical qubit 6 is mapped to node 10 in the beginning, node 17 at the end
logical qubit 7 is mapped to node 16 in the beginning, node 10 at the end
logical qubit 8 is mapped to node 9 in the beginning, node 9 at the end
logical qubit 9 is mapped to node 15 in the beginning, node 14 at the end
logical qubit 10 is mapped to node 12 in the beginning, node 6 at the end
logical qubit 11 is mapped to node 14 in the beginning, node 15 at the end
logical qubit 12 is mapped to node 0 in the beginning, node 1 at the end
logical qubit 13 is mapped to node 18 in the beginning, node 12 at the end
logical qubit 14 is mapped to node 2 in the beginning, node 0 at the end
logical qubit 15 is mapped to node 21 in the beginning, node 11 at the end
logical qubit 16 is mapped to node 6 in the beginning, node 18 at the end
logical qubit 17 is mapped to node 17 in the beginning, node 21 at the end
logical qubit 18 is mapped to node 3 in the beginning, node 13 at the end
logical qubit 19 is mapped to node 20 in the beginning, node 19 at the end
A swap gate finished at cycle 0 on edge (0, 2).
A swap gate finished at cycle 1 on edge (1, 2).
A swap gate finished at cycle 0 on edge (1, 5).
A swap gate finished at cycle 0 on edge (3, 7).
A swap gate finished at cycle 0 on edge (6, 12).
A swap gate finished at cycle 1 on edge (7, 13).
A swap gate finished at cycle 0 on edge (10, 11).
A swap gate finished at cycle 1 on edge (10, 16).
A swap gate finished at cycle 1 on edge (11, 17).
A swap gate finished at cycle 1 on edge (12, 18).
A swap gate finished at cycle 0 on edge (14, 15).
A swap gate finished at cycle 0 on edge (17, 21).
A swap gate finished at cycle 1 on edge (19, 20).
final depth = 10
time 0
ZZ (17, 11) 3
ZZ (10, 4) 8
ZZ (2, 1) 11
ZZ (6, 7) 13
ZZ (9, 15) 17
time 1
ZZ (16, 15) 1
ZZ (11, 5) 6
ZZ (10, 9) 7
ZZ (2, 3) 10
ZZ (6, 12) 12
time 2
ZZ (16, 17) 0
ZZ (11, 10) 5
ZZ (2, 6) 9
ZZ (5, 4) 14
ZZ (15, 19) 19
SWAP (3, 7) 33
time 3
ZZ (19, 20) 20
SWAP (0, 2) 30
SWAP (1, 5) 32
SWAP (6, 12) 34
SWAP (10, 11) 36
SWAP (14, 15) 40
SWAP (17, 21) 41
time 4
ZZ (16, 17) 2
ZZ (21, 20) 4
ZZ (4, 5) 16
ZZ (9, 15) 18
ZZ (2, 3) 25
time 5
ZZ (1, 2) 15
ZZ (19, 15) 21
ZZ (3, 7) 26
time 6
ZZ (6, 2) 23
SWAP (7, 13) 35
SWAP (10, 16) 37
SWAP (11, 17) 38
SWAP (12, 18) 39
SWAP (19, 20) 42
time 7
ZZ (19, 15) 22
ZZ (11, 12) 29
SWAP (1, 2) 31
time 8
ZZ (6, 12) 24
ZZ (5, 11) 28
time 9
ZZ (13, 12) 27
